Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Tue Feb 27 14:54:01 2024
| Host         : ispc_JPH245YLQX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.087        0.000                      0                30872        0.011        0.000                      0                30806        0.187        0.000                       0                 12590  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                              ------------         ----------      --------------
design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1                                                                                                               {0.000 5.000}        10.000          100.000         
  clk_out200m_cache_v_2_clk_wiz_1_1_1                                                                                                                              {0.000 2.500}        5.000           200.000         
  clk_out333m_cache_v_2_clk_wiz_1_1_1                                                                                                                              {0.000 1.500}        3.000           333.333         
    freq_refclk_1                                                                                                                                                  {0.000 0.750}        1.500           666.667         
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {0.000 1.500}        3.000           333.333         
        iserdes_clkdiv_2                                                                                                                                           {0.000 6.000}        12.000          83.333          
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {0.000 1.500}        3.000           333.333         
        iserdes_clkdiv_3                                                                                                                                           {0.000 6.000}        12.000          83.333          
    mem_refclk_1                                                                                                                                                   {0.000 1.500}        3.000           333.333         
      oserdes_clk_4                                                                                                                                                {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv_4                                                                                                                                           {0.000 3.000}        6.000           166.667         
      oserdes_clk_5                                                                                                                                                {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv_5                                                                                                                                           {0.000 6.000}        12.000          83.333          
      oserdes_clk_6                                                                                                                                                {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv_6                                                                                                                                           {0.000 3.000}        6.000           166.667         
      oserdes_clk_7                                                                                                                                                {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv_7                                                                                                                                           {0.000 6.000}        12.000          83.333          
    pll_clk3_out_1                                                                                                                                                 {0.000 6.000}        12.000          83.333          
      clk_pll_i_1                                                                                                                                                  {0.000 6.000}        12.000          83.333          
    pll_clkfbout_1                                                                                                                                                 {0.000 1.500}        3.000           333.333         
    sync_pulse_1                                                                                                                                                   {1.313 4.313}        48.000          20.833          
  clkfbout_cache_v_2_clk_wiz_1_1_1                                                                                                                                 {0.000 5.000}        10.000          100.000         
sys_clock                                                                                                                                                          {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0                                                                                                                                    {0.000 6.234}        12.468          80.208          
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                    {6.234 12.468}       12.468          80.208          
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out200m_cache_v_2_clk_wiz_1_1_1                                                                                                                                    1.381        0.000                      0                  126        0.134        0.000                      0                  126        0.264        0.000                       0                    64  
  clk_out333m_cache_v_2_clk_wiz_1_1_1                                                                                                                                                                                                                                                                                0.500        0.000                       0                     3  
    freq_refclk_1                                                                                                                                                                                                                                                                                                    0.187        0.000                       0                     8  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1                                                                                                                                                    1.333        0.000                       0                    16  
        iserdes_clkdiv_2                                                                                                                                                 9.952        0.000                      0                   33        0.071        0.000                      0                   33        3.850        0.000                       0                     9  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1                                                                                                                                                    1.333        0.000                       0                    16  
        iserdes_clkdiv_3                                                                                                                                                 9.975        0.000                      0                   33        0.071        0.000                      0                   33        3.850        0.000                       0                     9  
    mem_refclk_1                                                                                                                                                         1.843        0.000                      0                    1        0.336        0.000                      0                    1        0.875        0.000                       0                     8  
      oserdes_clk_4                                                                                                                                                      1.431        0.000                      0                    4        0.411        0.000                      0                    4        1.333        0.000                       0                    12  
        oserdes_clkdiv_4                                                                                                                                                 4.570        0.000                      0                   36        0.090        0.000                      0                   36        0.850        0.000                       0                    11  
      oserdes_clk_5                                                                                                                                                                                                                                                                                                  1.333        0.000                       0                    12  
        oserdes_clkdiv_5                                                                                                                                                10.575        0.000                      0                   48        0.094        0.000                      0                   48        3.850        0.000                       0                    13  
      oserdes_clk_6                                                                                                                                                      1.424        0.000                      0                    4        0.413        0.000                      0                    4        1.333        0.000                       0                    12  
        oserdes_clkdiv_6                                                                                                                                                 4.376        0.000                      0                   36        0.092        0.000                      0                   36        0.850        0.000                       0                    11  
      oserdes_clk_7                                                                                                                                                                                                                                                                                                  1.333        0.000                       0                    11  
        oserdes_clkdiv_7                                                                                                                                                10.305        0.000                      0                   40        0.086        0.000                      0                   40        3.850        0.000                       0                    11  
    pll_clk3_out_1                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
      clk_pll_i_1                                                                                                                                                        3.115        0.000                      0                14129        0.011        0.000                      0                14129        3.850        0.000                       0                  6106  
    pll_clkfbout_1                                                                                                                                                                                                                                                                                                   1.751        0.000                       0                     2  
    sync_pulse_1                                                                                                                                                                                                                                                                                                     1.750        0.000                       0                     8  
  clkfbout_cache_v_2_clk_wiz_1_1_1                                                                                                                                                                                                                                                                                   7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                                                                                          0.305        0.000                      0                12110        0.023        0.000                      0                12110        4.984        0.000                       0                  3514  
  clk_out2_design_1_clk_wiz_0_0                                                                                                                                          0.242        0.000                      0                 3035        0.015        0.000                      0                 3035        5.254        0.000                       0                  2723  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                   To Clock                                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                   --------                                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i_1                                                                                                                                                  clk_out200m_cache_v_2_clk_wiz_1_1_1                                                                                                                               16.906        0.000                      0                    1                                                                        
clk_pll_i_1                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1        8.869        0.000                      0                    8       46.110        0.000                      0                    8  
clk_pll_i_1                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1       10.182        0.000                      0                    8       45.308        0.000                      0                    8  
sync_pulse_1                                                                                                                                                 mem_refclk_1                                                                                                                                                       1.275        0.000                      0                    1        0.908        0.000                      0                    1  
oserdes_clk_4                                                                                                                                                oserdes_clkdiv_4                                                                                                                                                   2.106        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_5                                                                                                                                                oserdes_clkdiv_5                                                                                                                                                   2.106        0.000                      0                   13        0.095        0.000                      0                   13  
oserdes_clk_6                                                                                                                                                oserdes_clkdiv_6                                                                                                                                                   2.106        0.000                      0                   15        0.095        0.000                      0                   15  
oserdes_clk_7                                                                                                                                                oserdes_clkdiv_7                                                                                                                                                   2.106        0.000                      0                   11        0.095        0.000                      0                   11  
clk_out200m_cache_v_2_clk_wiz_1_1_1                                                                                                                          clk_pll_i_1                                                                                                                                                       16.867        0.000                      0                   12        0.112        0.000                      0                   12  
clk_out1_design_1_clk_wiz_0_0                                                                                                                                clk_pll_i_1                                                                                                                                                       11.082        0.000                      0                   32                                                                        
clk_pll_i_1                                                                                                                                                  clk_out1_design_1_clk_wiz_0_0                                                                                                                                     10.719        0.000                      0                   32                                                                        
clk_out2_design_1_clk_wiz_0_0                                                                                                                                clk_out1_design_1_clk_wiz_0_0                                                                                                                                      0.491        0.000                      0                 1041        6.043        0.000                      0                 1041  
clk_out1_design_1_clk_wiz_0_0                                                                                                                                clk_out2_design_1_clk_wiz_0_0                                                                                                                                      0.087        0.000                      0                  947        5.921        0.000                      0                  947  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0       10.438        0.000                      0                   67        0.282        0.000                      0                   67  
**async_default**              clk_pll_i_1                    clk_pll_i_1                          8.728        0.000                      0                   66        0.370        0.000                      0                   66  
**default**                    clk_pll_i_1                                                         2.186        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
  To Clock:  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out200m_cache_v_2_clk_wiz_1_1_1
  To Clock:  clk_out200m_cache_v_2_clk_wiz_1_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@5.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.773ns (25.089%)  route 2.308ns (74.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 6.493 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.609     1.611    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.521     3.610    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.295     3.905 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.787     4.692    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     6.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.490     6.493    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.077     6.570    
                         clock uncertainty           -0.068     6.502    
    SLICE_X33Y125        FDRE (Setup_fdre_C_R)       -0.429     6.073    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@5.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.773ns (25.089%)  route 2.308ns (74.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 6.493 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.609     1.611    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.521     3.610    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.295     3.905 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.787     4.692    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     6.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.490     6.493    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.077     6.570    
                         clock uncertainty           -0.068     6.502    
    SLICE_X33Y125        FDRE (Setup_fdre_C_R)       -0.429     6.073    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@5.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.773ns (25.089%)  route 2.308ns (74.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 6.493 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.609     1.611    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.521     3.610    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.295     3.905 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.787     4.692    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     6.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.490     6.493    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.077     6.570    
                         clock uncertainty           -0.068     6.502    
    SLICE_X33Y125        FDRE (Setup_fdre_C_R)       -0.429     6.073    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@5.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.773ns (25.089%)  route 2.308ns (74.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 6.493 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.609     1.611    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.521     3.610    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.295     3.905 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.787     4.692    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     6.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.490     6.493    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.077     6.570    
                         clock uncertainty           -0.068     6.502    
    SLICE_X33Y125        FDRE (Setup_fdre_C_R)       -0.429     6.073    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@5.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.773ns (25.089%)  route 2.308ns (74.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 6.493 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.609     1.611    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.521     3.610    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.295     3.905 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.787     4.692    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     6.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.490     6.493    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
                         clock pessimism              0.077     6.570    
                         clock uncertainty           -0.068     6.502    
    SLICE_X33Y125        FDRE (Setup_fdre_C_R)       -0.429     6.073    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@5.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.773ns (27.505%)  route 2.037ns (72.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.496 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.609     1.611    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.521     3.610    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.295     3.905 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.516     4.421    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X30Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     6.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.493     6.496    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.077     6.573    
                         clock uncertainty           -0.068     6.505    
    SLICE_X30Y127        FDRE (Setup_fdre_C_R)       -0.524     5.981    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@5.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.773ns (27.505%)  route 2.037ns (72.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.496 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.609     1.611    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.521     3.610    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.295     3.905 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.516     4.421    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X30Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     6.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.493     6.496    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.077     6.573    
                         clock uncertainty           -0.068     6.505    
    SLICE_X30Y127        FDRE (Setup_fdre_C_R)       -0.524     5.981    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@5.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.773ns (27.505%)  route 2.037ns (72.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.496 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.609     1.611    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.521     3.610    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.295     3.905 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.516     4.421    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X30Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     6.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.493     6.496    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.077     6.573    
                         clock uncertainty           -0.068     6.505    
    SLICE_X30Y127        FDRE (Setup_fdre_C_R)       -0.524     5.981    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@5.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.773ns (27.505%)  route 2.037ns (72.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.496 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.609     1.611    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.521     3.610    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.295     3.905 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.516     4.421    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X31Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     6.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.493     6.496    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.077     6.573    
                         clock uncertainty           -0.068     6.505    
    SLICE_X31Y127        FDRE (Setup_fdre_C_R)       -0.429     6.076    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          6.076    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@5.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.773ns (27.505%)  route 2.037ns (72.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 6.496 - 5.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.609     1.611    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_fdre_C_Q)         0.478     2.089 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          1.521     3.610    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y127        LUT2 (Prop_lut2_I0_O)        0.295     3.905 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.516     4.421    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X31Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     6.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     2.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     4.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.493     6.496    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.077     6.573    
                         clock uncertainty           -0.068     6.505    
    SLICE_X31Y127        FDRE (Setup_fdre_C_R)       -0.429     6.076    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          6.076    
                         arrival time                          -4.421    
  -------------------------------------------------------------------
                         slack                                  1.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
                            (rising edge-triggered cell FDPE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/D
                            (rising edge-triggered cell FDPE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.601     0.603    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X86Y111        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y111        FDPE (Prop_fdpe_C_Q)         0.141     0.744 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/Q
                         net (fo=1, routed)           0.053     0.797    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][12]
    SLICE_X87Y111        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.872     0.874    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X87Y111        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
                         clock pessimism             -0.259     0.616    
    SLICE_X87Y111        FDPE (Hold_fdpe_C_D)         0.047     0.663    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.101%)  route 0.115ns (44.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.555     0.557    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[6]/Q
                         net (fo=1, routed)           0.115     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/p_0_in[2]
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.822     0.823    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                         clock pessimism             -0.234     0.590    
    SLICE_X30Y125        FDRE (Hold_fdre_C_D)         0.076     0.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.813    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.887%)  route 0.116ns (45.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.555     0.557    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[5]/Q
                         net (fo=1, routed)           0.116     0.814    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/p_0_in[1]
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.822     0.823    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                         clock pessimism             -0.234     0.590    
    SLICE_X30Y125        FDRE (Hold_fdre_C_D)         0.075     0.665    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.557     0.559    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y127        FDRE (Prop_fdre_C_Q)         0.141     0.700 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           0.069     0.769    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X32Y127        LUT4 (Prop_lut4_I2_O)        0.045     0.814 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000     0.814    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X32Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.824     0.826    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism             -0.255     0.572    
    SLICE_X32Y127        FDRE (Hold_fdre_C_D)         0.091     0.663    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.556     0.558    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y122        FDRE (Prop_fdre_C_Q)         0.164     0.722 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.056     0.778    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X34Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.823     0.825    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism             -0.268     0.558    
    SLICE_X34Y122        FDRE (Hold_fdre_C_D)         0.060     0.618    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.328%)  route 0.119ns (45.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.555     0.557    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/Q
                         net (fo=1, routed)           0.119     0.816    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/p_0_in[8]
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.822     0.823    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                         clock pessimism             -0.234     0.590    
    SLICE_X30Y125        FDRE (Hold_fdre_C_D)         0.064     0.654    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.115%)  route 0.120ns (45.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.555     0.557    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/Q
                         net (fo=1, routed)           0.120     0.817    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/p_0_in[9]
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.822     0.823    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                         clock pessimism             -0.234     0.590    
    SLICE_X30Y125        FDRE (Hold_fdre_C_D)         0.064     0.654    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.554     0.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y125        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/Q
                         net (fo=1, routed)           0.102     0.799    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/p_0_in[6]
    SLICE_X32Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.822     0.823    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X32Y125        FDRE (Hold_fdre_C_D)         0.066     0.635    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.557     0.559    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/Q
                         net (fo=7, routed)           0.132     0.831    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
    SLICE_X30Y127        LUT5 (Prop_lut5_I2_O)        0.048     0.879 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[4]_i_1/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/p_0_in__0[4]
    SLICE_X30Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.824     0.826    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism             -0.255     0.572    
    SLICE_X30Y127        FDRE (Hold_fdre_C_D)         0.131     0.703    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.557     0.559    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y127        FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/Q
                         net (fo=7, routed)           0.132     0.831    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
    SLICE_X30Y127        LUT4 (Prop_lut4_I0_O)        0.045     0.876 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[3]_i_1/O
                         net (fo=1, routed)           0.000     0.876    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/p_0_in__0[3]
    SLICE_X30Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.824     0.826    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y127        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism             -0.255     0.572    
    SLICE_X30Y127        FDRE (Hold_fdre_C_D)         0.120     0.692    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out200m_cache_v_2_clk_wiz_1_1_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X33Y127    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X33Y127    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X33Y127    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X33Y127    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y122    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y122    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y125    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y125    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y125    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y125    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y125    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y125    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y125    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y125    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y125    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y125    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y126    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y126    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y126    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y126    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X29Y126    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X87Y111    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X86Y111    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X86Y111    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X86Y111    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X87Y111    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out333m_cache_v_2_clk_wiz_1_1_1
  To Clock:  clk_out333m_cache_v_2_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out333m_cache_v_2_clk_wiz_1_1_1
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         3.000       0.845      BUFGCTRL_X0Y2    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.000       1.751      MMCME2_ADV_X0Y0  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         3.000       1.751      PLLE2_ADV_X1Y1   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        3.000       49.633     PLLE2_ADV_X1Y1   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.000       210.360    MMCME2_ADV_X0Y0  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.000         1.500       0.500      PLLE2_ADV_X1Y1   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.000         1.500       0.500      PLLE2_ADV_X1Y1   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.000         1.500       0.500      PLLE2_ADV_X1Y1   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.000         1.500       0.500      PLLE2_ADV_X1Y1   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk_1
  To Clock:  freq_refclk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk_1
Waveform(ns):       { 0.000 0.750 }
Period(ns):         1.500
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y5  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y6  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y7  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.500       0.251      PLLE2_ADV_X1Y1       design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.249         1.500       0.251      PHASER_REF_X1Y1      design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y5  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y6  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y7  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.500       1.001      PHASER_REF_X1Y1      design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.500       158.500    PLLE2_ADV_X1Y1       design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.562         0.750       0.188      PHASER_REF_X1Y1      design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.562         0.750       0.188      PHASER_REF_X1Y1      design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.750       0.187      PHASER_IN_PHY_X1Y4   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.750       0.187      PHASER_IN_PHY_X1Y6   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y6  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y7  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y5  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.750       0.187      PHASER_IN_PHY_X1Y6   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.750       0.187      PHASER_IN_PHY_X1Y4   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y5  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y52  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y52  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y54  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y54  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y55  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y55  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y56  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y56  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y59  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y59  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_2
  To Clock:  iserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        9.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.952ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_2 rise@12.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 16.029 - 12.000 ) 
    Source Clock Delay      (SCD):    4.709ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.063 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.236 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     4.709    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.134 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.663    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    14.215    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.866 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.029 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.029    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    16.236    
                         clock uncertainty           -0.050    16.186    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    15.615    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                  9.952    

Slack (MET) :             9.953ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_2 rise@12.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 16.029 - 12.000 ) 
    Source Clock Delay      (SCD):    4.709ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.063 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.236 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     4.709    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.134 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.662    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    14.215    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.866 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.029 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.029    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    16.236    
                         clock uncertainty           -0.050    16.186    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    15.615    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  9.953    

Slack (MET) :             9.953ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_2 rise@12.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 16.029 - 12.000 ) 
    Source Clock Delay      (SCD):    4.709ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.063 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.236 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     4.709    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     5.134 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     5.662    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    14.215    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.866 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.029 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.029    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    16.236    
                         clock uncertainty           -0.050    16.186    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    15.615    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  9.953    

Slack (MET) :             9.953ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_2 rise@12.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 16.029 - 12.000 ) 
    Source Clock Delay      (SCD):    4.709ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.063 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.236 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.473     4.709    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y52         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y52         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     5.134 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     5.662    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d1[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    14.215    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.866 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.029 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.029    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    16.236    
                         clock uncertainty           -0.050    16.186    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    15.615    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                          -5.662    
  -------------------------------------------------------------------
                         slack                                  9.953    

Slack (MET) :             9.996ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_2 rise@12.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 16.029 - 12.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.063 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.236 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     4.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.139 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.668    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    14.215    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.866 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.029 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.029    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    16.236    
                         clock uncertainty           -0.050    16.186    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.522    15.664    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.664    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  9.996    

Slack (MET) :             9.997ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_2 rise@12.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 16.029 - 12.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.063 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.236 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     4.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.139 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.667    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    14.215    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.866 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.029 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.029    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    16.236    
                         clock uncertainty           -0.050    16.186    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[0])
                                                     -0.522    15.664    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.664    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  9.997    

Slack (MET) :             9.997ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_2 rise@12.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 16.029 - 12.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.063 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.236 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     4.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     5.139 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     5.667    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    14.215    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.866 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.029 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.029    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    16.236    
                         clock uncertainty           -0.050    16.186    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[1])
                                                     -0.522    15.664    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.664    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  9.997    

Slack (MET) :             9.997ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_2 rise@12.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 16.029 - 12.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.063 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.236 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.478     4.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y62         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y62         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     5.139 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     5.667    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d9[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    14.215    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.866 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.029 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.029    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    16.236    
                         clock uncertainty           -0.050    16.186    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.522    15.664    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.664    
                         arrival time                          -5.667    
  -------------------------------------------------------------------
                         slack                                  9.997    

Slack (MET) :             10.004ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_2 rise@12.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 16.029 - 12.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.063 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.236 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.471     4.707    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y54         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y54         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.132 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.661    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    14.215    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.866 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.029 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.029    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    16.236    
                         clock uncertainty           -0.050    16.186    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.521    15.665    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.665    
                         arrival time                          -5.661    
  -------------------------------------------------------------------
                         slack                                 10.004    

Slack (MET) :             10.005ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_2 rise@12.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 16.029 - 12.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.620     2.374    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.063 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.236 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.471     4.707    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y54         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y54         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.132 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.660    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d3[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    14.215    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.866 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.029 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.029    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.207    16.236    
                         clock uncertainty           -0.050    16.186    
    IN_FIFO_X1Y4         IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.521    15.665    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.665    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                 10.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_2 rise@0.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.202 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.292 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.350 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     2.350    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_wr_enable
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.615    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.292    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.279    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_2 rise@0.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.202 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.292 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.455    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.585 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.795    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.615    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.292    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     2.256    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_2 rise@0.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.202 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.292 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.455    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.585 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.795    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.615    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.292    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     2.256    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_2 rise@0.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.202 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.292 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.455    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.585 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     2.796    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.615    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.292    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     2.256    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_2 rise@0.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.455ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.202 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.292 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.163     2.455    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y59         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y59         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.585 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     2.796    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d6[3]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.615    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.292    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     2.256    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_2 rise@0.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.202 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.292 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.453    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.583 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.793    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.615    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.292    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     2.246    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_2 rise@0.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.202 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.292 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.453    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.583 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.793    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.615    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.292    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     2.246    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_2 rise@0.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.202 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.292 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     2.452    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y55         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.582 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.792    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[0]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.615    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.292    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     2.244    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_2 rise@0.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.202 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.292 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     2.452    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y55         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y55         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.582 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.792    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d4[1]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.615    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.292    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     2.244    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_2  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_2 rise@0.000ns - iserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.205     0.821    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.202 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.292 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.161     2.453    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.583 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     2.794    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/if_d5[2]
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226     1.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.615    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv
    IN_FIFO_X1Y4         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.323     2.292    
    IN_FIFO_X1Y4         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     2.246    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.548    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_2
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         12.000      7.000      IN_FIFO_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y52  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y54  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y55  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y56  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y59  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y60  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y61  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y62  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y75  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y75  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y76  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y76  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y77  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y77  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y79  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y79  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y80  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y80  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_3
  To Clock:  iserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        9.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.975ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_3 rise@12.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 16.017 - 12.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.050 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.223 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.673    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.098 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.627    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    14.203    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.854 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.017 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.017    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    16.223    
                         clock uncertainty           -0.050    16.173    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    15.602    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                  9.975    

Slack (MET) :             9.976ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_3 rise@12.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 16.017 - 12.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.050 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.223 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.673    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.098 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.626    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    14.203    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.854 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.017 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.017    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    16.223    
                         clock uncertainty           -0.050    16.173    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    15.602    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                  9.976    

Slack (MET) :             9.976ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_3 rise@12.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 16.017 - 12.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.050 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.223 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.673    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     5.098 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     5.626    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    14.203    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.854 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.017 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.017    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    16.223    
                         clock uncertainty           -0.050    16.173    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    15.602    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                  9.976    

Slack (MET) :             9.976ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_3 rise@12.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 16.017 - 12.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.050 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.223 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.673    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y76         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     5.098 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     5.626    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    14.203    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.854 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.017 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.017    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    16.223    
                         clock uncertainty           -0.050    16.173    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    15.602    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.602    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                  9.976    

Slack (MET) :             10.002ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_3 rise@12.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 16.017 - 12.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.050 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.223 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.673    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.098 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.627    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    14.203    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.854 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.017 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.017    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    16.223    
                         clock uncertainty           -0.050    16.173    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.544    15.629    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.629    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 10.002    

Slack (MET) :             10.003ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_3 rise@12.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 16.017 - 12.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.050 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.223 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.673    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.098 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.626    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    14.203    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.854 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.017 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.017    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    16.223    
                         clock uncertainty           -0.050    16.173    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                     -0.544    15.629    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.629    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                 10.003    

Slack (MET) :             10.003ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_3 rise@12.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 16.017 - 12.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.050 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.223 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.673    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     5.098 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     5.626    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    14.203    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.854 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.017 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.017    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    16.223    
                         clock uncertainty           -0.050    16.173    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.544    15.629    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.629    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                 10.003    

Slack (MET) :             10.003ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_3 rise@12.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 16.017 - 12.000 ) 
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.050 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.223 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     4.673    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y75         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y75         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     5.098 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     5.626    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d0[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    14.203    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.854 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.017 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.017    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    16.223    
                         clock uncertainty           -0.050    16.173    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.544    15.629    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.629    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                 10.003    

Slack (MET) :             10.024ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_3 rise@12.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 16.017 - 12.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.050 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.223 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     4.671    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     5.096 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     5.625    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    14.203    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.854 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.017 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.017    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    16.223    
                         clock uncertainty           -0.050    16.173    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.524    15.649    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.649    
                         arrival time                          -5.625    
  -------------------------------------------------------------------
                         slack                                 10.024    

Slack (MET) :             10.025ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_3 rise@12.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.017ns = ( 16.017 - 12.000 ) 
    Source Clock Delay      (SCD):    4.671ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607     2.361    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.688     4.050 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     4.223 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     4.671    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y77         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y77         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     5.096 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     5.624    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    14.203    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    15.854 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    16.017 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    16.017    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.206    16.223    
                         clock uncertainty           -0.050    16.173    
    IN_FIFO_X1Y6         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.524    15.649    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         15.649    
                         arrival time                          -5.624    
  -------------------------------------------------------------------
                         slack                                 10.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_3 rise@0.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.194 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.284 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     2.342 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     2.342    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.606 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.606    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.284    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     2.271    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_3 rise@0.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.194 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.284 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.441    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.571 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.781    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.606 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.606    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.284    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     2.248    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_3 rise@0.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.194 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.284 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.441    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.571 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.781    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.606 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.606    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.284    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     2.248    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_3 rise@0.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.194 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.284 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.441    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.571 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     2.782    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.606 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.606    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.284    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     2.248    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_3 rise@0.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.194 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.284 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     2.441    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y83         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y83         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     2.571 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     2.782    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.606 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.606    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.284    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     2.248    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_3 rise@0.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.194 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.284 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     2.439    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.569 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.779    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.606 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.606    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.284    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     2.238    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_3 rise@0.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.194 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.284 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     2.439    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.569 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.779    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.606 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.606    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.284    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     2.238    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_3 rise@0.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.194 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.284 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     2.438    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y79         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     2.568 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     2.778    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.606 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.606    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.284    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     2.236    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_3 rise@0.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.194 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.284 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     2.438    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y79         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y79         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     2.568 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     2.778    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[1]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.606 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.606    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.284    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D4[1])
                                                     -0.048     2.236    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_3  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_3 rise@0.000ns - iserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.382     2.194 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     2.284 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     2.439    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y80         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     2.569 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     2.780    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217     1.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406     2.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     2.606 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     2.606    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y6         IN_FIFO                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism             -0.322     2.284    
    IN_FIFO_X1Y6         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     2.238    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_3
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         12.000      7.000      IN_FIFO_X1Y6  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y75  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y76  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y77  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y79  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y80  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y83  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y84  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y85  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y6  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y6  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y6  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y6  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk_1
  To Clock:  mem_refclk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (mem_refclk_1 rise@3.000ns - mem_refclk_1 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.622ns (56.908%)  route 0.471ns (43.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 5.216 - 3.000 ) 
    Source Clock Delay      (SCD):    2.375ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621     2.375    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     2.997 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.471     3.468    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_1 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     4.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     0.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     2.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     4.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     5.216    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.159     5.375    
                         clock uncertainty           -0.053     5.322    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.011     5.311    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -3.468    
  -------------------------------------------------------------------
                         slack                                  1.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk_1 rise@0.000ns - mem_refclk_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.292ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195     0.811    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y1     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313     1.124 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     1.270    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215     1.103    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.292     0.811    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123     0.934    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk_1
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         3.000       1.525      PHY_CONTROL_X1Y1     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         3.000       1.751      PLLE2_ADV_X1Y1       design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       3.000       157.000    PLLE2_ADV_X1Y1       design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y1     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y1     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y1     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y1     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.500       0.937      PHASER_IN_PHY_X1Y4   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y5  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y6  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y7  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y5  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.500       0.937      PHASER_IN_PHY_X1Y6   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y7  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_4
  To Clock:  oserdes_clk_4

Setup :            0  Failing Endpoints,  Worst Slack        1.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_4 rise@3.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 8.786 - 3.000 ) 
    Source Clock Delay      (SCD):    5.649ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     5.649 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     6.211 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     6.686    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     4.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     0.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     2.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     4.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     8.379 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     8.786    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.269     9.056    
                         clock uncertainty           -0.053     9.002    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D1)      -0.885     8.117    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_4 rise@3.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 8.786 - 3.000 ) 
    Source Clock Delay      (SCD):    5.649ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     5.649 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     6.199 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     6.667    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     4.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     0.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     2.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     4.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     8.379 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     8.786    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.269     9.056    
                         clock uncertainty           -0.053     9.002    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D1)      -0.834     8.168    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_4 rise@3.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 8.786 - 3.000 ) 
    Source Clock Delay      (SCD):    5.649ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     5.649 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     6.199 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     6.667    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     4.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     0.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     2.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     4.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     8.379 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     8.786    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.269     9.056    
                         clock uncertainty           -0.053     9.002    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D2)      -0.834     8.168    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_4 rise@3.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.786ns = ( 8.786 - 3.000 ) 
    Source Clock Delay      (SCD):    5.649ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     5.649 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     6.211 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     6.686    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     4.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     0.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     2.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     4.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     8.379 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.407     8.786    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.269     9.056    
                         clock uncertainty           -0.053     9.002    
    OLOGIC_X1Y58         ODDR (Setup_oddr_C_D2)      -0.788     8.214    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  1.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     3.592 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     3.938 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     4.089    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     3.975 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.153    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.382     3.770    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D2)       -0.093     3.677    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     3.592 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     3.938 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     4.090    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     3.975 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.153    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.382     3.770    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D1)       -0.093     3.677    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           4.090    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     3.592 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.943 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     4.104    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     3.975 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.153    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.382     3.770    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D1)       -0.113     3.657    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     3.592 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.943 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     4.104    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     3.975 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.178     4.153    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y58         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.382     3.770    
    OLOGIC_X1Y58         ODDR (Hold_oddr_C_D2)       -0.113     3.657    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.446    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_4
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y52  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y53  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y54  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y55  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y56  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y59  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y60  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y61  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y62  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y57  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_4
  To Clock:  oserdes_clkdiv_4

Setup :            0  Failing Endpoints,  Worst Slack        4.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.674ns (57.945%)  route 0.489ns (42.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 11.184 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q7[0]
                         net (fo=1, routed)           0.489     6.169    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[24]
    OLOGIC_X1Y60         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.411    11.184    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y60         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.416    
                         clock uncertainty           -0.053    11.363    
    OLOGIC_X1Y60         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.738    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.738    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 11.181 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     6.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y59         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.181    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.413    
                         clock uncertainty           -0.053    11.360    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.735    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 11.181 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     6.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y59         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.181    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.413    
                         clock uncertainty           -0.053    11.360    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    10.735    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 11.181 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     6.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y59         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.181    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.413    
                         clock uncertainty           -0.053    11.360    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    10.735    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 11.181 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     6.147    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y59         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.181    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.413    
                         clock uncertainty           -0.053    11.360    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    10.735    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.735    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 11.183 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     6.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y55         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    11.183    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.415    
                         clock uncertainty           -0.053    11.362    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.737    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 11.183 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     6.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y55         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    11.183    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.415    
                         clock uncertainty           -0.053    11.362    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    10.737    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 11.183 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     6.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y55         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    11.183    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.415    
                         clock uncertainty           -0.053    11.362    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    10.737    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 11.183 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     6.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y56         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    11.183    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.415    
                         clock uncertainty           -0.053    11.362    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.737    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.589    

Slack (MET) :             4.589ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 11.183 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     6.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y56         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    11.183    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.415    
                         clock uncertainty           -0.053    11.362    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    10.737    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.169 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     3.319    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y53         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.557    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.210    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.229    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.169 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     3.319    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y53         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.557    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.210    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.229    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.169 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     3.319    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y53         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.557    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.210    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.229    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.700%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.169 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     3.320    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y53         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.557    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.210    
    OLOGIC_X1Y53         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.229    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.172 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     3.322    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y62         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.558    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.211    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.230    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.172 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     3.322    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y62         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.558    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.211    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.230    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.172 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     3.322    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y62         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.558    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.211    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.230    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     3.172 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     3.323    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[32]
    OLOGIC_X1Y62         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.558    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.211    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.230    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.172 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     3.322    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y52         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.557    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.210    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.229    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clkdiv_4 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y4        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.172 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     3.322    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y52         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.557    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.210    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.229    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_4
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.000       1.000      OUT_FIFO_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y52   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y53   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y54   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y55   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y56   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y59   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y60   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y61   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y62   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_5
  To Clock:  oserdes_clk_5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_5
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y63  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y69  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y70  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y64  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y65  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y66  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y67  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y68  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y71  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y72  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_5
  To Clock:  oserdes_clkdiv_5

Setup :            0  Failing Endpoints,  Worst Slack       10.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.575ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 17.159 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468     6.137    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y69         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    17.159    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.390    
                         clock uncertainty           -0.053    17.337    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    16.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.712    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 10.575    

Slack (MET) :             10.575ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 17.159 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468     6.137    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y69         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    17.159    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.390    
                         clock uncertainty           -0.053    17.337    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    16.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.712    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 10.575    

Slack (MET) :             10.575ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 17.159 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468     6.137    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y69         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    17.159    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.390    
                         clock uncertainty           -0.053    17.337    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    16.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.712    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 10.575    

Slack (MET) :             10.575ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 17.159 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468     6.137    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y70         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    17.159    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.390    
                         clock uncertainty           -0.053    17.337    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    16.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.712    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 10.575    

Slack (MET) :             10.575ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 17.159 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468     6.137    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y70         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    17.159    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.390    
                         clock uncertainty           -0.053    17.337    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    16.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.712    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 10.575    

Slack (MET) :             10.575ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 17.159 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468     6.137    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y70         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    17.159    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.390    
                         clock uncertainty           -0.053    17.337    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    16.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.712    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 10.575    

Slack (MET) :             10.575ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 17.159 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     6.137    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y71         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    17.159    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.390    
                         clock uncertainty           -0.053    17.337    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    16.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.712    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 10.575    

Slack (MET) :             10.575ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 17.159 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     6.137    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y71         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    17.159    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.390    
                         clock uncertainty           -0.053    17.337    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    16.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.712    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 10.575    

Slack (MET) :             10.575ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 17.159 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     6.137    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y71         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    17.159    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.390    
                         clock uncertainty           -0.053    17.337    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    16.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.712    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 10.575    

Slack (MET) :             10.576ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 17.159 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[6])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[6]
                         net (fo=1, routed)           0.467     6.136    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y69         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    17.159    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.390    
                         clock uncertainty           -0.053    17.337    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    16.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.712    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                 10.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     3.312    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y65         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.199    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.218    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     3.312    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y65         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.199    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.218    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     3.312    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y65         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.199    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.218    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.700%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     3.313    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y65         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.199    
    OLOGIC_X1Y65         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.218    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.165 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     3.315    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y74         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.545    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.200    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.219    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.219    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.165 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     3.315    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y74         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.545    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.200    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.219    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.219    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.165 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     3.315    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y74         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.545    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.200    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.219    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.219    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     3.165 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     3.316    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[36]
    OLOGIC_X1Y74         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.545    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.200    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.219    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.219    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.165 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     3.315    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y64         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.199    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.218    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clkdiv_5 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y5        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.165 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     3.315    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y64         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.199    
    OLOGIC_X1Y64         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.218    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.218    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_5
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         12.000      7.000      OUT_FIFO_X1Y5  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y63   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y69   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y70   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y64   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y65   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y66   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y67   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y68   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y71   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_6
  To Clock:  oserdes_clk_6

Setup :            0  Failing Endpoints,  Worst Slack        1.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_6 rise@3.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 8.779 - 3.000 ) 
    Source Clock Delay      (SCD):    5.649ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     5.649 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     6.211 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     6.686    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_6 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     4.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     0.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     2.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     4.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     8.379 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     8.779    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.269     9.049    
                         clock uncertainty           -0.053     8.995    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.885     8.110    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_6 rise@3.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 8.779 - 3.000 ) 
    Source Clock Delay      (SCD):    5.649ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     5.649 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     6.199 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     6.667    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_6 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     4.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     0.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     2.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     4.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     8.379 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     8.779    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.269     9.049    
                         clock uncertainty           -0.053     8.995    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D1)      -0.834     8.161    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_6 rise@3.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 8.779 - 3.000 ) 
    Source Clock Delay      (SCD):    5.649ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     5.649 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     6.199 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     6.667    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_6 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     4.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     0.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     2.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     4.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     8.379 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     8.779    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.269     9.049    
                         clock uncertainty           -0.053     8.995    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.834     8.161    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_6 rise@3.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.779ns = ( 8.779 - 3.000 ) 
    Source Clock Delay      (SCD):    5.649ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.800     5.649 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     6.211 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     6.686    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_6 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     4.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     0.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     2.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     4.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416     7.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.754     8.379 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     8.779    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.269     9.049    
                         clock uncertainty           -0.053     8.995    
    OLOGIC_X1Y82         ODDR (Setup_oddr_C_D2)      -0.788     8.207    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          8.207    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                  1.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.151ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     3.592 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     3.938 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     4.089    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     3.975 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     4.151    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.382     3.768    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.093     3.675    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.675    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.151ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     3.592 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     3.938 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     4.090    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     3.975 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     4.151    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism             -0.382     3.768    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.093     3.675    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -3.675    
                         arrival time                           4.090    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.151ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     3.592 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.943 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     4.104    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     3.975 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     4.151    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.382     3.768    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D1)       -0.113     3.655    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.655    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.151ns
    Source Clock Delay      (SCD):    3.592ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.645     3.592 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     3.943 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     4.104    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.685     3.975 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     4.151    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y82         ODDR                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism             -0.382     3.768    
    OLOGIC_X1Y82         ODDR (Hold_oddr_C_D2)       -0.113     3.655    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -3.655    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_6
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y75  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y76  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y77  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y79  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y80  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y83  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y84  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y85  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y86  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y81  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_6
  To Clock:  oserdes_clkdiv_6

Setup :            0  Failing Endpoints,  Worst Slack        4.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        1.352ns  (logic 0.674ns (49.834%)  route 0.678ns (50.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 11.180 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q0[1])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q0[1]
                         net (fo=1, routed)           0.678     6.358    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y75         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.407    11.180    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y75         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.412    
                         clock uncertainty           -0.053    11.359    
    OLOGIC_X1Y75         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    10.734    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.674ns (50.019%)  route 0.673ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 11.180 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.673     6.353    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[11]
    OLOGIC_X1Y77         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.407    11.180    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.412    
                         clock uncertainty           -0.053    11.359    
    OLOGIC_X1Y77         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    10.734    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.734    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 11.176 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     6.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y83         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.176    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.408    
                         clock uncertainty           -0.053    11.355    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.730    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.730    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 11.176 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     6.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y83         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.176    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.408    
                         clock uncertainty           -0.053    11.355    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    10.730    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.730    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 11.176 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     6.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y83         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.176    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.408    
                         clock uncertainty           -0.053    11.355    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    10.730    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.730    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 11.176 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     6.147    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y83         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.176    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.408    
                         clock uncertainty           -0.053    11.355    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    10.730    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.730    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 11.178 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     6.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y79         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    11.178    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.410    
                         clock uncertainty           -0.053    11.357    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.732    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 11.178 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     6.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y79         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    11.178    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.410    
                         clock uncertainty           -0.053    11.357    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    10.732    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 11.178 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     6.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y79         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    11.178    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.410    
                         clock uncertainty           -0.053    11.357    
    OLOGIC_X1Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    10.732    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.584    

Slack (MET) :             4.584ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 11.178 - 6.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     5.005 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     5.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     5.679 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     6.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y80         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    11.178    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.232    11.410    
                         clock uncertainty           -0.053    11.357    
    OLOGIC_X1Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.732    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.732    
                         arrival time                          -6.148    
  -------------------------------------------------------------------
                         slack                                  4.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.169 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     3.319    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y77         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.555    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.208    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.227    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.169 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     3.319    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y77         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.555    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.208    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.227    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.700%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.169 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     3.320    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X1Y77         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.555    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.208    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.227    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.172 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     3.322    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y86         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.209    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.228    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.172 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     3.322    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y86         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.209    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.228    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.172 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     3.322    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y86         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.209    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.228    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     3.172 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     3.323    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[32]
    OLOGIC_X1Y86         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.209    
    OLOGIC_X1Y86         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.228    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     3.172 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     3.322    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y76         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.555    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.208    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.227    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     3.172 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     3.322    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y76         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.555    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.208    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.227    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clkdiv_6 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.031 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.031    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y6        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     3.172 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     3.322    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y76         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.555    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.347     3.208    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.227    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_6
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.000       1.000      OUT_FIFO_X1Y6  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y75   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y76   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y77   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y79   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y80   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y83   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y84   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y85   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y86   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y6  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y6  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y6  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y6  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_7
  To Clock:  oserdes_clk_7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_7
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y93  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y94  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y89  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y90  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y91  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y92  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y95  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y99  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y97  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y98  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_7
  To Clock:  oserdes_clkdiv_7

Setup :            0  Failing Endpoints,  Worst Slack       10.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.305ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.674ns (46.802%)  route 0.766ns (53.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 17.186 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[3])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[3]
                         net (fo=1, routed)           0.766     6.435    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[23]
    OLOGIC_X1Y99         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    17.186    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.417    
                         clock uncertainty           -0.053    17.364    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    16.739    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.739    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                 10.305    

Slack (MET) :             10.306ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.674ns (46.835%)  route 0.765ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 17.186 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[2])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[2]
                         net (fo=1, routed)           0.765     6.434    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[22]
    OLOGIC_X1Y99         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    17.186    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.417    
                         clock uncertainty           -0.053    17.364    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    16.739    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.739    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                 10.306    

Slack (MET) :             10.311ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        1.434ns  (logic 0.674ns (46.998%)  route 0.760ns (53.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 17.186 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[1])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[1]
                         net (fo=1, routed)           0.760     6.429    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[21]
    OLOGIC_X1Y99         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    17.186    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.417    
                         clock uncertainty           -0.053    17.364    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    16.739    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.739    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                 10.311    

Slack (MET) :             10.392ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.674ns (49.831%)  route 0.679ns (50.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 17.186 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q7[0])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q7[0]
                         net (fo=1, routed)           0.679     6.347    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[20]
    OLOGIC_X1Y99         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    17.186    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.417    
                         clock uncertainty           -0.053    17.364    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    16.739    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.739    
                         arrival time                          -6.347    
  -------------------------------------------------------------------
                         slack                                 10.392    

Slack (MET) :             10.598ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 17.182 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468     6.137    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[32]
    OLOGIC_X1Y93         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    17.182    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.413    
                         clock uncertainty           -0.053    17.360    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    16.735    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.735    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 10.598    

Slack (MET) :             10.598ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 17.182 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468     6.137    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[33]
    OLOGIC_X1Y93         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    17.182    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.413    
                         clock uncertainty           -0.053    17.360    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    16.735    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.735    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 10.598    

Slack (MET) :             10.598ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 17.182 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468     6.137    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[35]
    OLOGIC_X1Y93         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    17.182    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.413    
                         clock uncertainty           -0.053    17.360    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    16.735    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.735    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 10.598    

Slack (MET) :             10.598ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 17.182 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468     6.137    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[36]
    OLOGIC_X1Y94         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    17.182    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.413    
                         clock uncertainty           -0.053    17.360    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    16.735    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.735    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 10.598    

Slack (MET) :             10.598ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 17.182 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468     6.137    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y94         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    17.182    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.413    
                         clock uncertainty           -0.053    17.360    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    16.735    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.735    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 10.598    

Slack (MET) :             10.598ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 17.182 - 12.000 ) 
    Source Clock Delay      (SCD):    4.994ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     4.994 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     4.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     5.668 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468     6.137    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y94         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    17.182    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.231    17.413    
                         clock uncertainty           -0.053    17.360    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    16.735    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.735    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                 10.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     3.312    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[1]
    OLOGIC_X1Y89         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.552    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.207    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.226    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     3.312    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[2]
    OLOGIC_X1Y89         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.552    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.207    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.226    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     3.312    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[3]
    OLOGIC_X1Y89         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.552    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.207    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.226    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           3.312    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.700%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     3.313    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[0]
    OLOGIC_X1Y89         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.552    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.207    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.226    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           3.313    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     3.165 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     3.315    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[29]
    OLOGIC_X1Y98         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.553    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.208    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.227    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     3.165 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     3.315    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[30]
    OLOGIC_X1Y98         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.553    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.208    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.227    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     3.165 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     3.315    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[31]
    OLOGIC_X1Y98         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.553    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.208    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     3.227    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.237%)  route 0.151ns (51.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.141     3.165 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[0]
                         net (fo=1, routed)           0.151     3.316    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[28]
    OLOGIC_X1Y98         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.553    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.208    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     3.227    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.143ns (48.755%)  route 0.150ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q8[1])
                                                      0.143     3.167 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[1]
                         net (fo=1, routed)           0.150     3.317    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y97         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.553    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.208    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     3.227    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clkdiv_7 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.143ns (48.755%)  route 0.150ns (51.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     3.024 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.024    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y7        OUT_FIFO (Prop_out_fifo_RDCLK_Q8[2])
                                                      0.143     3.167 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q8[2]
                         net (fo=1, routed)           0.150     3.317    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X1Y97         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.553    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.345     3.208    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     3.227    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_7
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         12.000      7.000      OUT_FIFO_X1Y7  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y93   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y94   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y89   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y90   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y91   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y92   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y95   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y99   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y97   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y7  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y7  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y7  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y7  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out_1
  To Clock:  pll_clk3_out_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out_1
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            2.155         12.000      9.845      BUFHCE_X1Y12     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         12.000      10.751     MMCME2_ADV_X1Y1  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         12.000      10.751     PLLE2_ADV_X1Y1   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.000      88.000     MMCME2_ADV_X1Y1  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       12.000      148.000    PLLE2_ADV_X1Y1   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y1  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y1  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y1  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y1  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  clk_pll_i_1

Setup :            0  Failing Endpoints,  Worst Slack        3.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.988ns  (logic 0.670ns (8.387%)  route 7.318ns (91.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 15.908 - 12.000 ) 
    Source Clock Delay      (SCD):    3.975ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.613     3.975    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/CLK
    SLICE_X56Y81         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518     4.493 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/Q
                         net (fo=137, routed)         2.684     7.177    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.152     7.329 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/s_axi_rdata[9]_INST_0/O
                         net (fo=1, routed)           4.634    11.964    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_rdata[9]
    RAMB36_X1Y30         RAMB36E1                                     r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.715    15.908    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X1Y30         RAMB36E1                                     r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    16.077    
                         clock uncertainty           -0.053    16.024    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[12])
                                                     -0.945    15.079    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.478ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.631ns  (logic 0.670ns (8.780%)  route 6.961ns (91.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 15.908 - 12.000 ) 
    Source Clock Delay      (SCD):    3.975ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.613     3.975    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/CLK
    SLICE_X56Y81         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.518     4.493 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer_reg/Q
                         net (fo=137, routed)         2.685     7.178    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/use_wrap_buffer
    SLICE_X63Y66         LUT3 (Prop_lut3_I1_O)        0.152     7.330 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/s_axi_rdata[5]_INST_0/O
                         net (fo=1, routed)           4.276    11.607    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_rdata[5]
    RAMB36_X1Y30         RAMB36E1                                     r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.715    15.908    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X1Y30         RAMB36E1                                     r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    16.077    
                         clock uncertainty           -0.053    16.024    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.939    15.085    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -11.607    
  -------------------------------------------------------------------
                         slack                                  3.478    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 1.056ns (13.415%)  route 6.816ns (86.585%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 15.908 - 12.000 ) 
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.619     3.981    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X56Y86         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.518     4.499 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/Q
                         net (fo=48, routed)          1.986     6.486    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0
    SLICE_X58Y80         LUT3 (Prop_lut3_I0_O)        0.157     6.643 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rvalid_INST_0/O
                         net (fo=3, routed)           0.782     7.424    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rvalid
    SLICE_X54Y79         LUT2 (Prop_lut2_I0_O)        0.381     7.805 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=46, routed)          4.048    11.853    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y30         RAMB36E1                                     r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.715    15.908    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X1Y30         RAMB36E1                                     r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    16.077    
                         clock uncertainty           -0.053    16.024    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667    15.357    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                         -11.853    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 1.056ns (13.594%)  route 6.712ns (86.406%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 15.908 - 12.000 ) 
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.619     3.981    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X56Y86         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.518     4.499 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/Q
                         net (fo=48, routed)          1.986     6.486    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0
    SLICE_X58Y80         LUT3 (Prop_lut3_I0_O)        0.157     6.643 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rvalid_INST_0/O
                         net (fo=3, routed)           0.782     7.424    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rvalid
    SLICE_X54Y79         LUT2 (Prop_lut2_I0_O)        0.381     7.805 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=46, routed)          3.944    11.749    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y30         RAMB36E1                                     r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.715    15.908    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X1Y30         RAMB36E1                                     r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    16.077    
                         clock uncertainty           -0.053    16.024    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.756    15.268    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  3.518    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 1.056ns (13.771%)  route 6.612ns (86.229%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 15.908 - 12.000 ) 
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.619     3.981    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X56Y86         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.518     4.499 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/Q
                         net (fo=48, routed)          1.986     6.486    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0
    SLICE_X58Y80         LUT3 (Prop_lut3_I0_O)        0.157     6.643 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rvalid_INST_0/O
                         net (fo=3, routed)           0.782     7.424    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rvalid
    SLICE_X54Y79         LUT2 (Prop_lut2_I0_O)        0.381     7.805 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=46, routed)          3.844    11.649    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y30         RAMB36E1                                     r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.715    15.908    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X1Y30         RAMB36E1                                     r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    16.077    
                         clock uncertainty           -0.053    16.024    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.756    15.268    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.618ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.668ns  (logic 1.056ns (13.771%)  route 6.612ns (86.229%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 15.908 - 12.000 ) 
    Source Clock Delay      (SCD):    3.981ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.619     3.981    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/CLK
    SLICE_X56Y86         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y86         FDRE (Prop_fdre_C_Q)         0.518     4.499 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst/Q
                         net (fo=48, routed)          1.986     6.486    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.FDRE_inst_0
    SLICE_X58Y80         LUT3 (Prop_lut3_I0_O)        0.157     6.643 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/s_axi_rvalid_INST_0/O
                         net (fo=3, routed)           0.782     7.424    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rvalid
    SLICE_X54Y79         LUT2 (Prop_lut2_I0_O)        0.381     7.805 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=46, routed)          3.844    11.649    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB36_X1Y30         RAMB36E1                                     r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.715    15.908    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X1Y30         RAMB36E1                                     r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.169    16.077    
                         clock uncertainty           -0.053    16.024    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.756    15.268    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -11.649    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][34]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 0.704ns (9.201%)  route 6.947ns (90.799%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 15.700 - 12.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.728     4.090    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/CLK
    SLICE_X89Y59         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDRE (Prop_fdre_C_Q)         0.456     4.546 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/Q
                         net (fo=21, routed)          2.134     6.681    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_active_r_reg
    SLICE_X76Y71         LUT5 (Prop_lut5_I1_O)        0.124     6.805 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/i___79_i_1/O
                         net (fo=11, routed)          1.040     7.845    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]_0
    SLICE_X77Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.969 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/memory_reg[31][0]_srl32_i_1/O
                         net (fo=135, routed)         3.773    11.742    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/sel
    SLICE_X70Y59         SRLC32E                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][34]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.507    15.700    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X70Y59         SRLC32E                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][34]_srl32/CLK
                         clock pessimism              0.249    15.949    
                         clock uncertainty           -0.053    15.897    
    SLICE_X70Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    15.380    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][34]_srl32
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                         -11.742    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][49]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 0.704ns (9.201%)  route 6.947ns (90.799%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 15.700 - 12.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.728     4.090    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/CLK
    SLICE_X89Y59         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDRE (Prop_fdre_C_Q)         0.456     4.546 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/Q
                         net (fo=21, routed)          2.134     6.681    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_active_r_reg
    SLICE_X76Y71         LUT5 (Prop_lut5_I1_O)        0.124     6.805 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/i___79_i_1/O
                         net (fo=11, routed)          1.040     7.845    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]_0
    SLICE_X77Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.969 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/memory_reg[31][0]_srl32_i_1/O
                         net (fo=135, routed)         3.773    11.742    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/sel
    SLICE_X70Y59         SRLC32E                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][49]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.507    15.700    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X70Y59         SRLC32E                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][49]_srl32/CLK
                         clock pessimism              0.249    15.949    
                         clock uncertainty           -0.053    15.897    
    SLICE_X70Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    15.380    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][49]_srl32
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                         -11.742    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][53]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 0.704ns (9.201%)  route 6.947ns (90.799%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 15.700 - 12.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.728     4.090    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/CLK
    SLICE_X89Y59         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDRE (Prop_fdre_C_Q)         0.456     4.546 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/Q
                         net (fo=21, routed)          2.134     6.681    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_active_r_reg
    SLICE_X76Y71         LUT5 (Prop_lut5_I1_O)        0.124     6.805 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/i___79_i_1/O
                         net (fo=11, routed)          1.040     7.845    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]_0
    SLICE_X77Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.969 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/memory_reg[31][0]_srl32_i_1/O
                         net (fo=135, routed)         3.773    11.742    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/sel
    SLICE_X70Y59         SRLC32E                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][53]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.507    15.700    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X70Y59         SRLC32E                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][53]_srl32/CLK
                         clock pessimism              0.249    15.949    
                         clock uncertainty           -0.053    15.897    
    SLICE_X70Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    15.380    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][53]_srl32
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                         -11.742    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][65]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 0.704ns (9.201%)  route 6.947ns (90.799%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 15.700 - 12.000 ) 
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.728     4.090    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/CLK
    SLICE_X89Y59         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDRE (Prop_fdre_C_Q)         0.456     4.546 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]/Q
                         net (fo=21, routed)          2.134     6.681    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_active_r_reg
    SLICE_X76Y71         LUT5 (Prop_lut5_I1_O)        0.124     6.805 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/i___79_i_1/O
                         net (fo=11, routed)          1.040     7.845    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[0]_0
    SLICE_X77Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.969 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/memory_reg[31][0]_srl32_i_1/O
                         net (fo=135, routed)         3.773    11.742    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/sel
    SLICE_X70Y59         SRLC32E                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][65]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.507    15.700    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/CLK
    SLICE_X70Y59         SRLC32E                                      r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][65]_srl32/CLK
                         clock pessimism              0.249    15.949    
                         clock uncertainty           -0.053    15.897    
    SLICE_X70Y59         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    15.380    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][65]_srl32
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                         -11.742    
  -------------------------------------------------------------------
                         slack                                  3.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.034%)  route 0.211ns (59.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.563     1.303    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X61Y101        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.141     1.444 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[45]/Q
                         net (fo=1, routed)           0.211     1.655    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[56]_0[14]
    SLICE_X57Y98         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.834     1.868    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/CLK
    SLICE_X57Y98         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[45]/C
                         clock pessimism             -0.294     1.574    
    SLICE_X57Y98         FDRE (Hold_fdre_C_D)         0.070     1.644    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.814%)  route 0.204ns (59.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.567     1.307    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X39Y99         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.448 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[3]/Q
                         net (fo=1, routed)           0.204     1.652    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/dest_out
    SLICE_X38Y100        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.837     1.870    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X38Y100        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.294     1.577    
    SLICE_X38Y100        FDCE (Hold_fdce_C_D)         0.060     1.637    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AADDR_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.075%)  route 0.166ns (52.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.563     1.303    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/CLK
    SLICE_X58Y100        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.148     1.451 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[54]/Q
                         net (fo=1, routed)           0.166     1.617    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/Q[20]
    SLICE_X60Y99         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AADDR_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.836     1.870    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/CLK
    SLICE_X60Y99         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AADDR_q_reg[24]/C
                         clock pessimism             -0.294     1.576    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.006     1.582    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AADDR_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.019%)  route 0.220ns (60.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.552     1.292    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/CLK
    SLICE_X53Y72         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y72         FDRE (Prop_fdre_C_Q)         0.141     1.433 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[80]/Q
                         net (fo=2, routed)           0.220     1.653    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/Q[78]
    SLICE_X50Y73         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.818     1.852    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/CLK
    SLICE_X50Y73         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[77]/C
                         clock pessimism             -0.299     1.553    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.063     1.616    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AADDR_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.146%)  route 0.166ns (52.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.563     1.303    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/CLK
    SLICE_X58Y100        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDRE (Prop_fdre_C_Q)         0.148     1.451 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[55]/Q
                         net (fo=1, routed)           0.166     1.617    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/Q[21]
    SLICE_X60Y99         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AADDR_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.836     1.870    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/CLK
    SLICE_X60Y99         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AADDR_q_reg[25]/C
                         clock pessimism             -0.294     1.576    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.000     1.576    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AADDR_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.184%)  route 0.228ns (61.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.563     1.303    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X59Y100        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.141     1.444 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[44]/Q
                         net (fo=1, routed)           0.228     1.672    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[57]_0[13]
    SLICE_X56Y97         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.834     1.868    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/CLK
    SLICE_X56Y97         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[44]/C
                         clock pessimism             -0.294     1.574    
    SLICE_X56Y97         FDRE (Hold_fdre_C_D)         0.052     1.626    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.227ns (52.538%)  route 0.205ns (47.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.855ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.551     1.291    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X48Y75         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.128     1.419 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=1, routed)           0.205     1.624    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2
    SLICE_X54Y79         LUT2 (Prop_lut2_I0_O)        0.099     1.723 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_i_1__2/O
                         net (fo=1, routed)           0.000     1.723    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0
    SLICE_X54Y79         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.821     1.855    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X54Y79         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.299     1.556    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.120     1.676    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.967%)  route 0.228ns (55.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.565     1.305    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X67Y102        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.141     1.446 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[37]/Q
                         net (fo=2, routed)           0.228     1.673    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/s_axi_wdata[19]
    SLICE_X71Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.718 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].LUT6_data_inst/O
                         net (fo=1, routed)           0.000     1.718    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/M_AXI_WDATA_cmb_19
    SLICE_X71Y99         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.839     1.873    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/CLK
    SLICE_X71Y99         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst/C
                         clock pessimism             -0.294     1.579    
    SLICE_X71Y99         FDRE (Hold_fdre_C_D)         0.092     1.671    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_FPGA_DATA.USE_REGISTER.BIT_LANE[3].FDRE_wdata_inst
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.582%)  route 0.244ns (63.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.553     1.293    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/CLK
    SLICE_X51Y71         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.434 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[101]/Q
                         net (fo=2, routed)           0.244     1.678    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/Q[99]
    SLICE_X52Y73         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.817     1.851    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/CLK
    SLICE_X52Y73         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[98]/C
                         clock pessimism             -0.299     1.552    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.078     1.630    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[98]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.798%)  route 0.202ns (61.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.563     1.303    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X59Y100        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDRE (Prop_fdre_C_Q)         0.128     1.431 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/Q
                         net (fo=1, routed)           0.202     1.633    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[57]_0[25]
    SLICE_X59Y99         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.836     1.870    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/CLK
    SLICE_X59Y99         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[56]/C
                         clock pessimism             -0.294     1.576    
    SLICE_X59Y99         FDRE (Hold_fdre_C_D)         0.007     1.583    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i_1
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         12.000      7.000      IN_FIFO_X1Y4      design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y4     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y5     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         12.000      7.000      IN_FIFO_X1Y6      design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y6     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y7     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         12.000      9.050      PHY_CONTROL_X1Y1  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.576         12.000      9.424      RAMB36_X1Y30      design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.576         12.000      9.424      RAMB36_X3Y16      design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.576         12.000      9.424      RAMB36_X2Y26      design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.000      88.000     MMCME2_ADV_X1Y1   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.000      201.360    MMCME2_ADV_X1Y1   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y6      design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y6     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y7     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y4      design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y4      design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y6      design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y7     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y4      design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y6     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y4      design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y4     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y5     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y6      design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y6      design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y6     design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout_1
  To Clock:  pll_clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout_1
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         3.000       1.751      PLLE2_ADV_X1Y1  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         3.000       1.751      PLLE2_ADV_X1Y1  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        3.000       49.633     PLLE2_ADV_X1Y1  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       3.000       157.000    PLLE2_ADV_X1Y1  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse_1
  To Clock:  sync_pulse_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse_1
Waveform(ns):       { 1.313 4.313 }
Period(ns):         48.000
Sources:            { design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         48.000      46.751     PLLE2_ADV_X1Y1       design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       48.000      112.000    PLLE2_ADV_X1Y1       design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y4   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y5  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y6   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y6  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y7  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y4   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y4  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y5  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y6   design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cache_v_2_clk_wiz_1_1_1
  To Clock:  clkfbout_cache_v_2_clk_wiz_1_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cache_v_2_clk_wiz_1_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.592ns  (logic 2.784ns (24.016%)  route 8.808ns (75.984%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 10.943 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          1.062     2.509    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124     2.633 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[11]_INST_0_i_1/O
                         net (fo=4, routed)           1.254     3.887    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[11]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.272 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.272    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.386 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.386    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.500 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.500    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.614 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.614    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.728 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.728    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.041 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_13/O[3]
                         net (fo=2, routed)           0.841     5.882    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/i_exec/i_branch_unit/i_comparator/sum[31]
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.306     6.188 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18/O
                         net (fo=1, routed)           0.790     6.978    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.102 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11/O
                         net (fo=1, routed)           0.573     7.675    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.799 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7/O
                         net (fo=1, routed)           0.453     8.252    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.376 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_5/O
                         net (fo=33, routed)          0.884     9.259    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/pc_src
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/control_dispatch_if_out\\.cache_re_i_1/O
                         net (fo=675, routed)         1.308    10.692    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.pc0
    SLICE_X48Y74         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.496    10.943    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X48Y74         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[21]/C
                         clock pessimism              0.559    11.503    
                         clock uncertainty           -0.077    11.426    
    SLICE_X48Y74         FDRE (Setup_fdre_C_R)       -0.429    10.997    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[21]
  -------------------------------------------------------------------
                         required time                         10.997    
                         arrival time                         -10.692    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.594ns  (logic 2.784ns (24.013%)  route 8.810ns (75.987%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.945 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          1.062     2.509    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124     2.633 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[11]_INST_0_i_1/O
                         net (fo=4, routed)           1.254     3.887    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[11]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.272 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.272    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.386 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.386    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.500 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.500    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.614 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.614    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.728 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.728    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.041 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_13/O[3]
                         net (fo=2, routed)           0.841     5.882    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/i_exec/i_branch_unit/i_comparator/sum[31]
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.306     6.188 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18/O
                         net (fo=1, routed)           0.790     6.978    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.102 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11/O
                         net (fo=1, routed)           0.573     7.675    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.799 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7/O
                         net (fo=1, routed)           0.453     8.252    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.376 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_5/O
                         net (fo=33, routed)          0.884     9.259    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/pc_src
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/control_dispatch_if_out\\.cache_re_i_1/O
                         net (fo=675, routed)         1.310    10.693    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.pc0
    SLICE_X47Y73         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.498    10.945    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X47Y73         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd2_reg[10]/C
                         clock pessimism              0.559    11.505    
                         clock uncertainty           -0.077    11.428    
    SLICE_X47Y73         FDRE (Setup_fdre_C_R)       -0.429    10.999    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd2_reg[10]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.594ns  (logic 2.784ns (24.013%)  route 8.810ns (75.987%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 10.945 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          1.062     2.509    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124     2.633 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[11]_INST_0_i_1/O
                         net (fo=4, routed)           1.254     3.887    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[11]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.272 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.272    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.386 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.386    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.500 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.500    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.614 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.614    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.728 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.728    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.041 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_13/O[3]
                         net (fo=2, routed)           0.841     5.882    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/i_exec/i_branch_unit/i_comparator/sum[31]
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.306     6.188 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18/O
                         net (fo=1, routed)           0.790     6.978    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.102 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11/O
                         net (fo=1, routed)           0.573     7.675    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.799 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7/O
                         net (fo=1, routed)           0.453     8.252    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.376 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_5/O
                         net (fo=33, routed)          0.884     9.259    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/pc_src
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/control_dispatch_if_out\\.cache_re_i_1/O
                         net (fo=675, routed)         1.310    10.693    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.pc0
    SLICE_X47Y73         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.498    10.945    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X47Y73         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd2_reg[9]/C
                         clock pessimism              0.559    11.505    
                         clock uncertainty           -0.077    11.428    
    SLICE_X47Y73         FDRE (Setup_fdre_C_R)       -0.429    10.999    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd2_reg[9]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.433ns  (logic 2.784ns (24.350%)  route 8.649ns (75.650%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 10.943 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          1.062     2.509    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124     2.633 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[11]_INST_0_i_1/O
                         net (fo=4, routed)           1.254     3.887    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[11]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.272 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.272    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.386 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.386    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.500 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.500    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.614 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.614    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.728 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.728    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.041 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_13/O[3]
                         net (fo=2, routed)           0.841     5.882    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/i_exec/i_branch_unit/i_comparator/sum[31]
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.306     6.188 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18/O
                         net (fo=1, routed)           0.790     6.978    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.102 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11/O
                         net (fo=1, routed)           0.573     7.675    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.799 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7/O
                         net (fo=1, routed)           0.453     8.252    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.376 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_5/O
                         net (fo=33, routed)          0.884     9.259    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/pc_src
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/control_dispatch_if_out\\.cache_re_i_1/O
                         net (fo=675, routed)         1.149    10.533    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.pc0
    SLICE_X53Y67         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.496    10.943    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X53Y67         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[20]/C
                         clock pessimism              0.487    11.431    
                         clock uncertainty           -0.077    11.354    
    SLICE_X53Y67         FDRE (Setup_fdre_C_R)       -0.429    10.925    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[20]
  -------------------------------------------------------------------
                         required time                         10.925    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/control_exec_if_out\\.fpu_reg_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_instr_decode/i_fpu_regfile/i_regfile_3/ram_reg/WEBWE[3]
                            (falling edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out1_design_1_clk_wiz_0_0 fall@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 0.419ns (8.413%)  route 4.561ns (91.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 4.766 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.633    -0.907    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X43Y59         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/control_exec_if_out\\.fpu_reg_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.419    -0.488 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/control_exec_if_out\\.fpu_reg_write_reg/Q
                         net (fo=148, routed)         4.561     4.074    design_1_i/core_top_wrapper_0/inst/i_core_top/i_instr_decode/i_fpu_regfile/i_regfile_3/control_exec_if_out\\.fpu_reg_write
    RAMB18_X1Y36         RAMB18E1                                     r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_instr_decode/i_fpu_regfile/i_regfile_3/ram_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.645 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.807    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.483 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.122    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.213 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.553     4.766    design_1_i/core_top_wrapper_0/inst/i_core_top/i_instr_decode/i_fpu_regfile/i_regfile_3/ram_reg_0
    RAMB18_X1Y36         RAMB18E1                                     r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_instr_decode/i_fpu_regfile/i_regfile_3/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.487     5.254    
                         clock uncertainty           -0.077     5.176    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.707     4.469    design_1_i/core_top_wrapper_0/inst/i_core_top/i_instr_decode/i_fpu_regfile/i_regfile_3/ram_reg
  -------------------------------------------------------------------
                         required time                          4.469    
                         arrival time                          -4.074    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 2.784ns (24.213%)  route 8.714ns (75.787%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.951 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          1.062     2.509    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124     2.633 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[11]_INST_0_i_1/O
                         net (fo=4, routed)           1.254     3.887    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[11]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.272 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.272    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.386 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.386    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.500 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.500    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.614 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.614    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.728 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.728    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.041 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_13/O[3]
                         net (fo=2, routed)           0.841     5.882    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/i_exec/i_branch_unit/i_comparator/sum[31]
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.306     6.188 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18/O
                         net (fo=1, routed)           0.790     6.978    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.102 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11/O
                         net (fo=1, routed)           0.573     7.675    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.799 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7/O
                         net (fo=1, routed)           0.453     8.252    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.376 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_5/O
                         net (fo=33, routed)          0.884     9.259    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/pc_src
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/control_dispatch_if_out\\.cache_re_i_1/O
                         net (fo=675, routed)         1.214    10.597    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.pc0
    SLICE_X44Y70         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.504    10.951    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X44Y70         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[30]/C
                         clock pessimism              0.559    11.511    
                         clock uncertainty           -0.077    11.434    
    SLICE_X44Y70         FDRE (Setup_fdre_C_R)       -0.429    11.005    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[30]
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.498ns  (logic 2.784ns (24.213%)  route 8.714ns (75.787%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.951 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          1.062     2.509    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124     2.633 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[11]_INST_0_i_1/O
                         net (fo=4, routed)           1.254     3.887    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[11]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.272 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.272    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.386 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.386    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.500 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.500    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.614 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.614    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.728 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.728    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.041 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_13/O[3]
                         net (fo=2, routed)           0.841     5.882    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/i_exec/i_branch_unit/i_comparator/sum[31]
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.306     6.188 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18/O
                         net (fo=1, routed)           0.790     6.978    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.102 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11/O
                         net (fo=1, routed)           0.573     7.675    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.799 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7/O
                         net (fo=1, routed)           0.453     8.252    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.376 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_5/O
                         net (fo=33, routed)          0.884     9.259    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/pc_src
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/control_dispatch_if_out\\.cache_re_i_1/O
                         net (fo=675, routed)         1.214    10.597    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.pc0
    SLICE_X44Y70         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.504    10.951    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X44Y70         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[8]/C
                         clock pessimism              0.559    11.511    
                         clock uncertainty           -0.077    11.434    
    SLICE_X44Y70         FDRE (Setup_fdre_C_R)       -0.429    11.005    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.005    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd3_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.320ns  (logic 2.784ns (24.593%)  route 8.536ns (75.407%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.946 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          1.062     2.509    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124     2.633 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[11]_INST_0_i_1/O
                         net (fo=4, routed)           1.254     3.887    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[11]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.272 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.272    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.386 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.386    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.500 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.500    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.614 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.614    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.728 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.728    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.041 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_13/O[3]
                         net (fo=2, routed)           0.841     5.882    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/i_exec/i_branch_unit/i_comparator/sum[31]
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.306     6.188 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18/O
                         net (fo=1, routed)           0.790     6.978    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.102 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11/O
                         net (fo=1, routed)           0.573     7.675    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.799 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7/O
                         net (fo=1, routed)           0.453     8.252    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.376 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_5/O
                         net (fo=33, routed)          0.884     9.259    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/pc_src
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/control_dispatch_if_out\\.cache_re_i_1/O
                         net (fo=675, routed)         1.036    10.420    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.pc0
    SLICE_X54Y63         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd3_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.499    10.946    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X54Y63         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd3_reg[22]/C
                         clock pessimism              0.487    11.434    
                         clock uncertainty           -0.077    11.357    
    SLICE_X54Y63         FDRE (Setup_fdre_C_R)       -0.524    10.833    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd3_reg[22]
  -------------------------------------------------------------------
                         required time                         10.833    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd3_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.320ns  (logic 2.784ns (24.593%)  route 8.536ns (75.407%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.946 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          1.062     2.509    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124     2.633 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[11]_INST_0_i_1/O
                         net (fo=4, routed)           1.254     3.887    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[11]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.272 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.272    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.386 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.386    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.500 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.500    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.614 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.614    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.728 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.728    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.041 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_13/O[3]
                         net (fo=2, routed)           0.841     5.882    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/i_exec/i_branch_unit/i_comparator/sum[31]
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.306     6.188 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18/O
                         net (fo=1, routed)           0.790     6.978    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.102 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11/O
                         net (fo=1, routed)           0.573     7.675    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.799 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7/O
                         net (fo=1, routed)           0.453     8.252    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.376 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_5/O
                         net (fo=33, routed)          0.884     9.259    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/pc_src
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/control_dispatch_if_out\\.cache_re_i_1/O
                         net (fo=675, routed)         1.036    10.420    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.pc0
    SLICE_X54Y63         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd3_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.499    10.946    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X54Y63         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd3_reg[23]/C
                         clock pessimism              0.487    11.434    
                         clock uncertainty           -0.077    11.357    
    SLICE_X54Y63         FDRE (Setup_fdre_C_R)       -0.524    10.833    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd3_reg[23]
  -------------------------------------------------------------------
                         required time                         10.833    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.320ns  (logic 2.784ns (24.593%)  route 8.536ns (75.407%))
  Logic Levels:           14  (CARRY4=6 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.946 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          1.062     2.509    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X42Y61         LUT3 (Prop_lut3_I1_O)        0.124     2.633 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[11]_INST_0_i_1/O
                         net (fo=4, routed)           1.254     3.887    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[11]
    SLICE_X39Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.272 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.272    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_30_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.386 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.386    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_31_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.500 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29/CO[3]
                         net (fo=1, routed)           0.000     4.500    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_29_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.614 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.614    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_28_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.728 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     4.728    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_23_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.041 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc_reg[31]_i_13/O[3]
                         net (fo=2, routed)           0.841     5.882    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/i_exec/i_branch_unit/i_comparator/sum[31]
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.306     6.188 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18/O
                         net (fo=1, routed)           0.790     6.978    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_18_n_0
    SLICE_X41Y65         LUT4 (Prop_lut4_I3_O)        0.124     7.102 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11/O
                         net (fo=1, routed)           0.573     7.675    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_11_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.124     7.799 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7/O
                         net (fo=1, routed)           0.453     8.252    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_7_n_0
    SLICE_X42Y65         LUT6 (Prop_lut6_I0_O)        0.124     8.376 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_back_if_out\\.pc[31]_i_5/O
                         net (fo=33, routed)          0.884     9.259    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/pc_src
    SLICE_X47Y61         LUT3 (Prop_lut3_I2_O)        0.124     9.383 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/control_dispatch_if_out\\.cache_re_i_1/O
                         net (fo=675, routed)         1.036    10.420    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.pc0
    SLICE_X54Y63         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.499    10.946    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X54Y63         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[26]/C
                         clock pessimism              0.487    11.434    
                         clock uncertainty           -0.077    11.357    
    SLICE_X54Y63         FDRE (Setup_fdre_C_R)       -0.524    10.833    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[26]
  -------------------------------------------------------------------
                         required time                         10.833    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  0.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.690%)  route 0.162ns (52.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.562    -0.602    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X50Y62         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.454 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.pc_reg[16]/Q
                         net (fo=1, routed)           0.162    -0.292    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.pc[16]
    SLICE_X52Y61         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.832    -0.841    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X52Y61         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.pc_reg[16]/C
                         clock pessimism              0.504    -0.337    
    SLICE_X52Y61         FDRE (Hold_fdre_C_D)         0.022    -0.315    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.pc_reg[16]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[350]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[350]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.733%)  route 0.214ns (60.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.561    -0.603    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/clk
    SLICE_X51Y85         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[350]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[350]/Q
                         net (fo=1, routed)           0.214    -0.248    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/Q[350]
    SLICE_X57Y85         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[350]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.830    -0.843    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/clk
    SLICE_X57Y85         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[350]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X57Y85         FDRE (Hold_fdre_C_D)         0.066    -0.273    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[350]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd3_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.503%)  route 0.206ns (52.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.561    -0.603    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X51Y64         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd3_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd3_reg[20]/Q
                         net (fo=1, routed)           0.206    -0.257    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_decode_if_out\\.fpu_rd3[20]
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.045    -0.212 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_in\\.fpu_rd3[20]
    SLICE_X53Y61         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.832    -0.841    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X53Y61         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[20]/C
                         clock pessimism              0.504    -0.337    
    SLICE_X53Y61         FDRE (Hold_fdre_C_D)         0.092    -0.245    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[20]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[238]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[238]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.542%)  route 0.181ns (52.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.563    -0.601    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/clk
    SLICE_X50Y88         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[238]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[238]/Q
                         net (fo=1, routed)           0.181    -0.256    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/Q[238]
    SLICE_X52Y88         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[238]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.832    -0.841    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/clk
    SLICE_X52Y88         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[238]/C
                         clock pessimism              0.504    -0.337    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.047    -0.290    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[238]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[462]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[462]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.098%)  route 0.208ns (55.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.561    -0.603    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[462]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[462]/Q
                         net (fo=1, routed)           0.208    -0.231    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/Q[462]
    SLICE_X53Y87         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[462]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.830    -0.843    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/clk
    SLICE_X53Y87         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[462]/C
                         clock pessimism              0.504    -0.339    
    SLICE_X53Y87         FDRE (Hold_fdre_C_D)         0.070    -0.269    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[462]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[155]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.540%)  route 0.225ns (61.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.559    -0.605    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/clk
    SLICE_X51Y146        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[155]/Q
                         net (fo=1, routed)           0.225    -0.239    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/Q[155]
    SLICE_X56Y146        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.829    -0.844    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/clk
    SLICE_X56Y146        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[155]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X56Y146        FDRE (Hold_fdre_C_D)         0.063    -0.277    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[155]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/io_top_0/inst/cache_write_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/addr_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.189ns (43.027%)  route 0.250ns (56.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.553    -0.611    design_1_i/io_top_0/inst/clk
    SLICE_X51Y132        FDRE                                         r  design_1_i/io_top_0/inst/cache_write_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  design_1_i/io_top_0/inst/cache_write_addr_reg[22]/Q
                         net (fo=2, routed)           0.250    -0.220    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/io_addr[22]
    SLICE_X58Y132        LUT3 (Prop_lut3_I0_O)        0.048    -0.172 r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/addr_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/addr_reg[22]_i_1_n_0
    SLICE_X58Y132        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/addr_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.822    -0.850    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/clk
    SLICE_X58Y132        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/addr_reg_reg[22]/C
                         clock pessimism              0.504    -0.346    
    SLICE_X58Y132        FDRE (Hold_fdre_C_D)         0.131    -0.215    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/addr_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.139%)  route 0.239ns (62.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.547    -0.617    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/clk
    SLICE_X51Y126        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[100]/Q
                         net (fo=1, routed)           0.239    -0.238    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/Q[100]
    SLICE_X57Y126        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.814    -0.859    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/clk
    SLICE_X57Y126        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[100]/C
                         clock pessimism              0.504    -0.355    
    SLICE_X57Y126        FDRE (Hold_fdre_C_D)         0.070    -0.285    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[100]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[342]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.483%)  route 0.245ns (63.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.564    -0.600    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X53Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[90]/Q
                         net (fo=4, routed)           0.245    -0.214    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/D[86]
    SLICE_X47Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[342]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.837    -0.836    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/clk
    SLICE_X47Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[342]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X47Y93         FDRE (Hold_fdre_C_D)         0.070    -0.262    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[342]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.118%)  route 0.249ns (63.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.566    -0.598    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/clk
    SLICE_X49Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_miss_handler_unit/dout_reg[78]/Q
                         net (fo=1, routed)           0.249    -0.208    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/Q[78]
    SLICE_X52Y97         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.835    -0.838    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/clk
    SLICE_X52Y97         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[78]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.070    -0.264    design_1_i/cache_v_7_0_0/inst/cache_controller_2wa_1/inst/cache_controller_unit/rline_reg_reg[78]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.234 }
Period(ns):         12.468
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         12.468      9.105      RAMB36_X1Y34     design_1_i/io_top_0/inst/i_output_buf/output_ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         12.468      9.105      RAMB36_X2Y7      design_1_i/io_top_0/inst/i_output_buf/output_ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         12.468      9.105      RAMB36_X2Y10     design_1_i/io_top_0/inst/i_output_buf/output_ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         12.468      9.105      RAMB36_X3Y11     design_1_i/io_top_0/inst/i_output_buf/output_ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         12.468      9.105      RAMB36_X0Y6      design_1_i/io_top_0/inst/i_output_buf/output_ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         12.468      9.105      RAMB36_X2Y6      design_1_i/io_top_0/inst/i_output_buf/output_ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         12.468      9.105      RAMB36_X1Y10     design_1_i/io_top_0/inst/i_output_buf/output_ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         12.468      9.105      RAMB36_X3Y29     design_1_i/io_top_0/inst/i_output_buf/output_ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         12.468      9.105      RAMB36_X1Y35     design_1_i/io_top_0/inst/i_output_buf/output_ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         12.468      9.105      RAMB36_X2Y8      design_1_i/io_top_0/inst/i_output_buf/output_ram_reg_1_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.468      200.892    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y100    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y100    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y100    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y100    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y100    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y100    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y100    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y100    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y101    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y101    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y98     design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y98     design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y98     design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y98     design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y98     design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y98     design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y98     design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y98     design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y100    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.234       4.984      SLICE_X50Y100    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out2_design_1_clk_wiz_0_0 rise@18.701ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        12.041ns  (logic 5.212ns (43.286%)  route 6.829ns (56.714%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 17.202 - 18.701 ) 
    Source Clock Delay      (SCD):    -0.803ns = ( 5.431 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.737     5.431    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/clk
    DSP48_X0Y22          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/P[21]
                         net (fo=1, routed)           1.527     7.392    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_0_in__0[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[1])
                                                      2.057     9.449 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long/P[1]
                         net (fo=1, routed)           1.292    10.741    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long__0[1]
    SLICE_X12Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5/O
                         net (fo=1, routed)           0.000    10.865    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.398 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.515    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.632    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.749 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.749    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.866 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.983 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.983    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.306 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[23]_i_2/O[1]
                         net (fo=34, routed)          0.698    13.004    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_2_in
    SLICE_X28Y59         LUT6 (Prop_lut6_I3_O)        0.306    13.310 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3/O
                         net (fo=8, routed)           0.485    13.795    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.919 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[28]_i_2/O
                         net (fo=3, routed)           0.979    14.898    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_pre__15[5]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.152    15.050 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3/O
                         net (fo=1, routed)           0.354    15.404    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3_n_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.326    15.730 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_2__2/O
                         net (fo=10, routed)          0.702    16.432    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_unshifted_reg_reg[0]_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.556 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[22]_i_3__2/O
                         net (fo=23, routed)          0.791    17.347    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res1__0
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124    17.471 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[10]_i_1__2/O
                         net (fo=1, routed)           0.000    17.471    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res[10]
    SLICE_X28Y54         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     18.701    18.701 f  
    E3                                                0.000    18.701 f  sys_clock (IN)
                         net (fo=0)                   0.000    18.701    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.113 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.274    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324    13.951 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639    15.590    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.681 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.521    17.202    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/clk
    SLICE_X28Y54         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[10]/C
                         clock pessimism              0.559    17.762    
                         clock uncertainty           -0.077    17.684    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.029    17.713    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.713    
                         arrival time                         -17.471    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out2_design_1_clk_wiz_0_0 rise@18.701ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        12.029ns  (logic 5.212ns (43.328%)  route 6.817ns (56.672%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 17.202 - 18.701 ) 
    Source Clock Delay      (SCD):    -0.803ns = ( 5.431 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.737     5.431    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/clk
    DSP48_X0Y22          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/P[21]
                         net (fo=1, routed)           1.527     7.392    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_0_in__0[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[1])
                                                      2.057     9.449 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long/P[1]
                         net (fo=1, routed)           1.292    10.741    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long__0[1]
    SLICE_X12Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5/O
                         net (fo=1, routed)           0.000    10.865    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.398 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.515    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.632    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.749 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.749    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.866 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.983 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.983    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.306 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[23]_i_2/O[1]
                         net (fo=34, routed)          0.698    13.004    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_2_in
    SLICE_X28Y59         LUT6 (Prop_lut6_I3_O)        0.306    13.310 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3/O
                         net (fo=8, routed)           0.485    13.795    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.919 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[28]_i_2/O
                         net (fo=3, routed)           0.979    14.898    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_pre__15[5]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.152    15.050 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3/O
                         net (fo=1, routed)           0.354    15.404    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3_n_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.326    15.730 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_2__2/O
                         net (fo=10, routed)          0.702    16.432    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_unshifted_reg_reg[0]_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.556 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[22]_i_3__2/O
                         net (fo=23, routed)          0.780    17.336    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res1__0
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.124    17.460 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[12]_i_1__2/O
                         net (fo=1, routed)           0.000    17.460    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res[12]
    SLICE_X28Y54         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     18.701    18.701 f  
    E3                                                0.000    18.701 f  sys_clock (IN)
                         net (fo=0)                   0.000    18.701    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.113 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.274    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324    13.951 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639    15.590    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.681 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.521    17.202    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/clk
    SLICE_X28Y54         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[12]/C
                         clock pessimism              0.559    17.762    
                         clock uncertainty           -0.077    17.684    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.031    17.715    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         17.715    
                         arrival time                         -17.460    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out2_design_1_clk_wiz_0_0 rise@18.701ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        12.067ns  (logic 5.238ns (43.409%)  route 6.829ns (56.591%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 17.202 - 18.701 ) 
    Source Clock Delay      (SCD):    -0.803ns = ( 5.431 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.737     5.431    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/clk
    DSP48_X0Y22          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/P[21]
                         net (fo=1, routed)           1.527     7.392    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_0_in__0[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[1])
                                                      2.057     9.449 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long/P[1]
                         net (fo=1, routed)           1.292    10.741    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long__0[1]
    SLICE_X12Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5/O
                         net (fo=1, routed)           0.000    10.865    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.398 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.515    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.632    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.749 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.749    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.866 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.983 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.983    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.306 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[23]_i_2/O[1]
                         net (fo=34, routed)          0.698    13.004    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_2_in
    SLICE_X28Y59         LUT6 (Prop_lut6_I3_O)        0.306    13.310 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3/O
                         net (fo=8, routed)           0.485    13.795    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.919 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[28]_i_2/O
                         net (fo=3, routed)           0.979    14.898    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_pre__15[5]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.152    15.050 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3/O
                         net (fo=1, routed)           0.354    15.404    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3_n_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.326    15.730 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_2__2/O
                         net (fo=10, routed)          0.702    16.432    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_unshifted_reg_reg[0]_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.556 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[22]_i_3__2/O
                         net (fo=23, routed)          0.791    17.347    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res1__0
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.150    17.497 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[11]_i_1__2/O
                         net (fo=1, routed)           0.000    17.497    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res[11]
    SLICE_X28Y54         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     18.701    18.701 f  
    E3                                                0.000    18.701 f  sys_clock (IN)
                         net (fo=0)                   0.000    18.701    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.113 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.274    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324    13.951 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639    15.590    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.681 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.521    17.202    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/clk
    SLICE_X28Y54         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[11]/C
                         clock pessimism              0.559    17.762    
                         clock uncertainty           -0.077    17.684    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.075    17.759    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         17.759    
                         arrival time                         -17.497    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out2_design_1_clk_wiz_0_0 rise@18.701ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        12.055ns  (logic 5.238ns (43.450%)  route 6.817ns (56.550%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 17.202 - 18.701 ) 
    Source Clock Delay      (SCD):    -0.803ns = ( 5.431 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.737     5.431    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/clk
    DSP48_X0Y22          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/P[21]
                         net (fo=1, routed)           1.527     7.392    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_0_in__0[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[1])
                                                      2.057     9.449 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long/P[1]
                         net (fo=1, routed)           1.292    10.741    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long__0[1]
    SLICE_X12Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5/O
                         net (fo=1, routed)           0.000    10.865    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.398 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.515    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.632    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.749 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.749    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.866 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.983 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.983    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.306 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[23]_i_2/O[1]
                         net (fo=34, routed)          0.698    13.004    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_2_in
    SLICE_X28Y59         LUT6 (Prop_lut6_I3_O)        0.306    13.310 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3/O
                         net (fo=8, routed)           0.485    13.795    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.919 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[28]_i_2/O
                         net (fo=3, routed)           0.979    14.898    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_pre__15[5]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.152    15.050 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3/O
                         net (fo=1, routed)           0.354    15.404    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3_n_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.326    15.730 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_2__2/O
                         net (fo=10, routed)          0.702    16.432    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_unshifted_reg_reg[0]_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.556 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[22]_i_3__2/O
                         net (fo=23, routed)          0.780    17.336    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res1__0
    SLICE_X28Y54         LUT4 (Prop_lut4_I2_O)        0.150    17.486 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[13]_i_1__2/O
                         net (fo=1, routed)           0.000    17.486    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res[13]
    SLICE_X28Y54         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     18.701    18.701 f  
    E3                                                0.000    18.701 f  sys_clock (IN)
                         net (fo=0)                   0.000    18.701    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.113 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.274    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324    13.951 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639    15.590    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.681 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.521    17.202    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/clk
    SLICE_X28Y54         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[13]/C
                         clock pessimism              0.559    17.762    
                         clock uncertainty           -0.077    17.684    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.075    17.759    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         17.759    
                         arrival time                         -17.486    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out2_design_1_clk_wiz_0_0 rise@18.701ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        11.937ns  (logic 5.212ns (43.662%)  route 6.725ns (56.338%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 17.202 - 18.701 ) 
    Source Clock Delay      (SCD):    -0.803ns = ( 5.431 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.737     5.431    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/clk
    DSP48_X0Y22          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/P[21]
                         net (fo=1, routed)           1.527     7.392    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_0_in__0[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[1])
                                                      2.057     9.449 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long/P[1]
                         net (fo=1, routed)           1.292    10.741    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long__0[1]
    SLICE_X12Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5/O
                         net (fo=1, routed)           0.000    10.865    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.398 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.515    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.632    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.749 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.749    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.866 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.983 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.983    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.306 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[23]_i_2/O[1]
                         net (fo=34, routed)          0.698    13.004    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_2_in
    SLICE_X28Y59         LUT6 (Prop_lut6_I3_O)        0.306    13.310 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3/O
                         net (fo=8, routed)           0.485    13.795    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.919 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[28]_i_2/O
                         net (fo=3, routed)           0.979    14.898    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_pre__15[5]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.152    15.050 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3/O
                         net (fo=1, routed)           0.354    15.404    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3_n_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.326    15.730 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_2__2/O
                         net (fo=10, routed)          0.702    16.432    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_unshifted_reg_reg[0]_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.556 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[22]_i_3__2/O
                         net (fo=23, routed)          0.688    17.244    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res1__0
    SLICE_X28Y55         LUT4 (Prop_lut4_I2_O)        0.124    17.368 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[18]_i_1__2/O
                         net (fo=1, routed)           0.000    17.368    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res[18]
    SLICE_X28Y55         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     18.701    18.701 f  
    E3                                                0.000    18.701 f  sys_clock (IN)
                         net (fo=0)                   0.000    18.701    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.113 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.274    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324    13.951 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639    15.590    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.681 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.521    17.202    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/clk
    SLICE_X28Y55         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[18]/C
                         clock pessimism              0.559    17.762    
                         clock uncertainty           -0.077    17.684    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)        0.031    17.715    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         17.715    
                         arrival time                         -17.368    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out2_design_1_clk_wiz_0_0 rise@18.701ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        11.932ns  (logic 5.212ns (43.679%)  route 6.720ns (56.321%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 17.202 - 18.701 ) 
    Source Clock Delay      (SCD):    -0.803ns = ( 5.431 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.737     5.431    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/clk
    DSP48_X0Y22          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/P[21]
                         net (fo=1, routed)           1.527     7.392    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_0_in__0[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[1])
                                                      2.057     9.449 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long/P[1]
                         net (fo=1, routed)           1.292    10.741    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long__0[1]
    SLICE_X12Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5/O
                         net (fo=1, routed)           0.000    10.865    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.398 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.515    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.632    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.749 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.749    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.866 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.983 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.983    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.306 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[23]_i_2/O[1]
                         net (fo=34, routed)          0.698    13.004    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_2_in
    SLICE_X28Y59         LUT6 (Prop_lut6_I3_O)        0.306    13.310 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3/O
                         net (fo=8, routed)           0.485    13.795    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.919 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[28]_i_2/O
                         net (fo=3, routed)           0.979    14.898    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_pre__15[5]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.152    15.050 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3/O
                         net (fo=1, routed)           0.354    15.404    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3_n_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.326    15.730 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_2__2/O
                         net (fo=10, routed)          0.702    16.432    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_unshifted_reg_reg[0]_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.556 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[22]_i_3__2/O
                         net (fo=23, routed)          0.683    17.239    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res1__0
    SLICE_X28Y55         LUT4 (Prop_lut4_I2_O)        0.124    17.363 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[8]_i_1__2/O
                         net (fo=1, routed)           0.000    17.363    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res[8]
    SLICE_X28Y55         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     18.701    18.701 f  
    E3                                                0.000    18.701 f  sys_clock (IN)
                         net (fo=0)                   0.000    18.701    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.113 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.274    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324    13.951 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639    15.590    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.681 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.521    17.202    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/clk
    SLICE_X28Y55         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[8]/C
                         clock pessimism              0.559    17.762    
                         clock uncertainty           -0.077    17.684    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)        0.032    17.716    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.716    
                         arrival time                         -17.363    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out2_design_1_clk_wiz_0_0 rise@18.701ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        11.901ns  (logic 5.212ns (43.796%)  route 6.689ns (56.204%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 17.202 - 18.701 ) 
    Source Clock Delay      (SCD):    -0.803ns = ( 5.431 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.737     5.431    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/clk
    DSP48_X0Y22          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/P[21]
                         net (fo=1, routed)           1.527     7.392    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_0_in__0[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[1])
                                                      2.057     9.449 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long/P[1]
                         net (fo=1, routed)           1.292    10.741    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long__0[1]
    SLICE_X12Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5/O
                         net (fo=1, routed)           0.000    10.865    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.398 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.515    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.632    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.749 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.749    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.866 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.983 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.983    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.306 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[23]_i_2/O[1]
                         net (fo=34, routed)          0.698    13.004    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_2_in
    SLICE_X28Y59         LUT6 (Prop_lut6_I3_O)        0.306    13.310 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3/O
                         net (fo=8, routed)           0.485    13.795    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.919 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[28]_i_2/O
                         net (fo=3, routed)           0.979    14.898    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_pre__15[5]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.152    15.050 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3/O
                         net (fo=1, routed)           0.354    15.404    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3_n_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.326    15.730 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_2__2/O
                         net (fo=10, routed)          0.702    16.432    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_unshifted_reg_reg[0]_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.556 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[22]_i_3__2/O
                         net (fo=23, routed)          0.651    17.207    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res1__0
    SLICE_X28Y55         LUT4 (Prop_lut4_I2_O)        0.124    17.331 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[14]_i_1__2/O
                         net (fo=1, routed)           0.000    17.331    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res[14]
    SLICE_X28Y55         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     18.701    18.701 f  
    E3                                                0.000    18.701 f  sys_clock (IN)
                         net (fo=0)                   0.000    18.701    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.113 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.274    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324    13.951 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639    15.590    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.681 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.521    17.202    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/clk
    SLICE_X28Y55         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[14]/C
                         clock pessimism              0.559    17.762    
                         clock uncertainty           -0.077    17.684    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)        0.029    17.713    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         17.713    
                         arrival time                         -17.331    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out2_design_1_clk_wiz_0_0 rise@18.701ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        11.897ns  (logic 5.212ns (43.809%)  route 6.685ns (56.191%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 17.202 - 18.701 ) 
    Source Clock Delay      (SCD):    -0.803ns = ( 5.431 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.737     5.431    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/clk
    DSP48_X0Y22          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/P[21]
                         net (fo=1, routed)           1.527     7.392    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_0_in__0[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[1])
                                                      2.057     9.449 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long/P[1]
                         net (fo=1, routed)           1.292    10.741    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long__0[1]
    SLICE_X12Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5/O
                         net (fo=1, routed)           0.000    10.865    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.398 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.515    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.632    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.749 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.749    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.866 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.983 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.983    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.306 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[23]_i_2/O[1]
                         net (fo=34, routed)          0.698    13.004    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_2_in
    SLICE_X28Y59         LUT6 (Prop_lut6_I3_O)        0.306    13.310 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3/O
                         net (fo=8, routed)           0.485    13.795    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.919 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[28]_i_2/O
                         net (fo=3, routed)           0.979    14.898    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_pre__15[5]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.152    15.050 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3/O
                         net (fo=1, routed)           0.354    15.404    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3_n_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.326    15.730 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_2__2/O
                         net (fo=10, routed)          0.702    16.432    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_unshifted_reg_reg[0]_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.556 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[22]_i_3__2/O
                         net (fo=23, routed)          0.648    17.204    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res1__0
    SLICE_X28Y56         LUT4 (Prop_lut4_I2_O)        0.124    17.328 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[20]_i_1__2/O
                         net (fo=1, routed)           0.000    17.328    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res[20]
    SLICE_X28Y56         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     18.701    18.701 f  
    E3                                                0.000    18.701 f  sys_clock (IN)
                         net (fo=0)                   0.000    18.701    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.113 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.274    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324    13.951 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639    15.590    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.681 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.521    17.202    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/clk
    SLICE_X28Y56         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[20]/C
                         clock pessimism              0.559    17.762    
                         clock uncertainty           -0.077    17.684    
    SLICE_X28Y56         FDRE (Setup_fdre_C_D)        0.029    17.713    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         17.713    
                         arrival time                         -17.328    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out2_design_1_clk_wiz_0_0 rise@18.701ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        11.889ns  (logic 5.212ns (43.837%)  route 6.677ns (56.163%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 17.202 - 18.701 ) 
    Source Clock Delay      (SCD):    -0.803ns = ( 5.431 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.737     5.431    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/clk
    DSP48_X0Y22          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/P[21]
                         net (fo=1, routed)           1.527     7.392    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_0_in__0[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[1])
                                                      2.057     9.449 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long/P[1]
                         net (fo=1, routed)           1.292    10.741    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long__0[1]
    SLICE_X12Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5/O
                         net (fo=1, routed)           0.000    10.865    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.398 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.515    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.632    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.749 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.749    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.866 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.983 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.983    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.306 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[23]_i_2/O[1]
                         net (fo=34, routed)          0.698    13.004    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_2_in
    SLICE_X28Y59         LUT6 (Prop_lut6_I3_O)        0.306    13.310 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3/O
                         net (fo=8, routed)           0.485    13.795    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.919 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[28]_i_2/O
                         net (fo=3, routed)           0.979    14.898    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_pre__15[5]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.152    15.050 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3/O
                         net (fo=1, routed)           0.354    15.404    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3_n_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.326    15.730 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_2__2/O
                         net (fo=10, routed)          0.702    16.432    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_unshifted_reg_reg[0]_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.556 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[22]_i_3__2/O
                         net (fo=23, routed)          0.640    17.196    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res1__0
    SLICE_X28Y55         LUT4 (Prop_lut4_I2_O)        0.124    17.320 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[16]_i_1__2/O
                         net (fo=1, routed)           0.000    17.320    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res[16]
    SLICE_X28Y55         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     18.701    18.701 f  
    E3                                                0.000    18.701 f  sys_clock (IN)
                         net (fo=0)                   0.000    18.701    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.113 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.274    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324    13.951 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639    15.590    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.681 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.521    17.202    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/clk
    SLICE_X28Y55         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[16]/C
                         clock pessimism              0.559    17.762    
                         clock uncertainty           -0.077    17.684    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)        0.031    17.715    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         17.715    
                         arrival time                         -17.320    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out2_design_1_clk_wiz_0_0 rise@18.701ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        11.933ns  (logic 5.208ns (43.643%)  route 6.725ns (56.357%))
  Logic Levels:           15  (CARRY4=7 DSP48E1=1 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 17.202 - 18.701 ) 
    Source Clock Delay      (SCD):    -0.803ns = ( 5.431 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.737     5.431    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/clk
    DSP48_X0Y22          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      0.434     5.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/P[21]
                         net (fo=1, routed)           1.527     7.392    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_0_in__0[10]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[1])
                                                      2.057     9.449 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long/P[1]
                         net (fo=1, routed)           1.292    10.741    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res_long__0[1]
    SLICE_X12Y57         LUT2 (Prop_lut2_I1_O)        0.124    10.865 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5/O
                         net (fo=1, routed)           0.000    10.865    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[2]_i_5_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.398 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.398    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[2]_i_2_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.515 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.515    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[6]_i_2_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.632 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.632    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[10]_i_2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.749 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.749    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[14]_i_2_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.866 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.866    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[18]_i_2_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.983 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.983    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[22]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.306 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg_reg[23]_i_2/O[1]
                         net (fo=34, routed)          0.698    13.004    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/p_2_in
    SLICE_X28Y59         LUT6 (Prop_lut6_I3_O)        0.306    13.310 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3/O
                         net (fo=8, routed)           0.485    13.795    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[24]_i_3_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I2_O)        0.124    13.919 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[28]_i_2/O
                         net (fo=3, routed)           0.979    14.898    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_pre__15[5]
    SLICE_X29Y57         LUT4 (Prop_lut4_I2_O)        0.152    15.050 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3/O
                         net (fo=1, routed)           0.354    15.404    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_3_n_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I0_O)        0.326    15.730 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[31]_i_2__2/O
                         net (fo=10, routed)          0.702    16.432    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/e_res_unshifted_reg_reg[0]_0
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.124    16.556 f  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[22]_i_3__2/O
                         net (fo=23, routed)          0.688    17.244    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/m_res1__0
    SLICE_X28Y55         LUT4 (Prop_lut4_I2_O)        0.120    17.364 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/fmul_res_reg[19]_i_1__2/O
                         net (fo=1, routed)           0.000    17.364    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res[19]
    SLICE_X28Y55         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     18.701    18.701 f  
    E3                                                0.000    18.701 f  sys_clock (IN)
                         net (fo=0)                   0.000    18.701    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    20.113 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.274    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324    13.951 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639    15.590    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.681 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.521    17.202    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/clk
    SLICE_X28Y55         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[19]/C
                         clock pessimism              0.559    17.762    
                         clock uncertainty           -0.077    17.684    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)        0.075    17.759    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmul_res_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         17.759    
                         arrival time                         -17.364    
  -------------------------------------------------------------------
                         slack                                  0.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/ms_packed_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.484ns  (logic 0.251ns (51.806%)  route 0.233ns (48.194%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 5.467 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 5.636 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.567     5.636    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/clk
    SLICE_X59Y50         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/ms_packed_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     5.777 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/ms_packed_reg_reg[2]/Q
                         net (fo=1, routed)           0.233     6.011    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/ms_packed_reg[2]
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.056 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     6.056    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg[3]_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     6.121 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.121    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add[2]
    SLICE_X58Y45         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.907     5.467    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/clk
    SLICE_X58Y45         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg_reg[2]/C
                         clock pessimism              0.504     5.971    
    SLICE_X58Y45         FDRE (Hold_fdre_C_D)         0.134     6.105    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.105    
                         arrival time                           6.121    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.708%)  route 0.214ns (60.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 5.459 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 5.696 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.626     5.696    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/clk
    SLICE_X55Y14         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     5.837 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0][1]/Q
                         net (fo=4, routed)           0.214     6.051    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0]_7[1]
    SLICE_X51Y15         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.899     5.459    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/clk
    SLICE_X51Y15         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][1]/C
                         clock pessimism              0.501     5.960    
    SLICE_X51Y15         FDRE (Hold_fdre_C_D)         0.066     6.026    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -6.026    
                         arrival time                           6.051    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/ms_packed_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.497ns  (logic 0.279ns (56.080%)  route 0.218ns (43.920%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 5.467 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 5.636 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.567     5.636    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/clk
    SLICE_X60Y51         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/ms_packed_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.164     5.800 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/ms_packed_reg_reg[0]/Q
                         net (fo=1, routed)           0.218     6.019    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/ms_packed_reg[0]
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     6.134 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.134    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add[0]
    SLICE_X58Y45         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.907     5.467    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/clk
    SLICE_X58Y45         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg_reg[0]/C
                         clock pessimism              0.504     5.971    
    SLICE_X58Y45         FDRE (Hold_fdre_C_D)         0.134     6.105    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.105    
                         arrival time                           6.134    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[2][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.423%)  route 0.226ns (61.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns = ( 5.457 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 5.697 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.627     5.697    design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/clk
    SLICE_X49Y33         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     5.838 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[1][22]/Q
                         net (fo=2, routed)           0.226     6.064    design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[1]_21[22]
    SLICE_X52Y33         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.897     5.457    design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/clk
    SLICE_X52Y33         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[2][22]/C
                         clock pessimism              0.501     5.958    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.072     6.030    design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[2][22]
  -------------------------------------------------------------------
                         required time                         -6.030    
                         arrival time                           6.064    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.011%)  route 0.184ns (58.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 5.458 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 5.695 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.625     5.695    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/clk
    SLICE_X55Y16         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.128     5.823 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0][20]/Q
                         net (fo=5, routed)           0.184     6.007    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0]_7[20]
    SLICE_X50Y16         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.898     5.458    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/clk
    SLICE_X50Y16         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][20]/C
                         clock pessimism              0.501     5.959    
    SLICE_X50Y16         FDRE (Hold_fdre_C_D)         0.006     5.965    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -5.965    
                         arrival time                           6.007    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.422%)  route 0.226ns (61.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 5.459 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 5.695 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.625     5.695    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/clk
    SLICE_X55Y16         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141     5.836 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0][15]/Q
                         net (fo=4, routed)           0.226     6.062    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0]_7[15]
    SLICE_X50Y15         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.899     5.459    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/clk
    SLICE_X50Y15         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][15]/C
                         clock pessimism              0.501     5.960    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.059     6.019    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][15]
  -------------------------------------------------------------------
                         required time                         -6.019    
                         arrival time                           6.062    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.745%)  route 0.186ns (59.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 5.459 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.538ns = ( 5.696 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.626     5.696    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/clk
    SLICE_X55Y14         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.128     5.824 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0][8]/Q
                         net (fo=4, routed)           0.186     6.010    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[0]_7[8]
    SLICE_X50Y15         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.899     5.459    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/clk
    SLICE_X50Y15         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][8]/C
                         clock pessimism              0.501     5.960    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.000     5.960    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fadd/m_abs_reg_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -5.960    
                         arrival time                           6.010    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.650%)  route 0.255ns (64.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 5.455 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.539ns = ( 5.695 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.625     5.695    design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/clk
    SLICE_X47Y31         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     5.836 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[1][15]/Q
                         net (fo=2, routed)           0.255     6.091    design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[1]_21[15]
    SLICE_X54Y31         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.895     5.455    design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/clk
    SLICE_X54Y31         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[2][15]/C
                         clock pessimism              0.501     5.956    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.084     6.040    design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/mx_reg_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -6.040    
                         arrival time                           6.091    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/ms_packed_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.520ns  (logic 0.287ns (55.139%)  route 0.233ns (44.861%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 5.467 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 5.636 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.567     5.636    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/clk
    SLICE_X59Y50         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/ms_packed_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     5.777 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/ms_packed_reg_reg[2]/Q
                         net (fo=1, routed)           0.233     6.011    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/ms_packed_reg[2]
    SLICE_X58Y45         LUT2 (Prop_lut2_I1_O)        0.045     6.056 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg[3]_i_4/O
                         net (fo=1, routed)           0.000     6.056    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg[3]_i_4_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     6.157 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.157    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add[3]
    SLICE_X58Y45         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.907     5.467    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/clk
    SLICE_X58Y45         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg_reg[3]/C
                         clock pessimism              0.504     5.971    
    SLICE_X58Y45         FDRE (Hold_fdre_C_D)         0.134     6.105    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fadd/m_add_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.105    
                         arrival time                           6.157    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fadd/ms_packed_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fadd/m_add_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.494ns  (logic 0.252ns (51.026%)  route 0.242ns (48.974%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 5.470 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( 5.638 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.569     5.638    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fadd/clk
    SLICE_X71Y50         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fadd/ms_packed_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDRE (Prop_fdre_C_Q)         0.141     5.779 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fadd/ms_packed_reg_reg[6]/Q
                         net (fo=1, routed)           0.242     6.021    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fadd/ms_packed_reg[6]
    SLICE_X68Y46         LUT3 (Prop_lut3_I0_O)        0.045     6.066 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fadd/m_add_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     6.066    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fadd/m_add_reg[7]_i_3_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     6.132 r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fadd/m_add_reg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.132    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fadd/m_add[6]
    SLICE_X68Y46         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fadd/m_add_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.910     5.470    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fadd/clk
    SLICE_X68Y46         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fadd/m_add_reg_reg[6]/C
                         clock pessimism              0.504     5.974    
    SLICE_X68Y46         FDRE (Hold_fdre_C_D)         0.105     6.079    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fadd/m_add_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.079    
                         arrival time                           6.132    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 6.234 12.468 }
Period(ns):         12.468
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK          n/a            3.687         12.468      8.781      DSP48_X1Y18      design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/fdiv_finv/finv_fmul/hxly_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK          n/a            3.687         12.468      8.781      DSP48_X0Y22      design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK          n/a            3.687         12.468      8.781      DSP48_X1Y22      design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fmul/hxly_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK          n/a            3.687         12.468      8.781      DSP48_X0Y24      design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmsub_pipe/u0/u0/fmadd_fmul/hylx_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK          n/a            3.687         12.468      8.781      DSP48_X0Y20      design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK          n/a            3.687         12.468      8.781      DSP48_X0Y25      design_1_i/fpu_long_wrapper_0/inst/u0/u_fmsub_pipe/u0/fmadd_fmul/hylx_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK          n/a            3.687         12.468      8.781      DSP48_X1Y12      design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/fdiv_fmul/hxly_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK          n/a            3.687         12.468      8.781      DSP48_X1Y15      design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/fdiv_fmul/hylx_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK          n/a            3.687         12.468      8.781      DSP48_X1Y19      design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hxly_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK          n/a            3.687         12.468      8.781      DSP48_X0Y21      design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360       12.468      200.892    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X46Y42     design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/genblk2[1].e_actual_reg_reg[2][1]_srl3___inst_u0_genblk1_r/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X46Y42     design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/genblk2[1].e_actual_reg_reg[2][2]_srl3___inst_u0_genblk1_r/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X46Y42     design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/genblk2[1].e_actual_reg_reg[2][3]_srl3___inst_u0_genblk1_r/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X46Y42     design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/genblk2[1].e_actual_reg_reg[2][4]_srl3___inst_u0_genblk1_r/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X46Y42     design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/genblk2[1].e_actual_reg_reg[2][5]_srl3___inst_u0_genblk1_r/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X46Y42     design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/genblk2[1].e_actual_reg_reg[2][6]_srl3___inst_u0_genblk1_r/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X46Y42     design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/genblk2[1].e_actual_reg_reg[2][7]_srl3___inst_u0_genblk1_r/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X46Y42     design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/genblk2[1].e_actual_reg_reg[2][8]_srl3___inst_u0_genblk1_r/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X46Y39     design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/genblk2[1].sx_reg_reg[2]_srl2___inst_u0_valid_reg_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X50Y39     design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/genblk1[1].ex_reg_reg[2][1]_srl2___inst_u0_valid_reg_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X50Y39     design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/genblk1[1].ex_reg_reg[2][1]_srl2___inst_u0_valid_reg_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X50Y39     design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/genblk1[1].ex_reg_reg[2][2]_srl2___inst_u0_valid_reg_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X50Y39     design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/genblk1[1].ex_reg_reg[2][3]_srl2___inst_u0_valid_reg_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X50Y39     design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/genblk1[1].ex_reg_reg[2][4]_srl2___inst_u0_valid_reg_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X50Y39     design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/genblk1[1].ex_reg_reg[2][5]_srl2___inst_u0_valid_reg_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X50Y39     design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/genblk1[1].ex_reg_reg[2][6]_srl2___inst_u0_valid_reg_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X50Y39     design_1_i/fpu_long_wrapper_0/inst/u0/u_fdiv_pipe/genblk1[1].ex_reg_reg[2][7]_srl2___inst_u0_valid_reg_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X46Y42     design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/genblk2[1].e_actual_reg_reg[2][1]_srl3___inst_u0_genblk1_r/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X46Y42     design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/genblk2[1].e_actual_reg_reg[2][2]_srl3___inst_u0_genblk1_r/CLK
High Pulse Width  Slow    SRL16E/CLK           n/a            0.980         6.234       5.254      SLICE_X46Y42     design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/genblk2[1].e_actual_reg_reg[2][3]_srl3___inst_u0_genblk1_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  clk_out200m_cache_v_2_clk_wiz_1_1_1

Setup :            0  Failing Endpoints,  Worst Slack       16.906ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.906ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out200m_cache_v_2_clk_wiz_1_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.047ns  (logic 0.456ns (14.964%)  route 2.591ns (85.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100                                     0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X75Y100        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=28, routed)          2.591     3.047    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X34Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X34Y122        FDRE (Setup_fdre_C_D)       -0.047    19.953    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 16.906    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        8.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       46.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 3.867ns (50.664%)  route 3.766ns (49.336%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns = ( 5.792 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.766     8.303    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    R8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    10.899 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.899    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    11.714 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y52         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    18.715    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.366 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.426    20.792    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y52         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.919    
                         clock uncertainty           -0.170    20.748    
    ILOGIC_X1Y52         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.583    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.583    
                         arrival time                         -11.714    
  -------------------------------------------------------------------
                         slack                                  8.869    

Slack (MET) :             9.014ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 3.867ns (51.654%)  route 3.619ns (48.346%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 5.791 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.619     8.157    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    U6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    10.753 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.753    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    11.568 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.568    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y55         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    18.715    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.366 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    20.791    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y55         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.918    
                         clock uncertainty           -0.170    20.747    
    ILOGIC_X1Y55         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.582    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.582    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                  9.014    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 3.867ns (51.674%)  route 3.616ns (48.326%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 5.791 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.616     8.154    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    R7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    10.750 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.750    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    11.565 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.565    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y54         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    18.715    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.366 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    20.791    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y54         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.918    
                         clock uncertainty           -0.170    20.747    
    ILOGIC_X1Y54         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.582    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.582    
                         arrival time                         -11.565    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.177ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 3.867ns (52.799%)  route 3.457ns (47.201%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns = ( 5.791 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.457     7.994    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    U7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    10.590 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.590    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    11.405 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.405    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y56         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    18.715    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.366 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    20.791    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.918    
                         clock uncertainty           -0.170    20.747    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.582    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.582    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  9.177    

Slack (MET) :             9.531ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 3.867ns (55.450%)  route 3.107ns (44.550%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 5.795 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.107     7.644    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    V7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    10.240 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.240    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    11.055 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.055    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y60         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    18.715    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.366 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    20.795    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y60         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.922    
                         clock uncertainty           -0.170    20.751    
    ILOGIC_X1Y60         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.586    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.586    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  9.531    

Slack (MET) :             9.532ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 3.867ns (55.474%)  route 3.104ns (44.526%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.293ns = ( 5.793 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          3.104     7.641    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    V6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    10.237 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.237    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    11.052 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    11.052    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y59         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    18.715    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.366 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.427    20.793    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y59         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.920    
                         clock uncertainty           -0.170    20.749    
    ILOGIC_X1Y59         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.584    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.584    
                         arrival time                         -11.052    
  -------------------------------------------------------------------
                         slack                                  9.532    

Slack (MET) :             9.693ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 3.867ns (56.772%)  route 2.944ns (43.228%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 5.795 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.944     7.482    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    R5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    10.078 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.078    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.893 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.893    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y61         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    18.715    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.366 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    20.795    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y61         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.922    
                         clock uncertainty           -0.170    20.751    
    ILOGIC_X1Y61         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.586    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.586    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                  9.693    

Slack (MET) :             9.701ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 3.867ns (56.831%)  route 2.937ns (43.169%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 5.795 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.937     7.475    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    R6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596    10.071 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    10.071    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.886 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.886    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y62         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.588    18.715    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.366 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    20.795    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y62         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.922    
                         clock uncertainty           -0.170    20.751    
    ILOGIC_X1Y62         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.586    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.586    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  9.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.110ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.431ns  (logic 1.068ns (43.926%)  route 1.363ns (56.074%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.363    62.842    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    R6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.526 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.526    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y62         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.769 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.769    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y62         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    16.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    17.704    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y62         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.432    
                         clock uncertainty            0.170    17.603    
    ILOGIC_X1Y62         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.659    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.659    
                         arrival time                          63.769    
  -------------------------------------------------------------------
                         slack                                 46.110    

Slack (MET) :             46.139ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.460ns  (logic 1.068ns (43.406%)  route 1.392ns (56.594%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.392    62.871    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    R5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.555 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.555    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.798 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.798    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y61         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    16.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    17.704    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y61         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.432    
                         clock uncertainty            0.170    17.603    
    ILOGIC_X1Y61         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.659    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.659    
                         arrival time                          63.798    
  -------------------------------------------------------------------
                         slack                                 46.139    

Slack (MET) :             46.198ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.519ns  (logic 1.068ns (42.400%)  route 1.451ns (57.600%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.451    62.929    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    V7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.613 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.613    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y60         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.856 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.856    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y60         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    16.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    17.704    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y60         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.432    
                         clock uncertainty            0.170    17.603    
    ILOGIC_X1Y60         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.659    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.659    
                         arrival time                          63.856    
  -------------------------------------------------------------------
                         slack                                 46.198    

Slack (MET) :             46.218ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.538ns  (logic 1.068ns (42.082%)  route 1.470ns (57.918%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.470    62.948    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    V6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.632 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.632    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y59         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.875 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.875    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y59         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    16.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    17.703    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y59         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.431    
                         clock uncertainty            0.170    17.602    
    ILOGIC_X1Y59         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.658    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.658    
                         arrival time                          63.875    
  -------------------------------------------------------------------
                         slack                                 46.218    

Slack (MET) :             46.387ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.705ns  (logic 1.068ns (39.482%)  route 1.637ns (60.518%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.637    63.116    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    U7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.800 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.800    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y56         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    64.043 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.043    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y56         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    16.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    17.701    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y56         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.429    
                         clock uncertainty            0.170    17.600    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.656    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.656    
                         arrival time                          64.043    
  -------------------------------------------------------------------
                         slack                                 46.387    

Slack (MET) :             46.445ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.763ns  (logic 1.068ns (38.648%)  route 1.695ns (61.352%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.695    63.174    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    U6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.858 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.858    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y55         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    64.101 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.101    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y55         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    16.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    17.701    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y55         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.429    
                         clock uncertainty            0.170    17.600    
    ILOGIC_X1Y55         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.656    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.656    
                         arrival time                          64.101    
  -------------------------------------------------------------------
                         slack                                 46.445    

Slack (MET) :             46.463ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.782ns  (logic 1.068ns (38.384%)  route 1.714ns (61.616%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.714    63.193    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    R7                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.877 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.877    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y54         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    64.120 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.120    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y54         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    16.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    17.702    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y54         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.430    
                         clock uncertainty            0.170    17.601    
    ILOGIC_X1Y54         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.657    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.657    
                         arrival time                          64.120    
  -------------------------------------------------------------------
                         slack                                 46.463    

Slack (MET) :             46.531ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.850ns  (logic 1.068ns (37.478%)  route 1.782ns (62.522%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.782    63.260    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    R8                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.944 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.944    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y52         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    64.187 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    64.187    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y52         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.226    16.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/freq_refclk
    PHASER_IN_PHY_X1Y4   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.519 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    17.702    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y52         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.430    
                         clock uncertainty            0.170    17.601    
    ILOGIC_X1Y52         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.657    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.657    
                         arrival time                          64.187    
  -------------------------------------------------------------------
                         slack                                 46.531    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1

Setup :            0  Failing Endpoints,  Worst Slack       10.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       45.308ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.182ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 3.867ns (61.471%)  route 2.424ns (38.529%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 5.763 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.424     6.961    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.557 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.557    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.372 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.372    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y75         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    18.703    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.354 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    20.763    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y75         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.890    
                         clock uncertainty           -0.170    20.719    
    ILOGIC_X1Y75         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.554    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.554    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                 10.182    

Slack (MET) :             10.322ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        6.151ns  (logic 3.867ns (62.871%)  route 2.284ns (37.129%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 5.763 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.284     6.821    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.417 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.417    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.232 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.232    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    18.703    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.354 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    20.763    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y76         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.890    
                         clock uncertainty           -0.170    20.719    
    ILOGIC_X1Y76         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.554    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.554    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 10.322    

Slack (MET) :             10.471ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 3.867ns (64.441%)  route 2.134ns (35.559%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 5.762 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.134     6.671    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.267 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.267    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815    10.082 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    10.082    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    18.703    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.354 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    20.762    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y77         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.889    
                         clock uncertainty           -0.170    20.718    
    ILOGIC_X1Y77         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.553    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.553    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                 10.471    

Slack (MET) :             10.624ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 3.867ns (66.131%)  route 1.981ns (33.869%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 5.762 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.981     6.518    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     9.114 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     9.114    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.929 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.929    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    18.703    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.354 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    20.762    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y79         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.889    
                         clock uncertainty           -0.170    20.718    
    ILOGIC_X1Y79         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.553    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.553    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                 10.624    

Slack (MET) :             10.774ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 3.867ns (67.871%)  route 1.831ns (32.129%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 5.762 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.831     6.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.964 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.964    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.779 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.779    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    18.703    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.354 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    20.762    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y80         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.889    
                         clock uncertainty           -0.170    20.718    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.553    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.553    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                 10.774    

Slack (MET) :             11.235ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 3.867ns (73.813%)  route 1.372ns (26.187%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 5.764 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.372     5.909    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.505 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.505    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.320 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.320    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    18.703    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.354 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.410    20.764    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y83         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.891    
                         clock uncertainty           -0.170    20.720    
    ILOGIC_X1Y83         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.555    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.555    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                 11.235    

Slack (MET) :             11.406ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 3.867ns (76.268%)  route 1.203ns (23.732%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 5.766 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.203     5.741    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.337 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.337    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.152 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.152    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    18.703    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.354 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    20.766    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y84         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.893    
                         clock uncertainty           -0.170    20.722    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.557    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.557    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                 11.406    

Slack (MET) :             11.555ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall@16.500ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 3.867ns (78.592%)  route 1.053ns (21.408%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 5.766 - 1.500 ) 
    Source Clock Delay      (SCD):    4.081ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.719     4.081    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.456     4.537 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.053     5.591    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.187 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.187    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.002 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.002    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 fall edge)
                                                     16.500    16.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    18.183    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.489 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    16.412    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.503 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    18.044    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.127 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    18.703    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.650    20.354 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    20.766    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y85         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.127    20.893    
                         clock uncertainty           -0.170    20.722    
    ILOGIC_X1Y85         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    20.557    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         20.557    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                 11.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.308ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        1.615ns  (logic 1.068ns (66.115%)  route 0.547ns (33.885%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.547    62.026    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.710 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.710    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.953 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.953    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y85         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    16.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    17.690    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y85         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.418    
                         clock uncertainty            0.170    17.589    
    ILOGIC_X1Y85         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.645    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.645    
                         arrival time                          62.953    
  -------------------------------------------------------------------
                         slack                                 45.308    

Slack (MET) :             45.371ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        1.678ns  (logic 1.068ns (63.637%)  route 0.610ns (36.363%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.610    62.089    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.773    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.016 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.016    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y84         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    16.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    17.690    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y84         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.418    
                         clock uncertainty            0.170    17.589    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.645    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.645    
                         arrival time                          63.016    
  -------------------------------------------------------------------
                         slack                                 45.371    

Slack (MET) :             45.454ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        1.760ns  (logic 1.068ns (60.684%)  route 0.692ns (39.316%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.692    62.171    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.855 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.855    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.098 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.098    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y83         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    16.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    17.689    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y83         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.417    
                         clock uncertainty            0.170    17.588    
    ILOGIC_X1Y83         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.644    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.644    
                         arrival time                          63.098    
  -------------------------------------------------------------------
                         slack                                 45.454    

Slack (MET) :             45.653ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        1.958ns  (logic 1.068ns (54.558%)  route 0.890ns (45.442%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.890    62.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.052 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.052    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.295 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.295    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y80         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    16.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    17.687    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y80         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.415    
                         clock uncertainty            0.170    17.586    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.642    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.642    
                         arrival time                          63.295    
  -------------------------------------------------------------------
                         slack                                 45.653    

Slack (MET) :             45.716ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.021ns  (logic 1.068ns (52.858%)  route 0.953ns (47.142%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.953    62.431    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.115 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.115    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.358 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.358    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y79         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    16.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    17.687    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y79         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.415    
                         clock uncertainty            0.170    17.586    
    ILOGIC_X1Y79         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.642    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.642    
                         arrival time                          63.358    
  -------------------------------------------------------------------
                         slack                                 45.716    

Slack (MET) :             45.785ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.090ns  (logic 1.068ns (51.105%)  route 1.022ns (48.895%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.022    62.500    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.184 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.184    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.427 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.427    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y77         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    16.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    17.688    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y77         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.416    
                         clock uncertainty            0.170    17.587    
    ILOGIC_X1Y77         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.643    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.643    
                         arrival time                          63.427    
  -------------------------------------------------------------------
                         slack                                 45.785    

Slack (MET) :             45.848ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.153ns  (logic 1.068ns (49.612%)  route 1.085ns (50.388%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.085    62.563    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.247 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.247    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.490 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.490    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y76         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    16.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    17.688    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y76         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.416    
                         clock uncertainty            0.170    17.587    
    ILOGIC_X1Y76         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.643    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.643    
                         arrival time                          63.490    
  -------------------------------------------------------------------
                         slack                                 45.848    

Slack (MET) :             45.902ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise@15.000ns - clk_pll_i_1 rise@60.000ns)
  Data Path Delay:        2.206ns  (logic 1.068ns (48.419%)  route 1.138ns (51.581%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.118ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624    60.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    59.328 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    59.976    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    60.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564    60.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    60.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394    61.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    61.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269    61.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    60.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499    60.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    60.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.598    61.338    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X79Y93         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y93         FDRE (Prop_fdre_C_Q)         0.141    61.479 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.138    62.616    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    63.300 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    63.300    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y75         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    63.543 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    63.543    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y75         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1 rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898    15.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    14.273 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    14.973    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    15.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833    15.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    15.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    16.105    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y6   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.406    17.510 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    17.687    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y75         ISERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism             -0.272    17.415    
                         clock uncertainty            0.170    17.586    
    ILOGIC_X1Y75         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    17.642    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -17.642    
                         arrival time                          63.543    
  -------------------------------------------------------------------
                         slack                                 45.902    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse_1
  To Clock:  mem_refclk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse_1'  {rise@1.313ns fall@4.313ns period=48.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.687ns  (mem_refclk_1 rise@6.000ns - sync_pulse_1 fall@4.313ns)
  Data Path Delay:        0.621ns  (logic 0.000ns (0.000%)  route 0.621ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 8.216 - 6.000 ) 
    Source Clock Delay      (SCD):    1.754ns = ( 6.067 - 4.313 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse_1 fall edge)
                                                      4.313     4.313 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.313 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     6.122    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     2.200 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     4.219    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.315 f  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     5.979    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.067 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.621     6.688    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_1 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     8.216    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.127     8.343    
                         clock uncertainty           -0.198     8.145    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     7.963    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          7.963    
                         arrival time                          -6.688    
  -------------------------------------------------------------------
                         slack                                  1.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse_1'  {rise@1.313ns fall@4.313ns period=48.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.313ns  (mem_refclk_1 rise@0.000ns - sync_pulse_1 rise@1.313ns)
  Data Path Delay:        0.589ns  (logic 0.000ns (0.000%)  route 0.589ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.627ns = ( 2.940 - 1.313 ) 
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse_1 rise edge)
                                                      1.313     1.313 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.313 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     2.996    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -0.699 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     1.225    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     1.316 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     2.857    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     2.940 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.589     3.529    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621     2.375    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.127     2.248    
                         clock uncertainty            0.198     2.447    
    PHY_CONTROL_X1Y1     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     2.621    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  0.908    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_4
  To Clock:  oserdes_clkdiv_4

Setup :            0  Failing Endpoints,  Worst Slack        2.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clk_4 rise@3.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 10.773 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     4.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     0.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     2.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     4.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     7.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     8.186 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.186    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    10.773    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.223    10.996    
                         clock uncertainty           -0.053    10.943    
    OUT_FIFO_X1Y4        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    10.292    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clk_4 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 11.181 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     4.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     0.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     2.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     4.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     7.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     8.118 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     8.594    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.181    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.223    11.404    
                         clock uncertainty           -0.053    11.351    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385    10.966    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clk_4 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 11.181 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     4.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     0.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     2.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     4.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     7.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     8.118 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     8.594    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.181    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.223    11.404    
                         clock uncertainty           -0.053    11.351    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385    10.966    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clk_4 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 11.181 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     4.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     0.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     2.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     4.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     7.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     8.118 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     8.594    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.181    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.223    11.404    
                         clock uncertainty           -0.053    11.351    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385    10.966    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clk_4 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 11.181 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     4.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     0.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     2.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     4.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     7.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     8.118 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     8.594    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.408    11.181    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.223    11.404    
                         clock uncertainty           -0.053    11.351    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385    10.966    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.517ns (16.744%)  route 2.571ns (83.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 11.185 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.365 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.571     7.936    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y52         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412    11.185    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y52         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    11.408    
                         clock uncertainty           -0.053    11.355    
    OLOGIC_X1Y52         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    10.506    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.517ns (17.259%)  route 2.479ns (82.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 11.185 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.365 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.479     7.844    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y53         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412    11.185    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y53         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    11.408    
                         clock uncertainty           -0.053    11.355    
    OLOGIC_X1Y53         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    10.506    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.517ns (17.546%)  route 2.430ns (82.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 11.185 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.365 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.430     7.795    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y54         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.412    11.185    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y54         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    11.408    
                         clock uncertainty           -0.053    11.355    
    OLOGIC_X1Y54         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    10.506    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.517ns (18.234%)  route 2.318ns (81.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 11.183 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.365 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.318     7.684    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y55         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    11.183    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y55         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    11.406    
                         clock uncertainty           -0.053    11.353    
    OLOGIC_X1Y55         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    10.504    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_4 rise@6.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.517ns (18.555%)  route 2.269ns (81.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 11.183 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.365 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.269     7.635    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y56         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.410    11.183    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y56         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    11.406    
                         clock uncertainty           -0.053    11.353    
    OLOGIC_X1Y56         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    10.504    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  2.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.120 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.120    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.378    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y4        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism             -0.342     3.036    
    OUT_FIFO_X1Y4        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.025    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.085 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     3.245    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.342     3.214    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     3.126    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.085 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     3.245    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.342     3.214    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     3.126    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.085 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     3.245    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.342     3.214    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     3.126    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.085 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     3.245    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.342     3.214    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     3.126    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.272ns (26.466%)  route 0.756ns (73.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.220 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.756     3.975    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y60         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.179     3.557    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y60         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.215    
    OLOGIC_X1Y60         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.774    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.774    
                         arrival time                           3.975    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.272ns (24.930%)  route 0.819ns (75.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.220 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.819     4.039    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y61         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.558    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y61         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.216    
    OLOGIC_X1Y61         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.775    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.775    
                         arrival time                           4.039    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.272ns (23.767%)  route 0.872ns (76.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.220 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.872     4.092    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y62         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.180     3.558    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y62         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.216    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.775    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.775    
                         arrival time                           4.092    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.272ns (23.806%)  route 0.871ns (76.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.220 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.871     4.090    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y59         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y59         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.214    
    OLOGIC_X1Y59         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.773    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           4.090    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_4  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_4  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_4 rise@0.000ns - oserdes_clk_4 rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.272ns (21.432%)  route 0.997ns (78.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.220 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.997     4.217    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_4 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y4  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     3.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y57         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.342     3.214    
    OLOGIC_X1Y57         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.773    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.773    
                         arrival time                           4.217    
  -------------------------------------------------------------------
                         slack                                  0.444    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_5
  To Clock:  oserdes_clkdiv_5

Setup :            0  Failing Endpoints,  Worst Slack        2.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clk_5 rise@9.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 16.763 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      9.000     9.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809    10.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     6.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     8.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664    10.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    11.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    13.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    14.175 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    14.175    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    16.763    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.222    16.985    
                         clock uncertainty           -0.053    16.932    
    OUT_FIFO_X1Y5        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    16.281    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         16.281    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clk_5 rise@6.000ns)
  Data Path Delay:        2.815ns  (logic 0.517ns (18.368%)  route 2.298ns (81.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 17.163 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.298    13.652    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y63         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    17.163    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y63         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.385    
                         clock uncertainty           -0.053    17.332    
    OLOGIC_X1Y63         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.483    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.483    
                         arrival time                         -13.652    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clk_5 rise@6.000ns)
  Data Path Delay:        2.766ns  (logic 0.517ns (18.694%)  route 2.249ns (81.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 17.163 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.249    13.603    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y64         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    17.163    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y64         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.385    
                         clock uncertainty           -0.053    17.332    
    OLOGIC_X1Y64         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.483    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.483    
                         arrival time                         -13.603    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clk_5 rise@6.000ns)
  Data Path Delay:        2.665ns  (logic 0.517ns (19.403%)  route 2.148ns (80.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 17.163 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.148    13.502    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y65         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    17.163    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y65         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.385    
                         clock uncertainty           -0.053    17.332    
    OLOGIC_X1Y65         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.483    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.483    
                         arrival time                         -13.502    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clk_5 rise@6.000ns)
  Data Path Delay:        2.616ns  (logic 0.517ns (19.767%)  route 2.099ns (80.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 17.163 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.099    13.453    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    17.163    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.385    
                         clock uncertainty           -0.053    17.332    
    OLOGIC_X1Y66         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.483    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.483    
                         arrival time                         -13.453    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clk_5 rise@6.000ns)
  Data Path Delay:        2.504ns  (logic 0.517ns (20.645%)  route 1.987ns (79.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 17.161 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.987    13.342    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    17.161    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.383    
                         clock uncertainty           -0.053    17.330    
    OLOGIC_X1Y67         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.481    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.481    
                         arrival time                         -13.342    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clk_5 rise@6.000ns)
  Data Path Delay:        2.455ns  (logic 0.517ns (21.057%)  route 1.938ns (78.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 17.161 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.938    13.293    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    17.161    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.383    
                         clock uncertainty           -0.053    17.330    
    OLOGIC_X1Y68         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.481    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.481    
                         arrival time                         -13.293    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clk_5 rise@6.000ns)
  Data Path Delay:        2.344ns  (logic 0.517ns (22.056%)  route 1.827ns (77.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 17.159 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.827    13.181    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y69         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    17.159    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.381    
                         clock uncertainty           -0.053    17.328    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.479    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.479    
                         arrival time                         -13.181    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clk_5 rise@6.000ns)
  Data Path Delay:        2.295ns  (logic 0.517ns (22.527%)  route 1.778ns (77.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.159ns = ( 17.159 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.778    13.132    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y70         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    17.159    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.381    
                         clock uncertainty           -0.053    17.328    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.479    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.479    
                         arrival time                         -13.132    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.515ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_5 rise@12.000ns - oserdes_clk_5 rise@6.000ns)
  Data Path Delay:        2.130ns  (logic 0.517ns (24.278%)  route 1.613ns (75.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.162ns = ( 17.162 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.613    12.967    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    17.162    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.384    
                         clock uncertainty           -0.053    17.331    
    OLOGIC_X1Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.482    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.482    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                  3.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clk_5 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.113 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.113    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     3.369    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y5        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism             -0.340     3.029    
    OUT_FIFO_X1Y5        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.018    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clk_5 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.272ns (28.872%)  route 0.670ns (71.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.670     3.883    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y74         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.545    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y74         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.205    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.764    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.764    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clk_5 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.272ns (28.291%)  route 0.689ns (71.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.689     3.902    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y72         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y72         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.204    
    OLOGIC_X1Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.763    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clk_5 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.272ns (28.117%)  route 0.695ns (71.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.695     3.908    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y71         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.543    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y71         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.203    
    OLOGIC_X1Y71         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.762    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.762    
                         arrival time                           3.908    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clk_5 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.272ns (26.732%)  route 0.746ns (73.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.545ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.746     3.958    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y73         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     3.545    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y73         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.205    
    OLOGIC_X1Y73         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.764    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.764    
                         arrival time                           3.958    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clk_5 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.272ns (24.749%)  route 0.827ns (75.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.827     4.040    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y70         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.543    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y70         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.203    
    OLOGIC_X1Y70         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.762    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.762    
                         arrival time                           4.040    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clk_5 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.272ns (24.637%)  route 0.832ns (75.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.832     4.045    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y69         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.543    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y69         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.203    
    OLOGIC_X1Y69         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.762    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.762    
                         arrival time                           4.045    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clk_5 rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.272ns (23.104%)  route 0.905ns (76.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.905     4.118    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y68         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.543    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y68         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.203    
    OLOGIC_X1Y68         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.762    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.762    
                         arrival time                           4.118    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clk_5 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.272ns (23.007%)  route 0.910ns (76.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.543ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.910     4.123    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y67         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     3.543    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y67         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.203    
    OLOGIC_X1Y67         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.762    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.762    
                         arrival time                           4.123    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_5  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_5  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_5 rise@0.000ns - oserdes_clk_5 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.272ns (21.665%)  route 0.984ns (78.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.984     4.196    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y66         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_5 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y5  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     3.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y66         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.204    
    OLOGIC_X1Y66         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.763    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.763    
                         arrival time                           4.196    
  -------------------------------------------------------------------
                         slack                                  0.434    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_6
  To Clock:  oserdes_clkdiv_6

Setup :            0  Failing Endpoints,  Worst Slack        2.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clk_6 rise@3.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 10.773 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     4.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     0.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     2.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     4.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     7.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     8.186 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     8.186    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    10.773    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.223    10.996    
                         clock uncertainty           -0.053    10.943    
    OUT_FIFO_X1Y6        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    10.292    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clk_6 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 11.176 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     4.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     0.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     2.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     4.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     7.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     8.118 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     8.594    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.176    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.223    11.399    
                         clock uncertainty           -0.053    11.346    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385    10.961    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clk_6 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 11.176 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     4.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     0.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     2.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     4.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     7.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     8.118 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     8.594    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.176    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.223    11.399    
                         clock uncertainty           -0.053    11.346    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385    10.961    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clk_6 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 11.176 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     4.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     0.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     2.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     4.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     7.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     8.118 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     8.594    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.176    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.223    11.399    
                         clock uncertainty           -0.053    11.346    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385    10.961    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clk_6 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 11.176 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      3.000     3.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     4.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     0.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     2.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     4.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     7.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     8.118 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     8.594    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.176    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.223    11.399    
                         clock uncertainty           -0.053    11.346    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385    10.961    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.517ns (21.788%)  route 1.856ns (78.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 11.179 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.365 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.856     7.221    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y86         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406    11.179    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y86         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    11.402    
                         clock uncertainty           -0.053    11.349    
    OLOGIC_X1Y86         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    10.500    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.500    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.517ns (22.486%)  route 1.782ns (77.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 11.176 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.365 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.782     7.148    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.176    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.223    11.399    
                         clock uncertainty           -0.053    11.346    
    OLOGIC_X1Y81         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    10.497    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.517ns (23.146%)  route 1.717ns (76.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.176ns = ( 11.176 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.365 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.717     7.082    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y83         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403    11.176    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y83         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    11.399    
                         clock uncertainty           -0.053    11.346    
    OLOGIC_X1Y83         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    10.497    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.497    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.417ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.517ns (23.137%)  route 1.718ns (76.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 11.179 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.365 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.718     7.083    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y85         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406    11.179    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y85         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    11.402    
                         clock uncertainty           -0.053    11.349    
    OLOGIC_X1Y85         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    10.500    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.500    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  3.417    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_6 rise@6.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.517ns (23.927%)  route 1.644ns (76.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 11.178 - 6.000 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 7.848 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.368    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480     4.848 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     5.365 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.644     7.009    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y80         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683     7.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     3.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923     5.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541     7.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     8.209    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    10.625 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    10.773 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405    11.178    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y80         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.223    11.401    
                         clock uncertainty           -0.053    11.348    
    OLOGIC_X1Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    10.499    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         10.499    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                  3.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.378ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.120 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.120    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.378    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y6        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism             -0.342     3.036    
    OUT_FIFO_X1Y6        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.025    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.085 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     3.245    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.554    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.342     3.212    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     3.124    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.124    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     3.085 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     3.245    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.554    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.342     3.212    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     3.124    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.124    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.085 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     3.245    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.554    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.342     3.212    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     3.124    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.124    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     3.085 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     3.245    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.554    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y81         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism             -0.342     3.212    
    OLOGIC_X1Y81         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     3.124    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -3.124    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.272ns (28.093%)  route 0.696ns (71.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.220 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.696     3.916    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y77         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.555    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y77         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.213    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.772    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.772    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.272ns (27.941%)  route 0.701ns (72.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.220 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.701     3.921    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y79         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     3.554    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y79         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.212    
    OLOGIC_X1Y79         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.771    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.771    
                         arrival time                           3.921    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.272ns (26.766%)  route 0.744ns (73.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.220 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.744     3.964    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y84         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.555    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y84         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.213    
    OLOGIC_X1Y84         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.772    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.772    
                         arrival time                           3.964    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.272ns (26.739%)  route 0.745ns (73.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.220 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.745     3.965    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y75         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.555    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y75         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.213    
    OLOGIC_X1Y75         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.772    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.772    
                         arrival time                           3.965    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_6  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_6  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_6 rise@0.000ns - oserdes_clk_6 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.272ns (26.599%)  route 0.751ns (73.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.555ns
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.342ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197     0.813    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.948 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.220 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.751     3.970    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y76         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_6 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218     1.106    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.290 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y6  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.378 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     3.555    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y76         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.342     3.213    
    OLOGIC_X1Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.772    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.772    
                         arrival time                           3.970    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_7
  To Clock:  oserdes_clkdiv_7

Setup :            0  Failing Endpoints,  Worst Slack        2.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.106ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clk_7 rise@9.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 16.763 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      9.000     9.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     9.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809    10.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     6.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     8.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664    10.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    11.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    13.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    14.175 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    14.175    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000    16.763    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.222    16.985    
                         clock uncertainty           -0.053    16.932    
    OUT_FIFO_X1Y7        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    16.281    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         16.281    
                         arrival time                         -14.175    
  -------------------------------------------------------------------
                         slack                                  2.106    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clk_7 rise@6.000ns)
  Data Path Delay:        3.495ns  (logic 0.517ns (14.794%)  route 2.978ns (85.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 17.186 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.978    14.332    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y99         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    17.186    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y99         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.408    
                         clock uncertainty           -0.053    17.355    
    OLOGIC_X1Y99         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.506    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.506    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clk_7 rise@6.000ns)
  Data Path Delay:        3.356ns  (logic 0.517ns (15.404%)  route 2.839ns (84.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 17.185 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.839    14.194    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y98         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422    17.185    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.407    
                         clock uncertainty           -0.053    17.354    
    OLOGIC_X1Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.505    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.505    
                         arrival time                         -14.194    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clk_7 rise@6.000ns)
  Data Path Delay:        3.208ns  (logic 0.517ns (16.116%)  route 2.691ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.185ns = ( 17.185 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.691    14.046    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y97         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422    17.185    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.407    
                         clock uncertainty           -0.053    17.354    
    OLOGIC_X1Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.505    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.505    
                         arrival time                         -14.046    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clk_7 rise@6.000ns)
  Data Path Delay:        2.919ns  (logic 0.517ns (17.712%)  route 2.402ns (82.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 17.182 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.402    13.756    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y95         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    17.182    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.404    
                         clock uncertainty           -0.053    17.351    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.502    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.502    
                         arrival time                         -13.756    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clk_7 rise@6.000ns)
  Data Path Delay:        2.771ns  (logic 0.517ns (18.660%)  route 2.254ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 17.182 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.254    13.608    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y94         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    17.182    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.404    
                         clock uncertainty           -0.053    17.351    
    OLOGIC_X1Y94         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.502    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.502    
                         arrival time                         -13.608    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clk_7 rise@6.000ns)
  Data Path Delay:        2.622ns  (logic 0.517ns (19.715%)  route 2.105ns (80.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 17.182 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.105    13.460    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y93         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419    17.182    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.404    
                         clock uncertainty           -0.053    17.351    
    OLOGIC_X1Y93         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.502    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.502    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clk_7 rise@6.000ns)
  Data Path Delay:        2.474ns  (logic 0.517ns (20.897%)  route 1.957ns (79.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 17.184 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.957    13.311    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y92         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421    17.184    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.406    
                         clock uncertainty           -0.053    17.353    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.504    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.504    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.341ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clk_7 rise@6.000ns)
  Data Path Delay:        2.326ns  (logic 0.517ns (22.229%)  route 1.809ns (77.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.184ns = ( 17.184 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.809    13.163    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y91         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421    17.184    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.406    
                         clock uncertainty           -0.053    17.353    
    OLOGIC_X1Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.504    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.504    
                         arrival time                         -13.163    
  -------------------------------------------------------------------
                         slack                                  3.341    

Slack (MET) :             3.491ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_7 rise@12.000ns - oserdes_clk_7 rise@6.000ns)
  Data Path Delay:        2.177ns  (logic 0.517ns (23.743%)  route 1.660ns (76.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 17.186 - 12.000 ) 
    Source Clock Delay      (SCD):    4.837ns = ( 13.837 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      6.000     6.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     6.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     7.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     3.888 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     5.906    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     7.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.480    10.837 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517    11.354 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.660    13.015    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y90         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    14.199    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.416    16.615 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    16.763 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423    17.186    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.222    17.408    
                         clock uncertainty           -0.053    17.355    
    OLOGIC_X1Y90         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    16.506    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         16.506    
                         arrival time                         -13.015    
  -------------------------------------------------------------------
                         slack                                  3.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clk_7 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     3.113 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     3.113    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     3.369    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y7        OUT_FIFO                                     r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism             -0.340     3.029    
    OUT_FIFO_X1Y7        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     3.018    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -3.018    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clk_7 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.272ns (26.952%)  route 0.737ns (73.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.737     3.950    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y89         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.552    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y89         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.212    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.771    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.771    
                         arrival time                           3.950    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clk_7 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.272ns (25.362%)  route 0.800ns (74.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.800     4.013    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y90         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     3.552    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y90         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.212    
    OLOGIC_X1Y90         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.771    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.771    
                         arrival time                           4.013    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clk_7 rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.272ns (23.949%)  route 0.864ns (76.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.864     4.076    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y91         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.551    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y91         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.211    
    OLOGIC_X1Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.770    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.770    
                         arrival time                           4.076    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clk_7 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.272ns (22.685%)  route 0.927ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.927     4.140    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y92         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.551    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y92         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.211    
    OLOGIC_X1Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.770    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.770    
                         arrival time                           4.140    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clk_7 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.272ns (21.547%)  route 0.990ns (78.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.990     4.203    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y93         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.551    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y93         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.211    
    OLOGIC_X1Y93         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.770    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.770    
                         arrival time                           4.203    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clk_7 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.272ns (20.519%)  route 1.054ns (79.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.054     4.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y94         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.551    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y94         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.211    
    OLOGIC_X1Y94         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.770    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.770    
                         arrival time                           4.266    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clk_7 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.272ns (19.584%)  route 1.117ns (80.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.551ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.117     4.330    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y95         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     3.551    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y95         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.211    
    OLOGIC_X1Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.770    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.770    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clk_7 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.272ns (18.036%)  route 1.236ns (81.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.236     4.449    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y97         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.553    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y97         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.213    
    OLOGIC_X1Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.772    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.772    
                         arrival time                           4.449    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_7  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_7  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_7
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_7 rise@0.000ns - oserdes_clk_7 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.272ns (17.310%)  route 1.299ns (82.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.340ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190     0.806    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.135     2.941 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     3.213 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.299     4.512    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y98         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_7 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209     1.097    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.184     3.281 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y7  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     3.369 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     3.553    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y98         OSERDESE2                                    r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism             -0.340     3.213    
    OLOGIC_X1Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.772    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -3.772    
                         arrival time                           4.512    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out200m_cache_v_2_clk_wiz_1_1_1
  To Clock:  clk_pll_i_1

Setup :            0  Failing Endpoints,  Worst Slack       16.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.867ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.860ns  (logic 0.456ns (9.383%)  route 4.404ns (90.617%))
  Logic Levels:           0  
  Clock Path Skew:        1.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.607     1.609    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.456     2.065 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           4.404     6.469    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X32Y121        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    21.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    21.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.495    23.688    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X32Y121        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism             -0.101    23.586    
                         clock uncertainty           -0.204    23.382    
    SLICE_X32Y121        FDRE (Setup_fdre_C_D)       -0.047    23.335    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         23.335    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                 16.867    

Slack (MET) :             16.926ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.627ns  (logic 0.478ns (10.330%)  route 4.149ns (89.670%))
  Logic Levels:           0  
  Clock Path Skew:        1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.607     1.609    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.478     2.087 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           4.149     6.236    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X31Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    21.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    21.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.496    23.689    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X31Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism             -0.101    23.587    
                         clock uncertainty           -0.204    23.383    
    SLICE_X31Y120        FDRE (Setup_fdre_C_D)       -0.221    23.162    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         23.162    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                 16.926    

Slack (MET) :             16.998ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.760ns  (logic 0.518ns (10.881%)  route 4.242ns (89.119%))
  Logic Levels:           0  
  Clock Path Skew:        1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.607     1.609    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     2.127 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           4.242     6.369    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X30Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    21.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    21.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.496    23.689    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X30Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism             -0.101    23.587    
                         clock uncertainty           -0.204    23.383    
    SLICE_X30Y120        FDRE (Setup_fdre_C_D)       -0.016    23.367    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         23.367    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                 16.998    

Slack (MET) :             17.035ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.693ns  (logic 0.518ns (11.037%)  route 4.175ns (88.963%))
  Logic Levels:           0  
  Clock Path Skew:        1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.607     1.609    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     2.127 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           4.175     6.302    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X29Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    21.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    21.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.497    23.690    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X29Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism             -0.101    23.588    
                         clock uncertainty           -0.204    23.384    
    SLICE_X29Y120        FDRE (Setup_fdre_C_D)       -0.047    23.337    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         23.337    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 17.035    

Slack (MET) :             17.061ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.661ns  (logic 0.456ns (9.782%)  route 4.205ns (90.218%))
  Logic Levels:           0  
  Clock Path Skew:        1.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.609     1.611    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y126        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y126        FDRE (Prop_fdre_C_Q)         0.456     2.067 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           4.205     6.272    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X33Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    21.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    21.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.493    23.686    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X33Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism             -0.101    23.584    
                         clock uncertainty           -0.204    23.380    
    SLICE_X33Y122        FDRE (Setup_fdre_C_D)       -0.047    23.333    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         23.333    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                 17.061    

Slack (MET) :             17.144ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.436ns  (logic 0.478ns (10.776%)  route 3.958ns (89.224%))
  Logic Levels:           0  
  Clock Path Skew:        1.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.607     1.609    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.478     2.087 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           3.958     6.045    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X34Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    21.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    21.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.495    23.688    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X34Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism             -0.101    23.586    
                         clock uncertainty           -0.204    23.382    
    SLICE_X34Y120        FDRE (Setup_fdre_C_D)       -0.193    23.189    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         23.189    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                 17.144    

Slack (MET) :             17.185ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.403ns  (logic 0.478ns (10.857%)  route 3.925ns (89.143%))
  Logic Levels:           0  
  Clock Path Skew:        1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.607     1.609    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.478     2.087 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           3.925     6.012    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X30Y118        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    21.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    21.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.497    23.690    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X30Y118        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism             -0.101    23.588    
                         clock uncertainty           -0.204    23.384    
    SLICE_X30Y118        FDRE (Setup_fdre_C_D)       -0.188    23.196    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         23.196    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                 17.185    

Slack (MET) :             17.282ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.445ns  (logic 0.456ns (10.258%)  route 3.989ns (89.742%))
  Logic Levels:           0  
  Clock Path Skew:        1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.607     1.609    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.456     2.065 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           3.989     6.054    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X33Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    21.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    21.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.496    23.689    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X33Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism             -0.101    23.587    
                         clock uncertainty           -0.204    23.383    
    SLICE_X33Y120        FDRE (Setup_fdre_C_D)       -0.047    23.336    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         23.336    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                 17.282    

Slack (MET) :             17.386ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.167ns  (logic 0.478ns (11.471%)  route 3.689ns (88.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.607     1.609    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.478     2.087 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           3.689     5.776    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X31Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    21.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    21.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.493    23.686    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X31Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism             -0.101    23.584    
                         clock uncertainty           -0.204    23.380    
    SLICE_X31Y122        FDRE (Setup_fdre_C_D)       -0.218    23.162    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         23.162    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                 17.386    

Slack (MET) :             17.400ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.329ns  (logic 0.518ns (11.967%)  route 3.811ns (88.033%))
  Logic Levels:           0  
  Clock Path Skew:        1.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.690ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          1.607     1.609    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.518     2.127 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           3.811     5.938    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X31Y118        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    21.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    21.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    21.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    22.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    22.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    23.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    20.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    22.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.497    23.690    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X31Y118        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism             -0.101    23.588    
                         clock uncertainty           -0.204    23.384    
    SLICE_X31Y118        FDRE (Setup_fdre_C_D)       -0.047    23.337    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         23.337    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 17.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.148ns (8.725%)  route 1.548ns (91.275%))
  Logic Levels:           0  
  Clock Path Skew:        1.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.554     0.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.148     0.704 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           1.548     2.252    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X31Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.824     1.858    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X31Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.056     1.914    
                         clock uncertainty            0.204     2.118    
    SLICE_X31Y122        FDRE (Hold_fdre_C_D)         0.022     2.140    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.164ns (9.257%)  route 1.608ns (90.743%))
  Logic Levels:           0  
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.554     0.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           1.608     2.327    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X31Y118        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.828     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X31Y118        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.056     1.918    
                         clock uncertainty            0.204     2.122    
    SLICE_X31Y118        FDRE (Hold_fdre_C_D)         0.075     2.197    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.164ns (9.270%)  route 1.605ns (90.730%))
  Logic Levels:           0  
  Clock Path Skew:        1.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.554     0.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           1.605     2.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X32Y123        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.822     1.856    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X32Y123        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.056     1.912    
                         clock uncertainty            0.204     2.116    
    SLICE_X32Y123        FDRE (Hold_fdre_C_D)         0.075     2.191    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.763ns  (logic 0.148ns (8.394%)  route 1.615ns (91.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.554     0.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.148     0.704 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           1.615     2.319    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X31Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.826     1.860    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X31Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.056     1.916    
                         clock uncertainty            0.204     2.120    
    SLICE_X31Y120        FDRE (Hold_fdre_C_D)         0.022     2.142    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.164ns (9.024%)  route 1.653ns (90.976%))
  Logic Levels:           0  
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.554     0.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           1.653     2.373    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X29Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.826     1.860    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X29Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.056     1.916    
                         clock uncertainty            0.204     2.120    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.075     2.195    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.164ns (9.107%)  route 1.637ns (90.893%))
  Logic Levels:           0  
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.555     0.557    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y126        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDRE (Prop_fdre_C_Q)         0.164     0.721 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           1.637     2.357    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X30Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.824     1.858    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X30Y122        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.056     1.914    
                         clock uncertainty            0.204     2.118    
    SLICE_X30Y122        FDRE (Hold_fdre_C_D)         0.060     2.178    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.148ns (8.434%)  route 1.607ns (91.566%))
  Logic Levels:           0  
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.554     0.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.148     0.704 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.607     2.311    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X34Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.826     1.859    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X34Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.056     1.915    
                         clock uncertainty            0.204     2.119    
    SLICE_X34Y120        FDRE (Hold_fdre_C_D)         0.006     2.125    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.164ns (9.029%)  route 1.652ns (90.971%))
  Logic Levels:           0  
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.554     0.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.164     0.720 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           1.652     2.372    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X30Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.826     1.860    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X30Y120        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.056     1.916    
                         clock uncertainty            0.204     2.120    
    SLICE_X30Y120        FDRE (Hold_fdre_C_D)         0.060     2.180    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.148ns (8.331%)  route 1.629ns (91.669%))
  Logic Levels:           0  
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.554     0.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        FDRE (Prop_fdre_C_Q)         0.148     0.704 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           1.629     2.332    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X30Y118        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.828     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X30Y118        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.056     1.918    
                         clock uncertainty            0.204     2.122    
    SLICE_X30Y118        FDRE (Hold_fdre_C_D)         0.007     2.129    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out200m_cache_v_2_clk_wiz_1_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_out200m_cache_v_2_clk_wiz_1_1_1 rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 0.141ns (7.610%)  route 1.712ns (92.390%))
  Logic Levels:           0  
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out200m_cache_v_2_clk_wiz_1_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out200m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=62, routed)          0.554     0.556    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y125        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y125        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           1.712     2.408    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X32Y121        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.826     1.859    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X32Y121        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.056     1.915    
                         clock uncertainty            0.204     2.119    
    SLICE_X32Y121        FDRE (Hold_fdre_C_D)         0.075     2.194    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_pll_i_1

Setup :            0  Failing Endpoints,  Worst Slack       11.082ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.082ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (MaxDelay Path 12.468ns)
  Data Path Delay:        1.120ns  (logic 0.478ns (42.691%)  route 0.642ns (57.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102                                     0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.642     1.120    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X37Y102        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.468    12.468    
    SLICE_X37Y102        FDRE (Setup_fdre_C_D)       -0.266    12.202    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                          -1.120    
  -------------------------------------------------------------------
                         slack                                 11.082    

Slack (MET) :             11.190ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (MaxDelay Path 12.468ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.494%)  route 0.591ns (58.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X40Y88         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.591     1.010    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X41Y88         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.468    12.468    
    SLICE_X41Y88         FDRE (Setup_fdre_C_D)       -0.268    12.200    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 11.190    

Slack (MET) :             11.226ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (MaxDelay Path 12.468ns)
  Data Path Delay:        1.022ns  (logic 0.419ns (40.996%)  route 0.603ns (59.004%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102                                     0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.603     1.022    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X38Y102        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.468    12.468    
    SLICE_X38Y102        FDRE (Setup_fdre_C_D)       -0.220    12.248    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.248    
                         arrival time                          -1.022    
  -------------------------------------------------------------------
                         slack                                 11.226    

Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (MaxDelay Path 12.468ns)
  Data Path Delay:        0.970ns  (logic 0.478ns (49.278%)  route 0.492ns (50.722%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.492     0.970    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X55Y71         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.468    12.468    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)       -0.270    12.198    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                 11.228    

Slack (MET) :             11.235ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (MaxDelay Path 12.468ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.592     1.011    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X38Y98         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.468    12.468    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)       -0.222    12.246    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 11.235    

Slack (MET) :             11.273ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (MaxDelay Path 12.468ns)
  Data Path Delay:        1.148ns  (logic 0.518ns (45.139%)  route 0.630ns (54.861%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102                                     0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.630     1.148    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X38Y102        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.468    12.468    
    SLICE_X38Y102        FDRE (Setup_fdre_C_D)       -0.047    12.421    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         12.421    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                 11.273    

Slack (MET) :             11.283ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (MaxDelay Path 12.468ns)
  Data Path Delay:        0.920ns  (logic 0.419ns (45.550%)  route 0.501ns (54.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X43Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.501     0.920    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X44Y84         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.468    12.468    
    SLICE_X44Y84         FDRE (Setup_fdre_C_D)       -0.265    12.203    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                 11.283    

Slack (MET) :             11.293ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (MaxDelay Path 12.468ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.054%)  route 0.491ns (53.946%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.491     0.910    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X45Y91         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.468    12.468    
    SLICE_X45Y91         FDRE (Setup_fdre_C_D)       -0.265    12.203    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.203    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                 11.293    

Slack (MET) :             11.313ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (MaxDelay Path 12.468ns)
  Data Path Delay:        0.931ns  (logic 0.478ns (51.340%)  route 0.453ns (48.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X42Y91         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.453     0.931    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X42Y90         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.468    12.468    
    SLICE_X42Y90         FDRE (Setup_fdre_C_D)       -0.224    12.244    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                 11.313    

Slack (MET) :             11.320ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.468ns  (MaxDelay Path 12.468ns)
  Data Path Delay:        0.929ns  (logic 0.478ns (51.426%)  route 0.451ns (48.574%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.451     0.929    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X56Y69         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.468    12.468    
    SLICE_X56Y69         FDRE (Setup_fdre_C_D)       -0.219    12.249    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         12.249    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 11.320    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.719ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.719ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.362%)  route 0.594ns (58.638%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.594     1.013    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X36Y88         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X36Y88         FDRE (Setup_fdre_C_D)       -0.268    11.732    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                 10.719    

Slack (MET) :             10.728ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        1.004ns  (logic 0.419ns (41.725%)  route 0.585ns (58.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.585     1.004    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X32Y90         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X32Y90         FDRE (Setup_fdre_C_D)       -0.268    11.732    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                          -1.004    
  -------------------------------------------------------------------
                         slack                                 10.728    

Slack (MET) :             10.814ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.916ns  (logic 0.419ns (45.737%)  route 0.497ns (54.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101                                     0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.497     0.916    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X41Y100        FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X41Y100        FDRE (Setup_fdre_C_D)       -0.270    11.730    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 10.814    

Slack (MET) :             10.836ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.896ns  (logic 0.419ns (46.778%)  route 0.477ns (53.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.477     0.896    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X36Y88         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X36Y88         FDRE (Setup_fdre_C_D)       -0.268    11.732    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 10.836    

Slack (MET) :             10.869ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        1.038ns  (logic 0.456ns (43.949%)  route 0.582ns (56.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y83                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X45Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.582     1.038    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X44Y83         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X44Y83         FDRE (Setup_fdre_C_D)       -0.093    11.907    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 10.869    

Slack (MET) :             10.869ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.863ns  (logic 0.419ns (48.579%)  route 0.444ns (51.421%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.444     0.863    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X44Y73         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X44Y73         FDRE (Setup_fdre_C_D)       -0.268    11.732    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                 10.869    

Slack (MET) :             10.870ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.911ns  (logic 0.419ns (45.981%)  route 0.492ns (54.019%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.492     0.911    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X46Y73         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X46Y73         FDRE (Setup_fdre_C_D)       -0.219    11.781    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.781    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 10.870    

Slack (MET) :             10.897ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.885ns  (logic 0.419ns (47.321%)  route 0.466ns (52.679%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.466     0.885    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X46Y73         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X46Y73         FDRE (Setup_fdre_C_D)       -0.218    11.782    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         11.782    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                 10.897    

Slack (MET) :             10.909ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (47.999%)  route 0.454ns (52.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.454     0.873    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X46Y72         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X46Y72         FDRE (Setup_fdre_C_D)       -0.218    11.782    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.782    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                 10.909    

Slack (MET) :             10.924ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.841ns  (logic 0.478ns (56.835%)  route 0.363ns (43.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y84                                      0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X46Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.363     0.841    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X44Y85         FDRE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X44Y85         FDRE (Setup_fdre_C_D)       -0.235    11.765    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         11.765    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                 10.924    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        5.366ns  (logic 2.790ns (51.994%)  route 2.576ns (48.006%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 10.947 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 5.352 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.658     5.352    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.806 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.576    10.382    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/dout[30]_1[1]
    SLICE_X55Y62         LUT6 (Prop_lut6_I3_O)        0.124    10.506 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.506    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[24]_INST_0_i_1_n_0
    SLICE_X55Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    10.718 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[24]_INST_0/O
                         net (fo=1, routed)           0.000    10.718    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/instr[24]
    SLICE_X55Y62         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.500    10.947    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X55Y62         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[24]/C
                         clock pessimism              0.395    11.343    
                         clock uncertainty           -0.197    11.145    
    SLICE_X55Y62         FDRE (Setup_fdre_C_D)        0.064    11.209    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[24]
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        5.241ns  (logic 2.454ns (46.823%)  route 2.787ns (53.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 10.958 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.869ns = ( 5.365 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.671     5.365    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.819 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.787    10.606    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/instr[4]
    SLICE_X43Y62         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.511    10.958    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X43Y62         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[4]/C
                         clock pessimism              0.395    11.354    
                         clock uncertainty           -0.197    11.156    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)       -0.040    11.116    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.116    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        5.315ns  (logic 2.790ns (52.492%)  route 2.525ns (47.508%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.951 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.864ns = ( 5.370 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.676     5.370    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.824 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.525    10.349    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/dout[12]_0[1]
    SLICE_X45Y69         LUT6 (Prop_lut6_I3_O)        0.124    10.473 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.473    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X45Y69         MUXF7 (Prop_muxf7_I0_O)      0.212    10.685 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000    10.685    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/instr[6]
    SLICE_X45Y69         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.504    10.951    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X45Y69         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[6]/C
                         clock pessimism              0.395    11.347    
                         clock uncertainty           -0.197    11.149    
    SLICE_X45Y69         FDRE (Setup_fdre_C_D)        0.064    11.213    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        5.284ns  (logic 2.823ns (53.423%)  route 2.461ns (46.577%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.946 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 5.383 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.689     5.383    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     7.837 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           2.461    10.298    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/dout[22]_6[0]
    SLICE_X55Y64         LUT6 (Prop_lut6_I5_O)        0.124    10.422 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.422    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0_i_2_n_0
    SLICE_X55Y64         MUXF7 (Prop_muxf7_I1_O)      0.245    10.667 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=1, routed)           0.000    10.667    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/instr[22]
    SLICE_X55Y64         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.499    10.946    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X55Y64         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[22]/C
                         clock pessimism              0.395    11.342    
                         clock uncertainty           -0.197    11.144    
    SLICE_X55Y64         FDRE (Setup_fdre_C_D)        0.064    11.208    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[22]
  -------------------------------------------------------------------
                         required time                         11.208    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        5.251ns  (logic 2.454ns (46.737%)  route 2.797ns (53.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 10.953 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.896ns = ( 5.338 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.644     5.338    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.792 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.797    10.589    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/instr[3]
    SLICE_X50Y64         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.506    10.953    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X50Y64         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[3]/C
                         clock pessimism              0.395    11.349    
                         clock uncertainty           -0.197    11.151    
    SLICE_X50Y64         FDRE (Setup_fdre_C_D)       -0.013    11.138    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.138    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        5.260ns  (logic 2.795ns (53.137%)  route 2.465ns (46.863%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 10.944 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.851ns = ( 5.383 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.689     5.383    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.837 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.465    10.302    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/dout[21]_6[5]
    SLICE_X53Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.426 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.426    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0_i_2_n_0
    SLICE_X53Y66         MUXF7 (Prop_muxf7_I1_O)      0.217    10.643 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[19]_INST_0/O
                         net (fo=1, routed)           0.000    10.643    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/instr[19]
    SLICE_X53Y66         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.497    10.944    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X53Y66         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[19]/C
                         clock pessimism              0.395    11.340    
                         clock uncertainty           -0.197    11.142    
    SLICE_X53Y66         FDRE (Setup_fdre_C_D)        0.064    11.206    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[19]
  -------------------------------------------------------------------
                         required time                         11.206    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        5.262ns  (logic 2.823ns (53.647%)  route 2.439ns (46.353%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.951 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 5.384 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.690     5.384    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.838 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.439    10.277    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/dout[12]_5[2]
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.401 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.401    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X44Y69         MUXF7 (Prop_muxf7_I1_O)      0.245    10.646 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.000    10.646    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/instr[7]
    SLICE_X44Y69         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.504    10.951    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X44Y69         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[7]/C
                         clock pessimism              0.395    11.347    
                         clock uncertainty           -0.197    11.149    
    SLICE_X44Y69         FDRE (Setup_fdre_C_D)        0.064    11.213    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        5.254ns  (logic 2.795ns (53.193%)  route 2.459ns (46.807%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.951 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.850ns = ( 5.384 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.690     5.384    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.838 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.459    10.297    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/dout[12]_5[7]
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.421 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    10.421    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_n_0
    SLICE_X44Y69         MUXF7 (Prop_muxf7_I1_O)      0.217    10.638 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0/O
                         net (fo=1, routed)           0.000    10.638    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/instr[12]
    SLICE_X44Y69         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.504    10.951    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X44Y69         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[12]/C
                         clock pessimism              0.395    11.347    
                         clock uncertainty           -0.197    11.149    
    SLICE_X44Y69         FDRE (Setup_fdre_C_D)        0.064    11.213    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[12]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        5.280ns  (logic 2.790ns (52.843%)  route 2.490ns (47.157%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 10.948 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 5.352 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.658     5.352    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.806 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           2.490    10.296    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/dout[30]_1[6]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.420 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.420    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0_i_1_n_0
    SLICE_X55Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    10.632 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[29]_INST_0/O
                         net (fo=1, routed)           0.000    10.632    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/instr[29]
    SLICE_X55Y61         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.501    10.948    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X55Y61         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[29]/C
                         clock pessimism              0.395    11.344    
                         clock uncertainty           -0.197    11.146    
    SLICE_X55Y61         FDRE (Setup_fdre_C_D)        0.064    11.210    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[29]
  -------------------------------------------------------------------
                         required time                         11.210    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        5.194ns  (logic 2.454ns (47.249%)  route 2.740ns (52.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 10.958 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 5.352 - 6.234 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     7.716 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.949    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.070     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.719     3.598    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.694 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.658     5.352    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.806 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.740    10.546    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/instr[1]
    SLICE_X34Y67         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.511    10.958    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X34Y67         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[1]/C
                         clock pessimism              0.395    11.354    
                         clock uncertainty           -0.197    11.156    
    SLICE_X34Y67         FDRE (Setup_fdre_C_D)       -0.031    11.125    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.125    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                  0.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.043ns  (arrival time - required time)
  Source:                 design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.424ns  (logic 0.249ns (58.685%)  route 0.175ns (41.315%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.608ns = ( 5.625 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.556     5.625    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y73         FDRE                                         r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.164     5.789 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=27, routed)          0.175     5.965    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y74         MUXF7 (Prop_muxf7_S_O)       0.085     6.050 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[21]_INST_0/O
                         net (fo=1, routed)           0.000     6.050    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/instr[21]
    SLICE_X48Y74         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.821    -0.852    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X48Y74         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[21]/C
                         clock pessimism              0.557    -0.296    
                         clock uncertainty            0.197    -0.098    
    SLICE_X48Y74         FDRE (Hold_fdre_C_D)         0.105     0.007    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           6.050    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.088ns  (arrival time - required time)
  Source:                 design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.474ns  (logic 0.187ns (39.471%)  route 0.287ns (60.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns = ( 5.638 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.569     5.638    design_1_i/fpu_short_wrapper_0/inst/u0/clk
    SLICE_X44Y52         FDRE                                         r  design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     5.779 r  design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[30]/Q
                         net (fo=1, routed)           0.287     6.066    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/short_fpu_result[30]
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.046     6.112 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result[30]_i_1/O
                         net (fo=1, routed)           0.000     6.112    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.fpu_result[30]
    SLICE_X44Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.837    -0.836    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X44Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[30]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.197    -0.082    
    SLICE_X44Y57         FDRE (Hold_fdre_C_D)         0.107     0.025    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           6.112    
  -------------------------------------------------------------------
                         slack                                  6.088    

Slack (MET) :             6.119ns  (arrival time - required time)
  Source:                 design_1_i/fpu_short_wrapper_0/inst/u0/valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_hazard_unit/short_fpu_stall_gen/status_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.727%)  route 0.335ns (64.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns = ( 5.632 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.563     5.632    design_1_i/fpu_short_wrapper_0/inst/u0/clk
    SLICE_X53Y57         FDRE                                         r  design_1_i/fpu_short_wrapper_0/inst/u0/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     5.773 f  design_1_i/fpu_short_wrapper_0/inst/u0/valid_reg/Q
                         net (fo=2, routed)           0.335     6.108    design_1_i/core_top_wrapper_0/inst/short_fpu_valid
    SLICE_X54Y60         LUT3 (Prop_lut3_I0_O)        0.045     6.153 r  design_1_i/core_top_wrapper_0/inst/status_i_1/O
                         net (fo=1, routed)           0.000     6.153    design_1_i/core_top_wrapper_0/inst/i_core_top/i_hazard_unit/short_fpu_stall_gen/status_reg_2
    SLICE_X54Y60         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_hazard_unit/short_fpu_stall_gen/status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.832    -0.841    design_1_i/core_top_wrapper_0/inst/i_core_top/i_hazard_unit/short_fpu_stall_gen/clk
    SLICE_X54Y60         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_hazard_unit/short_fpu_stall_gen/status_reg/C
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.197    -0.087    
    SLICE_X54Y60         FDRE (Hold_fdre_C_D)         0.121     0.034    design_1_i/core_top_wrapper_0/inst/i_core_top/i_hazard_unit/short_fpu_stall_gen/status_reg
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           6.153    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.127ns  (arrival time - required time)
  Source:                 design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.397%)  route 0.311ns (62.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns = ( 5.638 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.569     5.638    design_1_i/fpu_short_wrapper_0/inst/u0/clk
    SLICE_X44Y52         FDRE                                         r  design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     5.779 r  design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[29]/Q
                         net (fo=1, routed)           0.311     6.091    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/short_fpu_result[29]
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.045     6.136 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result[29]_i_1/O
                         net (fo=1, routed)           0.000     6.136    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.fpu_result[29]
    SLICE_X44Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.837    -0.836    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X44Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[29]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.197    -0.082    
    SLICE_X44Y57         FDRE (Hold_fdre_C_D)         0.091     0.009    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           6.136    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.131ns  (arrival time - required time)
  Source:                 design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.516ns  (logic 0.249ns (48.210%)  route 0.267ns (51.790%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns = ( 5.625 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.556     5.625    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X42Y73         FDRE                                         r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.164     5.789 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=27, routed)          0.267     6.057    design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y71         MUXF7 (Prop_muxf7_S_O)       0.085     6.142 r  design_1_i/instr_mem_0/inst/i_instr_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.000     6.142    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/instr[17]
    SLICE_X48Y71         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.825    -0.848    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[17]/C
                         clock pessimism              0.557    -0.292    
                         clock uncertainty            0.197    -0.094    
    SLICE_X48Y71         FDRE (Hold_fdre_C_D)         0.105     0.011    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_fetch_if_out\\.instr_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           6.142    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.138ns  (arrival time - required time)
  Source:                 design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.481ns  (logic 0.189ns (39.268%)  route 0.292ns (60.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.529ns = ( 5.705 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.635     5.705    design_1_i/fpu_short_wrapper_0/inst/u0/clk
    SLICE_X43Y48         FDRE                                         r  design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     5.846 r  design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[14]/Q
                         net (fo=1, routed)           0.292     6.138    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/short_fpu_result[14]
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.048     6.186 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result[14]_i_1/O
                         net (fo=1, routed)           0.000     6.186    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.fpu_result[14]
    SLICE_X42Y58         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.837    -0.836    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X42Y58         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[14]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.197    -0.082    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.131     0.049    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           6.186    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.148ns  (arrival time - required time)
  Source:                 design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.534%)  route 0.297ns (61.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.530ns = ( 5.704 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.634     5.704    design_1_i/fpu_short_wrapper_0/inst/u0/clk
    SLICE_X41Y46         FDRE                                         r  design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     5.845 r  design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[10]/Q
                         net (fo=1, routed)           0.297     6.142    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/short_fpu_result[10]
    SLICE_X42Y57         LUT3 (Prop_lut3_I0_O)        0.045     6.187 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result[10]_i_1/O
                         net (fo=1, routed)           0.000     6.187    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.fpu_result[10]
    SLICE_X42Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.837    -0.836    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X42Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[10]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.197    -0.082    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.121     0.039    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           6.187    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.171ns  (arrival time - required time)
  Source:                 design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.366%)  route 0.355ns (65.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns = ( 5.639 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.570     5.639    design_1_i/fpu_short_wrapper_0/inst/u0/clk
    SLICE_X36Y54         FDRE                                         r  design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     5.780 r  design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[31]/Q
                         net (fo=1, routed)           0.355     6.136    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/short_fpu_result[31]
    SLICE_X44Y57         LUT3 (Prop_lut3_I0_O)        0.045     6.181 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result[31]_i_1/O
                         net (fo=1, routed)           0.000     6.181    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.fpu_result[31]
    SLICE_X44Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.837    -0.836    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X44Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[31]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.197    -0.082    
    SLICE_X44Y57         FDRE (Hold_fdre_C_D)         0.092     0.010    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           6.181    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.176ns  (arrival time - required time)
  Source:                 design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.520ns  (logic 0.190ns (36.547%)  route 0.330ns (63.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.529ns = ( 5.705 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.635     5.705    design_1_i/fpu_short_wrapper_0/inst/u0/clk
    SLICE_X45Y48         FDRE                                         r  design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141     5.846 r  design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[8]/Q
                         net (fo=1, routed)           0.330     6.176    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/short_fpu_result[8]
    SLICE_X42Y57         LUT3 (Prop_lut3_I0_O)        0.049     6.225 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result[8]_i_1/O
                         net (fo=1, routed)           0.000     6.225    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.fpu_result[8]
    SLICE_X42Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.837    -0.836    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X42Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[8]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.197    -0.082    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.131     0.049    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           6.225    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.184ns  (arrival time - required time)
  Source:                 design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Destination:            design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@6.234ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.749%)  route 0.307ns (62.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.529ns = ( 5.705 - 6.234 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 r  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     6.483 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     6.924    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -2.379     4.545 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.499     5.044    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.070 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.635     5.705    design_1_i/fpu_short_wrapper_0/inst/u0/clk
    SLICE_X43Y47         FDRE                                         r  design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     5.846 r  design_1_i/fpu_short_wrapper_0/inst/u0/res_reg[5]/Q
                         net (fo=1, routed)           0.307     6.153    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/short_fpu_result[5]
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.045     6.198 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result[5]_i_1/O
                         net (fo=1, routed)           0.000     6.198    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.fpu_result[5]
    SLICE_X37Y56         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.841    -0.832    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X37Y56         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[5]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.197    -0.078    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.092     0.014    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_out\\.fpu_result_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           6.198    
  -------------------------------------------------------------------
                         slack                                  6.184    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 1.186ns (21.995%)  route 4.206ns (78.005%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 4.830 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          0.978     2.425    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X33Y60         LUT3 (Prop_lut3_I1_O)        0.150     2.575 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[6]_INST_0/O
                         net (fo=11, routed)          0.350     2.924    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rd1_reg[7]_0[5]
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.332     3.256 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[6]_INST_0/O
                         net (fo=8, routed)           1.235     4.491    design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/x[6]
    DSP48_X0Y21          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.645 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.807    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324     1.483 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639     3.122    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.617     4.830    design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/clk
    DSP48_X0Y21          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/CLK
                         clock pessimism              0.395     5.225    
                         clock uncertainty           -0.197     5.028    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450     4.578    design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg
  -------------------------------------------------------------------
                         required time                          4.578    
                         arrival time                          -4.491    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 1.186ns (21.995%)  route 4.206ns (78.005%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 4.831 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          0.978     2.425    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X33Y60         LUT3 (Prop_lut3_I1_O)        0.150     2.575 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[6]_INST_0/O
                         net (fo=11, routed)          0.350     2.924    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rd1_reg[7]_0[5]
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.332     3.256 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[6]_INST_0/O
                         net (fo=8, routed)           1.235     4.491    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/x[6]
    DSP48_X0Y20          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.645 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.807    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324     1.483 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639     3.122    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.618     4.831    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/clk
    DSP48_X0Y20          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg/CLK
                         clock pessimism              0.395     5.226    
                         clock uncertainty           -0.197     5.029    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450     4.579    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg
  -------------------------------------------------------------------
                         required time                          4.579    
                         arrival time                          -4.491    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 1.184ns (22.029%)  route 4.191ns (77.971%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 4.830 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          0.912     2.359    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.153     2.512 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.344     2.856    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[9]
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.327     3.183 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[9]_INST_0/O
                         net (fo=8, routed)           1.291     4.474    design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/x[9]
    DSP48_X0Y21          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.645 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.807    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324     1.483 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639     3.122    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.617     4.830    design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/clk
    DSP48_X0Y21          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/CLK
                         clock pessimism              0.395     5.225    
                         clock uncertainty           -0.197     5.028    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450     4.578    design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg
  -------------------------------------------------------------------
                         required time                          4.578    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 0.952ns (17.861%)  route 4.378ns (82.139%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 4.830 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          1.060     2.507    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.124     2.631 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.456     3.087    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[10]
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.211 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[10]_INST_0/O
                         net (fo=8, routed)           1.218     4.429    design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/x[10]
    DSP48_X0Y21          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.645 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.807    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324     1.483 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639     3.122    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.617     4.830    design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/clk
    DSP48_X0Y21          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/CLK
                         clock pessimism              0.395     5.225    
                         clock uncertainty           -0.197     5.028    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     4.578    design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg
  -------------------------------------------------------------------
                         required time                          4.578    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 0.952ns (17.861%)  route 4.378ns (82.139%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 4.831 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          1.060     2.507    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.124     2.631 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.456     3.087    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[10]
    SLICE_X33Y59         LUT6 (Prop_lut6_I5_O)        0.124     3.211 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[10]_INST_0/O
                         net (fo=8, routed)           1.218     4.429    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/x[10]
    DSP48_X0Y20          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.645 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.807    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324     1.483 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639     3.122    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.618     4.831    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/clk
    DSP48_X0Y20          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg/CLK
                         clock pessimism              0.395     5.226    
                         clock uncertainty           -0.197     5.029    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450     4.579    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg
  -------------------------------------------------------------------
                         required time                          4.579    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.308ns  (logic 1.184ns (22.305%)  route 4.124ns (77.695%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 4.831 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          0.912     2.359    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.153     2.512 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.344     2.856    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[9]
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.327     3.183 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[9]_INST_0/O
                         net (fo=8, routed)           1.225     4.407    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/x[9]
    DSP48_X0Y20          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.645 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.807    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324     1.483 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639     3.122    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.618     4.831    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/clk
    DSP48_X0Y20          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg/CLK
                         clock pessimism              0.395     5.226    
                         clock uncertainty           -0.197     5.029    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450     4.579    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg
  -------------------------------------------------------------------
                         required time                          4.579    
                         arrival time                          -4.407    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.184ns (22.317%)  route 4.121ns (77.683%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 4.830 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          0.912     2.359    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X36Y60         LUT3 (Prop_lut3_I1_O)        0.153     2.512 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.344     2.856    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[9]
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.327     3.183 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[9]_INST_0/O
                         net (fo=8, routed)           1.222     4.405    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/x[9]
    DSP48_X0Y22          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.645 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.807    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324     1.483 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639     3.122    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.617     4.830    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/clk
    DSP48_X0Y22          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg/CLK
                         clock pessimism              0.395     5.225    
                         clock uncertainty           -0.197     5.028    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450     4.578    design_1_i/fpu_long_wrapper_0/inst/u0/u_fmadd_pipe/fmadd_fmul/hylx_reg_reg
  -------------------------------------------------------------------
                         required time                          4.578    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 1.186ns (22.383%)  route 4.113ns (77.617%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 4.830 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          1.060     2.507    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.150     2.657 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.168     2.825    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[8]
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.332     3.157 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[8]_INST_0/O
                         net (fo=8, routed)           1.241     4.398    design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/x[8]
    DSP48_X0Y21          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.645 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.807    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324     1.483 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639     3.122    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.617     4.830    design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/clk
    DSP48_X0Y21          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/CLK
                         clock pessimism              0.395     5.225    
                         clock uncertainty           -0.197     5.028    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450     4.578    design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg
  -------------------------------------------------------------------
                         required time                          4.578    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.299ns  (logic 1.186ns (22.383%)  route 4.113ns (77.617%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 4.831 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          1.060     2.507    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.150     2.657 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.168     2.825    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_exec_if_in\\.rd1[8]
    SLICE_X35Y60         LUT6 (Prop_lut6_I5_O)        0.332     3.157 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[8]_INST_0/O
                         net (fo=8, routed)           1.241     4.398    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/x[8]
    DSP48_X0Y20          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.645 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.807    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324     1.483 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639     3.122    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.618     4.831    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/clk
    DSP48_X0Y20          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg/CLK
                         clock pessimism              0.395     5.226    
                         clock uncertainty           -0.197     5.029    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450     4.579    design_1_i/fpu_long_wrapper_0/inst/u0/u_fsqrt_pipe/fsqrt_fmul/hxly_reg_reg
  -------------------------------------------------------------------
                         required time                          4.579    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 1.155ns (21.910%)  route 4.117ns (78.090%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 4.830 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.639    -0.901    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X35Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1_reg[1]/Q
                         net (fo=3, routed)           0.845     0.400    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rs1[1]
    SLICE_X36Y57         LUT5 (Prop_lut5_I1_O)        0.124     0.524 f  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.799     1.323    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_4_n_0
    SLICE_X36Y58         LUT5 (Prop_lut5_I4_O)        0.124     1.447 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[7]_INST_0_i_1/O
                         net (fo=96, routed)          0.938     2.385    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/forward_rd1_e
    SLICE_X32Y57         LUT3 (Prop_lut3_I1_O)        0.119     2.504 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/output_data[4]_INST_0/O
                         net (fo=11, routed)          0.445     2.949    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.rd1_reg[7]_0[3]
    SLICE_X32Y58         LUT6 (Prop_lut6_I5_O)        0.332     3.281 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd1[4]_INST_0/O
                         net (fo=8, routed)           1.090     4.371    design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/x[4]
    DSP48_X0Y21          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.645 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.807    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -7.324     1.483 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.639     3.122    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.213 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        1.617     4.830    design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/clk
    DSP48_X0Y21          DSP48E1                                      r  design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg/CLK
                         clock pessimism              0.395     5.225    
                         clock uncertainty           -0.197     5.028    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450     4.578    design_1_i/fpu_long_wrapper_0/inst/u0/u_fnmadd_pipe/u0/fmadd_fmul/hylx_reg_reg
  -------------------------------------------------------------------
                         required time                          4.578    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  0.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.921ns  (arrival time - required time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@12.468ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 5.394 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 11.867 - 12.468 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.717 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.157    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.779 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.278    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.304 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.564    11.867    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X50Y59         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164    12.031 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[27]/Q
                         net (fo=1, routed)           0.114    12.146    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3[27]
    SLICE_X50Y57         LUT6 (Prop_lut6_I5_O)        0.045    12.191 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd3[27]_INST_0/O
                         net (fo=1, routed)           0.000    12.191    design_1_i/fpu_long_wrapper_0/inst/u0/z[27]
    SLICE_X50Y57         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.834     5.394    design_1_i/fpu_long_wrapper_0/inst/u0/clk
    SLICE_X50Y57         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[27]/C
                         clock pessimism              0.557     5.951    
                         clock uncertainty            0.197     6.148    
    SLICE_X50Y57         FDRE (Hold_fdre_C_D)         0.121     6.269    design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[27]
  -------------------------------------------------------------------
                         required time                         -6.269    
                         arrival time                          12.191    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.948ns  (arrival time - required time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@12.468ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 5.397 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 11.869 - 12.468 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.717 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.157    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.779 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.278    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.304 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.566    11.869    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X49Y56         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141    12.010 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[9]/Q
                         net (fo=1, routed)           0.136    12.146    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3[9]
    SLICE_X49Y55         LUT6 (Prop_lut6_I5_O)        0.045    12.191 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd3[9]_INST_0/O
                         net (fo=1, routed)           0.000    12.191    design_1_i/fpu_long_wrapper_0/inst/u0/z[9]
    SLICE_X49Y55         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.837     5.397    design_1_i/fpu_long_wrapper_0/inst/u0/clk
    SLICE_X49Y55         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[9]/C
                         clock pessimism              0.557     5.954    
                         clock uncertainty            0.197     6.151    
    SLICE_X49Y55         FDRE (Hold_fdre_C_D)         0.092     6.243    design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.243    
                         arrival time                          12.191    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.962ns  (arrival time - required time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@12.468ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.709%)  route 0.148ns (44.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 5.395 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 11.869 - 12.468 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.717 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.157    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.779 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.278    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.304 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.566    11.869    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X48Y56         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.141    12.010 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[5]/Q
                         net (fo=1, routed)           0.148    12.158    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3[5]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.045    12.203 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd3[5]_INST_0/O
                         net (fo=1, routed)           0.000    12.203    design_1_i/fpu_long_wrapper_0/inst/u0/z[5]
    SLICE_X51Y56         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.835     5.395    design_1_i/fpu_long_wrapper_0/inst/u0/clk
    SLICE_X51Y56         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[5]/C
                         clock pessimism              0.557     5.952    
                         clock uncertainty            0.197     6.149    
    SLICE_X51Y56         FDRE (Hold_fdre_C_D)         0.092     6.241    design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.241    
                         arrival time                          12.203    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.989ns  (arrival time - required time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.funct5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/genblk1[1].funct5_reg_reg[2][1]_srl4___inst_u0_genblk1_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@12.468ns)
  Data Path Delay:        0.469ns  (logic 0.128ns (27.302%)  route 0.341ns (72.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 5.466 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 11.869 - 12.468 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.717 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.157    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.779 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.278    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.304 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.566    11.869    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X47Y56         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.funct5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.128    11.997 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.funct5_reg[1]/Q
                         net (fo=3, routed)           0.341    12.338    design_1_i/fpu_long_wrapper_0/inst/u0/funct5[1]
    SLICE_X50Y48         SRL16E                                       r  design_1_i/fpu_long_wrapper_0/inst/u0/genblk1[1].funct5_reg_reg[2][1]_srl4___inst_u0_genblk1_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.906     5.466    design_1_i/fpu_long_wrapper_0/inst/u0/clk
    SLICE_X50Y48         SRL16E                                       r  design_1_i/fpu_long_wrapper_0/inst/u0/genblk1[1].funct5_reg_reg[2][1]_srl4___inst_u0_genblk1_r_0/CLK
                         clock pessimism              0.557     6.023    
                         clock uncertainty            0.197     6.220    
    SLICE_X50Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.129     6.349    design_1_i/fpu_long_wrapper_0/inst/u0/genblk1[1].funct5_reg_reg[2][1]_srl4___inst_u0_genblk1_r_0
  -------------------------------------------------------------------
                         required time                         -6.349    
                         arrival time                          12.338    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             5.989ns  (arrival time - required time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@12.468ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.811%)  route 0.203ns (52.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 5.394 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 11.868 - 12.468 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.717 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.157    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.779 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.278    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.304 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.565    11.868    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X49Y57         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141    12.009 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[17]/Q
                         net (fo=1, routed)           0.203    12.212    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3[17]
    SLICE_X50Y57         LUT6 (Prop_lut6_I5_O)        0.045    12.257 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd3[17]_INST_0/O
                         net (fo=1, routed)           0.000    12.257    design_1_i/fpu_long_wrapper_0/inst/u0/z[17]
    SLICE_X50Y57         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.834     5.394    design_1_i/fpu_long_wrapper_0/inst/u0/clk
    SLICE_X50Y57         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[17]/C
                         clock pessimism              0.557     5.951    
                         clock uncertainty            0.197     6.148    
    SLICE_X50Y57         FDRE (Hold_fdre_C_D)         0.120     6.268    design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[17]
  -------------------------------------------------------------------
                         required time                         -6.268    
                         arrival time                          12.257    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.000ns  (arrival time - required time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@12.468ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (51.968%)  route 0.193ns (48.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 5.394 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 11.867 - 12.468 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.717 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.157    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.779 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.278    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.304 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.564    11.867    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X50Y58         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164    12.031 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[25]/Q
                         net (fo=1, routed)           0.193    12.224    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3[25]
    SLICE_X50Y57         LUT6 (Prop_lut6_I5_O)        0.045    12.269 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd3[25]_INST_0/O
                         net (fo=1, routed)           0.000    12.269    design_1_i/fpu_long_wrapper_0/inst/u0/z[25]
    SLICE_X50Y57         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.834     5.394    design_1_i/fpu_long_wrapper_0/inst/u0/clk
    SLICE_X50Y57         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[25]/C
                         clock pessimism              0.557     5.951    
                         clock uncertainty            0.197     6.148    
    SLICE_X50Y57         FDRE (Hold_fdre_C_D)         0.121     6.269    design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[25]
  -------------------------------------------------------------------
                         required time                         -6.269    
                         arrival time                          12.269    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.007ns  (arrival time - required time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@12.468ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.205%)  route 0.192ns (50.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 5.393 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 11.867 - 12.468 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.717 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.157    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.779 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.278    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.304 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.564    11.867    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X51Y59         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141    12.008 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[12]/Q
                         net (fo=1, routed)           0.192    12.200    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3[12]
    SLICE_X52Y57         LUT6 (Prop_lut6_I5_O)        0.045    12.245 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd3[12]_INST_0/O
                         net (fo=1, routed)           0.000    12.245    design_1_i/fpu_long_wrapper_0/inst/u0/z[12]
    SLICE_X52Y57         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.833     5.393    design_1_i/fpu_long_wrapper_0/inst/u0/clk
    SLICE_X52Y57         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[12]/C
                         clock pessimism              0.557     5.950    
                         clock uncertainty            0.197     6.147    
    SLICE_X52Y57         FDRE (Hold_fdre_C_D)         0.091     6.238    design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.238    
                         arrival time                          12.245    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.009ns  (arrival time - required time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@12.468ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.542%)  route 0.197ns (51.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 5.395 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 11.867 - 12.468 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.717 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.157    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.779 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.278    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.304 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.564    11.867    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X51Y58         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.141    12.008 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[24]/Q
                         net (fo=1, routed)           0.197    12.205    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3[24]
    SLICE_X51Y56         LUT6 (Prop_lut6_I5_O)        0.045    12.250 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd3[24]_INST_0/O
                         net (fo=1, routed)           0.000    12.250    design_1_i/fpu_long_wrapper_0/inst/u0/z[24]
    SLICE_X51Y56         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.835     5.395    design_1_i/fpu_long_wrapper_0/inst/u0/clk
    SLICE_X51Y56         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[24]/C
                         clock pessimism              0.557     5.952    
                         clock uncertainty            0.197     6.149    
    SLICE_X51Y56         FDRE (Hold_fdre_C_D)         0.092     6.241    design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.241    
                         arrival time                          12.250    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.012ns  (arrival time - required time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@12.468ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.384%)  route 0.198ns (51.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 5.393 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 11.867 - 12.468 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.717 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.157    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.779 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.278    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.304 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.564    11.867    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X51Y59         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141    12.008 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[22]/Q
                         net (fo=1, routed)           0.198    12.207    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3[22]
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.045    12.252 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd3[22]_INST_0/O
                         net (fo=1, routed)           0.000    12.252    design_1_i/fpu_long_wrapper_0/inst/u0/z[22]
    SLICE_X53Y59         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.833     5.393    design_1_i/fpu_long_wrapper_0/inst/u0/clk
    SLICE_X53Y59         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[22]/C
                         clock pessimism              0.557     5.950    
                         clock uncertainty            0.197     6.147    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.092     6.239    design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.239    
                         arrival time                          12.252    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.016ns  (arrival time - required time)
  Source:                 design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@6.234ns fall@12.468ns period=12.468ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.234ns  (clk_out2_design_1_clk_wiz_0_0 rise@6.234ns - clk_out1_design_1_clk_wiz_0_0 rise@12.468ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.867%)  route 0.179ns (46.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 5.393 - 6.234 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 11.866 - 12.468 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.717 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.157    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.779 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.278    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.304 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.563    11.866    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/clk
    SLICE_X50Y60         FDRE                                         r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.164    12.030 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3_reg[14]/Q
                         net (fo=1, routed)           0.179    12.209    design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/data_dispatch_if_out\\.fpu_rd3[14]
    SLICE_X53Y59         LUT6 (Prop_lut6_I5_O)        0.045    12.254 r  design_1_i/core_top_wrapper_0/inst/i_core_top/i_pipeline_register/fpu_rd3[14]_INST_0/O
                         net (fo=1, routed)           0.000    12.254    design_1_i/fpu_long_wrapper_0/inst/u0/z[14]
    SLICE_X53Y59         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      6.234     6.234 f  
    E3                                                0.000     6.234 f  sys_clock (IN)
                         net (fo=0)                   0.000     6.234    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     6.671 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     7.151    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.163     3.988 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.544     4.532    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     4.561 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2721, routed)        0.833     5.393    design_1_i/fpu_long_wrapper_0/inst/u0/clk
    SLICE_X53Y59         FDRE                                         r  design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[14]/C
                         clock pessimism              0.557     5.950    
                         clock uncertainty            0.197     6.147    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.091     6.238    design_1_i/fpu_long_wrapper_0/inst/u0/z_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.238    
                         arrival time                          12.254    
  -------------------------------------------------------------------
                         slack                                  6.016    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.438ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.456ns (32.021%)  route 0.968ns (67.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 10.936 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.620    -0.920    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.464 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.968     0.504    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y100        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.489    10.936    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X52Y100        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.488    11.424    
                         clock uncertainty           -0.077    11.347    
    SLICE_X52Y100        FDCE (Recov_fdce_C_CLR)     -0.405    10.942    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                 10.438    

Slack (MET) :             10.438ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.456ns (32.021%)  route 0.968ns (67.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 10.936 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.620    -0.920    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.464 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.968     0.504    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y100        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.489    10.936    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X52Y100        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.488    11.424    
                         clock uncertainty           -0.077    11.347    
    SLICE_X52Y100        FDCE (Recov_fdce_C_CLR)     -0.405    10.942    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                 10.438    

Slack (MET) :             10.438ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.456ns (32.021%)  route 0.968ns (67.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 10.936 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.620    -0.920    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.464 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.968     0.504    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X52Y100        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.489    10.936    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X52Y100        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.488    11.424    
                         clock uncertainty           -0.077    11.347    
    SLICE_X52Y100        FDCE (Recov_fdce_C_CLR)     -0.405    10.942    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                 10.438    

Slack (MET) :             10.442ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.456ns (32.119%)  route 0.964ns (67.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 10.936 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.620    -0.920    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.464 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.964     0.500    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y100        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.489    10.936    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y100        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.488    11.424    
                         clock uncertainty           -0.077    11.347    
    SLICE_X53Y100        FDCE (Recov_fdce_C_CLR)     -0.405    10.942    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 10.442    

Slack (MET) :             10.442ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.456ns (32.119%)  route 0.964ns (67.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 10.936 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.620    -0.920    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.464 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.964     0.500    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y100        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.489    10.936    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y100        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.488    11.424    
                         clock uncertainty           -0.077    11.347    
    SLICE_X53Y100        FDCE (Recov_fdce_C_CLR)     -0.405    10.942    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 10.442    

Slack (MET) :             10.442ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.456ns (32.119%)  route 0.964ns (67.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 10.936 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.620    -0.920    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.464 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.964     0.500    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y100        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.489    10.936    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y100        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.488    11.424    
                         clock uncertainty           -0.077    11.347    
    SLICE_X53Y100        FDCE (Recov_fdce_C_CLR)     -0.405    10.942    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 10.442    

Slack (MET) :             10.488ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.456ns (32.119%)  route 0.964ns (67.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 10.936 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.620    -0.920    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.456    -0.464 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.964     0.500    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y100        FDPE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.489    10.936    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y100        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.488    11.424    
                         clock uncertainty           -0.077    11.347    
    SLICE_X53Y100        FDPE (Recov_fdpe_C_PRE)     -0.359    10.988    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.988    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                 10.488    

Slack (MET) :             10.536ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.419ns (33.472%)  route 0.833ns (66.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.947 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.620    -0.920    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDPE (Prop_fdpe_C_Q)         0.419    -0.501 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.833     0.332    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y101        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.500    10.947    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.579    11.525    
                         clock uncertainty           -0.077    11.448    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.580    10.868    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                 10.536    

Slack (MET) :             10.536ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.419ns (33.472%)  route 0.833ns (66.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.947 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.620    -0.920    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDPE (Prop_fdpe_C_Q)         0.419    -0.501 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.833     0.332    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y101        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.500    10.947    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.579    11.525    
                         clock uncertainty           -0.077    11.448    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.580    10.868    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                 10.536    

Slack (MET) :             10.536ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@12.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.419ns (33.472%)  route 0.833ns (66.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.947 - 12.468 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.620    -0.920    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDPE (Prop_fdpe_C_Q)         0.419    -0.501 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.833     0.332    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X44Y101        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     12.468    12.468 r  
    E3                                                0.000    12.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.468    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.879 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.041    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.717 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.356    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.447 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.500    10.947    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.579    11.525    
                         clock uncertainty           -0.077    11.448    
    SLICE_X44Y101        FDCE (Recov_fdce_C_CLR)     -0.580    10.868    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                 10.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.522%)  route 0.266ns (67.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.563    -0.601    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.128    -0.473 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.266    -0.208    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X52Y101        FDPE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.828    -0.844    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X52Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.504    -0.340    
    SLICE_X52Y101        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.489    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.522%)  route 0.266ns (67.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.563    -0.601    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.128    -0.473 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.266    -0.208    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X52Y101        FDPE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.828    -0.844    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X52Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.504    -0.340    
    SLICE_X52Y101        FDPE (Remov_fdpe_C_PRE)     -0.149    -0.489    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.321%)  route 0.324ns (69.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.563    -0.601    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.324    -0.136    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y101        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.828    -0.844    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y101        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.432    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.321%)  route 0.324ns (69.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.563    -0.601    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.324    -0.136    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y101        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.828    -0.844    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y101        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.432    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.321%)  route 0.324ns (69.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.563    -0.601    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.324    -0.136    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y101        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.828    -0.844    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y101        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.432    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.321%)  route 0.324ns (69.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.563    -0.601    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.324    -0.136    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y101        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.828    -0.844    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y101        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.432    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.321%)  route 0.324ns (69.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.563    -0.601    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.324    -0.136    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y101        FDPE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.828    -0.844    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y101        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.435    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.770%)  route 0.386ns (73.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.563    -0.601    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.386    -0.074    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y100        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.828    -0.844    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y100        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.432    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.770%)  route 0.386ns (73.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.563    -0.601    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.386    -0.074    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y100        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.828    -0.844    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y100        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.432    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.234ns period=12.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.770%)  route 0.386ns (73.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.563    -0.601    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X44Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.386    -0.074    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X53Y100        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.828    -0.844    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X53Y100        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.504    -0.340    
    SLICE_X53Y100        FDCE (Remov_fdce_C_CLR)     -0.092    -0.432    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i_1
  To Clock:  clk_pll_i_1

Setup :            0  Failing Endpoints,  Worst Slack        8.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.456ns (16.810%)  route 2.257ns (83.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 15.795 - 12.000 ) 
    Source Clock Delay      (SCD):    4.066ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.704     4.066    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/CLK
    SLICE_X75Y100        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDPE (Prop_fdpe_C_Q)         0.456     4.522 f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=28, routed)          2.257     6.779    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    SLICE_X83Y86         FDCE                                         f  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.602    15.795    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X83Y86         FDCE                                         r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.169    15.964    
                         clock uncertainty           -0.053    15.912    
    SLICE_X83Y86         FDCE (Recov_fdce_C_CLR)     -0.405    15.507    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         15.507    
                         arrival time                          -6.779    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             10.133ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (recovery check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.478ns (38.021%)  route 0.779ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 15.699 - 12.000 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.626     3.988    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDPE (Prop_fdpe_C_Q)         0.478     4.466 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.779     5.245    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X38Y100        FDPE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.506    15.699    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X38Y100        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.264    15.963    
                         clock uncertainty           -0.053    15.910    
    SLICE_X38Y100        FDPE (Recov_fdpe_C_PRE)     -0.532    15.378    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                 10.133    

Slack (MET) :             10.133ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.478ns (38.021%)  route 0.779ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 15.699 - 12.000 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.626     3.988    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDPE (Prop_fdpe_C_Q)         0.478     4.466 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.779     5.245    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X38Y100        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.506    15.699    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X38Y100        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.264    15.963    
                         clock uncertainty           -0.053    15.910    
    SLICE_X38Y100        FDCE (Recov_fdce_C_CLR)     -0.532    15.378    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                 10.133    

Slack (MET) :             10.159ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.518ns (38.583%)  route 0.825ns (61.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 15.700 - 12.000 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.626     3.988    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X38Y100        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.518     4.506 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.825     5.331    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X36Y102        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.507    15.700    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X36Y102        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.247    15.947    
                         clock uncertainty           -0.053    15.894    
    SLICE_X36Y102        FDCE (Recov_fdce_C_CLR)     -0.405    15.489    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.489    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                 10.159    

Slack (MET) :             10.175ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.478ns (38.021%)  route 0.779ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 15.699 - 12.000 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.626     3.988    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y101        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDPE (Prop_fdpe_C_Q)         0.478     4.466 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.779     5.245    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X38Y100        FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.506    15.699    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X38Y100        FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.264    15.963    
                         clock uncertainty           -0.053    15.910    
    SLICE_X38Y100        FDCE (Recov_fdce_C_CLR)     -0.490    15.420    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         15.420    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                 10.175    

Slack (MET) :             10.205ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.518ns (38.583%)  route 0.825ns (61.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 15.700 - 12.000 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.626     3.988    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X38Y100        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.518     4.506 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.825     5.331    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X36Y102        FDPE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.507    15.700    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X36Y102        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.247    15.947    
                         clock uncertainty           -0.053    15.894    
    SLICE_X36Y102        FDPE (Recov_fdpe_C_PRE)     -0.359    15.535    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.535    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                 10.205    

Slack (MET) :             10.207ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.285%)  route 0.836ns (64.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 15.708 - 12.000 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.638     4.000    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X35Y96         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDPE (Prop_fdpe_C_Q)         0.456     4.456 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.836     5.293    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X40Y96         FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.515    15.708    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X40Y96         FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.249    15.957    
                         clock uncertainty           -0.053    15.905    
    SLICE_X40Y96         FDCE (Recov_fdce_C_CLR)     -0.405    15.500    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         15.500    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 10.207    

Slack (MET) :             10.248ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.518ns (39.384%)  route 0.797ns (60.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 15.699 - 12.000 ) 
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.626     3.988    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X38Y100        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDPE (Prop_fdpe_C_Q)         0.518     4.506 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.797     5.303    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X40Y102        FDPE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.506    15.699    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X40Y102        FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.264    15.963    
                         clock uncertainty           -0.053    15.910    
    SLICE_X40Y102        FDPE (Recov_fdpe_C_PRE)     -0.359    15.551    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         15.551    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                 10.248    

Slack (MET) :             10.253ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.285%)  route 0.836ns (64.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 15.708 - 12.000 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.638     4.000    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X35Y96         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDPE (Prop_fdpe_C_Q)         0.456     4.456 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.836     5.293    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X40Y96         FDPE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.515    15.708    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X40Y96         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.249    15.957    
                         clock uncertainty           -0.053    15.905    
    SLICE_X40Y96         FDPE (Recov_fdpe_C_PRE)     -0.359    15.546    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.546    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 10.253    

Slack (MET) :             10.253ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i_1 rise@12.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        1.292ns  (logic 0.456ns (35.285%)  route 0.836ns (64.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.708ns = ( 15.708 - 12.000 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.809     1.809    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.664     1.666    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     1.754 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.281     3.035    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127     3.162 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.841     4.003    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     0.547 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.719     2.266    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.362 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.638     4.000    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X35Y96         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDPE (Prop_fdpe_C_Q)         0.456     4.456 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.836     5.293    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X40Y96         FDPE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        1.683    13.683    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694     9.989 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    11.912    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.003 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           1.541    13.544    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    13.627 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.205    14.832    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081    14.913 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.799    15.712    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.249    12.463 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.639    14.102    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.193 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        1.515    15.708    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X40Y96         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.249    15.957    
                         clock uncertainty           -0.053    15.905    
    SLICE_X40Y96         FDPE (Recov_fdpe_C_PRE)     -0.359    15.546    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         15.546    
                         arrival time                          -5.293    
  -------------------------------------------------------------------
                         slack                                 10.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.403%)  route 0.136ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.560     1.300    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y84         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.428 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.136     1.564    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y85         FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.830     1.864    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X46Y85         FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.549     1.315    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.121     1.194    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.403%)  route 0.136ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.560     1.300    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y84         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.428 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.136     1.564    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y85         FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.830     1.864    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X46Y85         FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.549     1.315    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.121     1.194    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.403%)  route 0.136ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.560     1.300    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y84         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.428 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.136     1.564    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y85         FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.830     1.864    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X46Y85         FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.549     1.315    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.121     1.194    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.403%)  route 0.136ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.560     1.300    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y84         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.428 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.136     1.564    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X46Y85         FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.830     1.864    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X46Y85         FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.549     1.315    
    SLICE_X46Y85         FDCE (Remov_fdce_C_CLR)     -0.121     1.194    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.568     1.308    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X35Y95         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDPE (Prop_fdpe_C_Q)         0.128     1.436 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.555    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X35Y96         FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.839     1.873    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X35Y96         FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.549     1.324    
    SLICE_X35Y96         FDCE (Remov_fdce_C_CLR)     -0.146     1.178    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.568     1.308    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X35Y95         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDPE (Prop_fdpe_C_Q)         0.128     1.436 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.555    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X35Y96         FDCE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.839     1.873    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X35Y96         FDCE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.549     1.324    
    SLICE_X35Y96         FDCE (Remov_fdce_C_CLR)     -0.146     1.178    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.568     1.308    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X35Y95         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDPE (Prop_fdpe_C_Q)         0.128     1.436 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.119     1.555    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X35Y96         FDPE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.839     1.873    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X35Y96         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.549     1.324    
    SLICE_X35Y96         FDPE (Remov_fdpe_C_PRE)     -0.149     1.175    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.403%)  route 0.136ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.560     1.300    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y84         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.428 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.136     1.564    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X47Y85         FDPE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.830     1.864    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X47Y85         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.549     1.315    
    SLICE_X47Y85         FDPE (Remov_fdpe_C_PRE)     -0.149     1.166    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.403%)  route 0.136ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.560     1.300    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y84         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.428 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.136     1.564    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X47Y85         FDPE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.830     1.864    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X47Y85         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.549     1.315    
    SLICE_X47Y85         FDPE (Remov_fdpe_C_PRE)     -0.149     1.166    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i_1 rise@0.000ns - clk_pll_i_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.403%)  route 0.136ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.624     0.624    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.564     0.566    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.616 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.394     1.010    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020     1.030 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.269     1.299    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083     0.215 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.499     0.714    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.740 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.560     1.300    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X47Y84         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDPE (Prop_fdpe_C_Q)         0.128     1.428 f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.136     1.564    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X47Y85         FDPE                                         f  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3513, routed)        0.898     0.898    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clk_out333m_cache_v_2_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/cache_v_7_0_0/inst/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1, routed)           0.833     0.835    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.888 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.437     1.325    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3_out
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043     1.368 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.494     1.862    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/pll_clk3
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.400     0.461 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/gen_ui_extra_clocks.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.544     1.005    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.034 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/u_bufg_clkdiv0/O
                         net (fo=6104, routed)        0.830     1.864    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X47Y85         FDPE                                         r  design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.549     1.315    
    SLICE_X47Y85         FDPE (Remov_fdpe_C_PRE)     -0.149     1.166    design_1_i/cache_v_7_0_0/inst/fifo_generator_0/U0/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.398    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i_1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        2.186ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        2.814ns  (logic 0.456ns (16.207%)  route 2.358ns (83.793%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100                                     0.000     0.000 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X75Y100        FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=28, routed)          2.358     2.814    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y1     PHY_CONTROL                                  r  design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y1     PHY_CONTROL                  0.000     5.000    design_1_i/cache_v_7_0_0/inst/mig_7series_0/u_cache_v_2_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  2.186    





