#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Mar 20 13:05:32 2015
# Process ID: 3464
# Log file: I:/SDR_P/6/sort_from_memiry/sort_from_memiry.runs/impl_1/embedded_ROM.vdi
# Journal file: I:/SDR_P/6/sort_from_memiry/sort_from_memiry.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source embedded_ROM.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'I:/SDR_P/6/sort_from_memiry/sort_from_memiry.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'block_ROM'
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this comm     and returns at least one valid object.
Finished Parsing XDC File [I:/SDR_P/3/HammingWeightProcess/HammingWeightProcess.srcs/constrs_1/imports/new/SDR_const.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'I:/SDR_P/6/sort_from_memiry/sort_from_memiry.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 462.781 ; gain = 0.961
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: be9a0a1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 910.938 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 42 cells.
Phase 2 Constant Propagation | Checksum: 197c38266

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 910.938 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 80 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 2 unconnected cells.
Phase 3 Sweep | Checksum: e726a605

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 910.938 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e726a605

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 910.938 ; gain = 0.000
Implement Debug Cores | Checksum: 113e6226b
Logic Optimization | Checksum: 113e6226b

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: e726a605

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 930.828 ; gain = 0.000
Ending Power Optimization Task | Checksum: e726a605

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 930.828 ; gain = 19.891
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 930.828 ; gain = 470.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 930.828 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file I:/SDR_P/6/sort_from_memiry/sort_from_memiry.runs/impl_1/embedded_ROM_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 9c0217da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 930.828 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 930.828 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 930.828 ; gain = 0.000

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 0e5f8f27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 930.828 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 0e5f8f27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.609 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 0e5f8f27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.624 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: c9029a40

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.624 . Memory (MB): peak = 933.988 ; gain = 3.160
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dab32bcc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.624 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 104f4ecc2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.624 . Memory (MB): peak = 933.988 ; gain = 3.160
Phase 2.1.2.1 Place Init Design | Checksum: 10df0c206

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 933.988 ; gain = 3.160
Phase 2.1.2 Build Placer Netlist Model | Checksum: 10df0c206

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 10df0c206

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.687 . Memory (MB): peak = 933.988 ; gain = 3.160
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 10df0c206

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.687 . Memory (MB): peak = 933.988 ; gain = 3.160
Phase 2.1 Placer Initialization Core | Checksum: 10df0c206

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.687 . Memory (MB): peak = 933.988 ; gain = 3.160
Phase 2 Placer Initialization | Checksum: 10df0c206

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.687 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 10c7ae682

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.890 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 10c7ae682

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.890 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: edda1c89

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.921 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: f70e2b00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.921 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: f70e2b00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.921 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 161c1956d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.936 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: f749bd59

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.936 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 106f6b1ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 106f6b1ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 106f6b1ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 106f6b1ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160
Phase 4.6 Small Shape Detail Placement | Checksum: 106f6b1ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 106f6b1ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160
Phase 4 Detail Placement | Checksum: 106f6b1ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: a8d1ce2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: a8d1ce2a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.060. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: ce7645e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160
Phase 5.2.2 Post Placement Optimization | Checksum: ce7645e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160
Phase 5.2 Post Commit Optimization | Checksum: ce7645e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: ce7645e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: ce7645e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: ce7645e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160
Phase 5.5 Placer Reporting | Checksum: ce7645e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 164cea2ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 164cea2ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160
Ending Placer Task | Checksum: 12b13c42b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 933.988 ; gain = 3.160
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 933.988 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 933.988 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 933.988 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 933.988 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ae88710e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1064.734 ; gain = 130.746

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ae88710e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1066.703 ; gain = 132.715

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ae88710e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1074.891 ; gain = 140.902
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c2d9dc67

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.707 ; gain = 143.719
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.01   | TNS=0      | WHS=-0.05  | THS=-1.18  |

Phase 2 Router Initialization | Checksum: 17a77ca44

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.707 ; gain = 143.719

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f4af1f3c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.707 ; gain = 143.719

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1e3fc18eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.707 ; gain = 143.719
INFO: [Route 35-57] Estimated Timing Summary | WNS=4      | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e3fc18eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.707 ; gain = 143.719
Phase 4 Rip-up And Reroute | Checksum: 1e3fc18eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.707 ; gain = 143.719

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 21555fe13

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.707 ; gain = 143.719
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.06   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 21555fe13

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.707 ; gain = 143.719

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 21555fe13

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.707 ; gain = 143.719

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 261aefd1c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.707 ; gain = 143.719
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.06   | TNS=0      | WHS=0.233  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 261aefd1c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.707 ; gain = 143.719

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0107934 %
  Global Horizontal Routing Utilization  = 0.0123615 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 261aefd1c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.707 ; gain = 143.719

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 261aefd1c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1078.465 ; gain = 144.477

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1e613ded4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1078.465 ; gain = 144.477

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.06   | TNS=0      | WHS=0.233  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1e613ded4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1078.465 ; gain = 144.477
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1078.465 ; gain = 144.477
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 32 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1078.465 ; gain = 144.477
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1078.465 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file I:/SDR_P/6/sort_from_memiry/sort_from_memiry.runs/impl_1/embedded_ROM_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Fri Mar 20 13:06:16 2015...
