###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       146924   # Number of WRITE/WRITEP commands
num_reads_done                 =       498693   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       391440   # Number of read row buffer hits
num_read_cmds                  =       498696   # Number of READ/READP commands
num_writes_done                =       147037   # Number of read requests issued
num_write_row_hits             =       115434   # Number of write row buffer hits
num_act_cmds                   =       139215   # Number of ACT commands
num_pre_cmds                   =       139189   # Number of PRE commands
num_ondemand_pres              =       115740   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9383739   # Cyles of rank active rank.0
rank_active_cycles.1           =      9100338   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       616261   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       899662   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       600902   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4787   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2728   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3338   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1213   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1157   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1932   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3217   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1410   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1182   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23922   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          400   # Write cmd latency (cycles)
write_latency[40-59]           =          759   # Write cmd latency (cycles)
write_latency[60-79]           =         1625   # Write cmd latency (cycles)
write_latency[80-99]           =         3172   # Write cmd latency (cycles)
write_latency[100-119]         =         4596   # Write cmd latency (cycles)
write_latency[120-139]         =         6388   # Write cmd latency (cycles)
write_latency[140-159]         =         8307   # Write cmd latency (cycles)
write_latency[160-179]         =         8632   # Write cmd latency (cycles)
write_latency[180-199]         =         9078   # Write cmd latency (cycles)
write_latency[200-]            =       103954   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       222963   # Read request latency (cycles)
read_latency[40-59]            =        69796   # Read request latency (cycles)
read_latency[60-79]            =        72790   # Read request latency (cycles)
read_latency[80-99]            =        24427   # Read request latency (cycles)
read_latency[100-119]          =        17669   # Read request latency (cycles)
read_latency[120-139]          =        15295   # Read request latency (cycles)
read_latency[140-159]          =         8346   # Read request latency (cycles)
read_latency[160-179]          =         6416   # Read request latency (cycles)
read_latency[180-199]          =         5276   # Read request latency (cycles)
read_latency[200-]             =        55714   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.33445e+08   # Write energy
read_energy                    =  2.01074e+09   # Read energy
act_energy                     =  3.80892e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.95805e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.31838e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85545e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67861e+09   # Active standby energy rank.1
average_read_latency           =      99.7589   # Average read request latency (cycles)
average_interarrival           =      15.4848   # Average request interarrival latency (cycles)
total_energy                   =  1.60914e+10   # Total energy (pJ)
average_power                  =      1609.14   # Average power (mW)
average_bandwidth              =      5.51023   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       146125   # Number of WRITE/WRITEP commands
num_reads_done                 =       485938   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       374150   # Number of read row buffer hits
num_read_cmds                  =       485938   # Number of READ/READP commands
num_writes_done                =       146216   # Number of read requests issued
num_write_row_hits             =       112458   # Number of write row buffer hits
num_act_cmds                   =       145954   # Number of ACT commands
num_pre_cmds                   =       145924   # Number of PRE commands
num_ondemand_pres              =       123738   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9224011   # Cyles of rank active rank.0
rank_active_cycles.1           =      9235111   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       775989   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       764889   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       586718   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5491   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2672   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3373   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1202   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1110   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1961   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3227   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1415   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1204   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23827   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           15   # Write cmd latency (cycles)
write_latency[20-39]           =          386   # Write cmd latency (cycles)
write_latency[40-59]           =          630   # Write cmd latency (cycles)
write_latency[60-79]           =         1442   # Write cmd latency (cycles)
write_latency[80-99]           =         3023   # Write cmd latency (cycles)
write_latency[100-119]         =         4482   # Write cmd latency (cycles)
write_latency[120-139]         =         6513   # Write cmd latency (cycles)
write_latency[140-159]         =         8014   # Write cmd latency (cycles)
write_latency[160-179]         =         8684   # Write cmd latency (cycles)
write_latency[180-199]         =         9118   # Write cmd latency (cycles)
write_latency[200-]            =       103818   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       216814   # Read request latency (cycles)
read_latency[40-59]            =        66593   # Read request latency (cycles)
read_latency[60-79]            =        76339   # Read request latency (cycles)
read_latency[80-99]            =        24076   # Read request latency (cycles)
read_latency[100-119]          =        18383   # Read request latency (cycles)
read_latency[120-139]          =        15066   # Read request latency (cycles)
read_latency[140-159]          =         7896   # Read request latency (cycles)
read_latency[160-179]          =         6282   # Read request latency (cycles)
read_latency[180-199]          =         5058   # Read request latency (cycles)
read_latency[200-]             =        49431   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.29456e+08   # Write energy
read_energy                    =   1.9593e+09   # Read energy
act_energy                     =   3.9933e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.72475e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.67147e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75578e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76271e+09   # Active standby energy rank.1
average_read_latency           =      93.5133   # Average read request latency (cycles)
average_interarrival           =      15.8177   # Average request interarrival latency (cycles)
total_energy                   =  1.60509e+10   # Total energy (pJ)
average_power                  =      1605.09   # Average power (mW)
average_bandwidth              =      5.39438   # Average bandwidth
