Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6f9459c2f1ae4f8dbca6c5a17bd1d9ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot t_balloon_behav xil_defaultlib.t_balloon xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'i_Seed_Data' [X:/EC551/vga_demo/vga_demo.srcs/sources_1/new/balloon.v:42]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'o_LFSR_Data' [X:/EC551/vga_demo/vga_demo.srcs/sources_1/new/balloon.v:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "X:/EC551/vga_demo/vga_demo.srcs/sources_1/new/LFSR.v" Line 1. Module LFSR doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.balloon
Compiling module xil_defaultlib.t_balloon
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_balloon_behav
