Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Sat Sep 19 22:12:00 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file partA_wrapper_timing_summary_routed.rpt -rpx partA_wrapper_timing_summary_routed.rpx
| Design       : partA_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.478        0.000                      0                 2591        0.072        0.000                      0                 2591        4.020        0.000                       0                  1214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.478        0.000                      0                 2591        0.072        0.000                      0                 2591        4.020        0.000                       0                  1214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Example/current_state_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/current_state_reg[69]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.113ns (26.702%)  route 5.800ns (73.298%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.839     3.133    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X3Y2           FDRE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     3.552 r  partA_i/OLED_ip_0/inst/Example/current_state_reg[62]/Q
                         net (fo=23, routed)          1.344     4.896    partA_i/OLED_ip_0/inst/Example/current_state[62]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.322     5.218 f  partA_i/OLED_ip_0/inst/Example/current_state[88]_i_17/O
                         net (fo=4, routed)           0.853     6.070    partA_i/OLED_ip_0/inst/Example/current_state[88]_i_17_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.328     6.398 f  partA_i/OLED_ip_0/inst/Example/temp_char[7]_i_13/O
                         net (fo=2, routed)           0.914     7.312    partA_i/OLED_ip_0/inst/Example/temp_char[7]_i_13_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.150     7.462 r  partA_i/OLED_ip_0/inst/Example/current_state[70]_i_11/O
                         net (fo=3, routed)           0.596     8.058    partA_i/OLED_ip_0/inst/Example/current_state[70]_i_11_n_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.326     8.384 f  partA_i/OLED_ip_0/inst/Example/current_state[57]_i_7/O
                         net (fo=2, routed)           0.410     8.794    partA_i/OLED_ip_0/inst/Example/current_state[57]_i_7_n_0
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.118     8.912 r  partA_i/OLED_ip_0/inst/Example/current_state[57]_i_2/O
                         net (fo=6, routed)           0.609     9.521    partA_i/OLED_ip_0/inst/Example/current_state[57]_i_2_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.326     9.847 r  partA_i/OLED_ip_0/inst/Example/current_state[59]_i_2/O
                         net (fo=7, routed)           0.440    10.288    partA_i/OLED_ip_0/inst/Example/SPI_COMP/current_state_reg[52]
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124    10.412 r  partA_i/OLED_ip_0/inst/Example/SPI_COMP/current_state[84]_i_1/O
                         net (fo=4, routed)           0.634    11.046    partA_i/OLED_ip_0/inst/Example/SPI_COMP_n_2
    SLICE_X3Y4           FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[69]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.659    12.839    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X3Y4           FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[69]/C
                         clock pessimism              0.268    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X3Y4           FDSE (Setup_fdse_C_S)       -0.429    12.524    partA_i/OLED_ip_0/inst/Example/current_state_reg[69]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Example/current_state_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/current_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.027ns  (logic 2.142ns (26.684%)  route 5.885ns (73.316%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.839     3.133    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X3Y2           FDRE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     3.552 r  partA_i/OLED_ip_0/inst/Example/current_state_reg[62]/Q
                         net (fo=23, routed)          1.344     4.896    partA_i/OLED_ip_0/inst/Example/current_state[62]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.322     5.218 f  partA_i/OLED_ip_0/inst/Example/current_state[88]_i_17/O
                         net (fo=4, routed)           0.853     6.070    partA_i/OLED_ip_0/inst/Example/current_state[88]_i_17_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.328     6.398 f  partA_i/OLED_ip_0/inst/Example/temp_char[7]_i_13/O
                         net (fo=2, routed)           0.914     7.312    partA_i/OLED_ip_0/inst/Example/temp_char[7]_i_13_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.150     7.462 r  partA_i/OLED_ip_0/inst/Example/current_state[70]_i_11/O
                         net (fo=3, routed)           0.596     8.058    partA_i/OLED_ip_0/inst/Example/current_state[70]_i_11_n_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.326     8.384 f  partA_i/OLED_ip_0/inst/Example/current_state[57]_i_7/O
                         net (fo=2, routed)           0.410     8.794    partA_i/OLED_ip_0/inst/Example/current_state[57]_i_7_n_0
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.118     8.912 r  partA_i/OLED_ip_0/inst/Example/current_state[57]_i_2/O
                         net (fo=6, routed)           0.609     9.521    partA_i/OLED_ip_0/inst/Example/current_state[57]_i_2_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.326     9.847 r  partA_i/OLED_ip_0/inst/Example/current_state[59]_i_2/O
                         net (fo=7, routed)           0.692    10.540    partA_i/OLED_ip_0/inst/Example/current_state[59]_i_2_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.153    10.693 r  partA_i/OLED_ip_0/inst/Example/current_state[9]_i_1__0/O
                         net (fo=1, routed)           0.467    11.160    partA_i/OLED_ip_0/inst/Example/current_state[9]_i_1__0_n_0
    SLICE_X2Y4           FDRE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.659    12.839    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X2Y4           FDRE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[9]/C
                         clock pessimism              0.268    13.107    
                         clock uncertainty           -0.154    12.953    
    SLICE_X2Y4           FDRE (Setup_fdre_C_D)       -0.235    12.718    partA_i/OLED_ip_0/inst/Example/current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Example/current_state_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/current_state_reg[43]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 2.113ns (27.113%)  route 5.680ns (72.887%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.839     3.133    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X3Y2           FDRE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     3.552 r  partA_i/OLED_ip_0/inst/Example/current_state_reg[62]/Q
                         net (fo=23, routed)          1.344     4.896    partA_i/OLED_ip_0/inst/Example/current_state[62]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.322     5.218 f  partA_i/OLED_ip_0/inst/Example/current_state[88]_i_17/O
                         net (fo=4, routed)           0.853     6.070    partA_i/OLED_ip_0/inst/Example/current_state[88]_i_17_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.328     6.398 f  partA_i/OLED_ip_0/inst/Example/temp_char[7]_i_13/O
                         net (fo=2, routed)           0.914     7.312    partA_i/OLED_ip_0/inst/Example/temp_char[7]_i_13_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.150     7.462 r  partA_i/OLED_ip_0/inst/Example/current_state[70]_i_11/O
                         net (fo=3, routed)           0.596     8.058    partA_i/OLED_ip_0/inst/Example/current_state[70]_i_11_n_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.326     8.384 f  partA_i/OLED_ip_0/inst/Example/current_state[57]_i_7/O
                         net (fo=2, routed)           0.410     8.794    partA_i/OLED_ip_0/inst/Example/current_state[57]_i_7_n_0
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.118     8.912 r  partA_i/OLED_ip_0/inst/Example/current_state[57]_i_2/O
                         net (fo=6, routed)           0.609     9.521    partA_i/OLED_ip_0/inst/Example/current_state[57]_i_2_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.326     9.847 r  partA_i/OLED_ip_0/inst/Example/current_state[59]_i_2/O
                         net (fo=7, routed)           0.440    10.288    partA_i/OLED_ip_0/inst/Example/SPI_COMP/current_state_reg[52]
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124    10.412 r  partA_i/OLED_ip_0/inst/Example/SPI_COMP/current_state[84]_i_1/O
                         net (fo=4, routed)           0.514    10.926    partA_i/OLED_ip_0/inst/Example/SPI_COMP_n_2
    SLICE_X5Y4           FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[43]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.658    12.837    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X5Y4           FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[43]/C
                         clock pessimism              0.229    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X5Y4           FDSE (Setup_fdse_C_S)       -0.429    12.484    partA_i/OLED_ip_0/inst/Example/current_state_reg[43]
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Example/current_state_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/current_state_reg[82]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 2.113ns (27.113%)  route 5.680ns (72.887%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.839     3.133    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X3Y2           FDRE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     3.552 r  partA_i/OLED_ip_0/inst/Example/current_state_reg[62]/Q
                         net (fo=23, routed)          1.344     4.896    partA_i/OLED_ip_0/inst/Example/current_state[62]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.322     5.218 f  partA_i/OLED_ip_0/inst/Example/current_state[88]_i_17/O
                         net (fo=4, routed)           0.853     6.070    partA_i/OLED_ip_0/inst/Example/current_state[88]_i_17_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.328     6.398 f  partA_i/OLED_ip_0/inst/Example/temp_char[7]_i_13/O
                         net (fo=2, routed)           0.914     7.312    partA_i/OLED_ip_0/inst/Example/temp_char[7]_i_13_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.150     7.462 r  partA_i/OLED_ip_0/inst/Example/current_state[70]_i_11/O
                         net (fo=3, routed)           0.596     8.058    partA_i/OLED_ip_0/inst/Example/current_state[70]_i_11_n_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.326     8.384 f  partA_i/OLED_ip_0/inst/Example/current_state[57]_i_7/O
                         net (fo=2, routed)           0.410     8.794    partA_i/OLED_ip_0/inst/Example/current_state[57]_i_7_n_0
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.118     8.912 r  partA_i/OLED_ip_0/inst/Example/current_state[57]_i_2/O
                         net (fo=6, routed)           0.609     9.521    partA_i/OLED_ip_0/inst/Example/current_state[57]_i_2_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.326     9.847 r  partA_i/OLED_ip_0/inst/Example/current_state[59]_i_2/O
                         net (fo=7, routed)           0.440    10.288    partA_i/OLED_ip_0/inst/Example/SPI_COMP/current_state_reg[52]
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124    10.412 r  partA_i/OLED_ip_0/inst/Example/SPI_COMP/current_state[84]_i_1/O
                         net (fo=4, routed)           0.514    10.926    partA_i/OLED_ip_0/inst/Example/SPI_COMP_n_2
    SLICE_X5Y4           FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[82]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.658    12.837    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X5Y4           FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[82]/C
                         clock pessimism              0.229    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X5Y4           FDSE (Setup_fdse_C_S)       -0.429    12.484    partA_i/OLED_ip_0/inst/Example/current_state_reg[82]
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Example/current_state_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Example/current_state_reg[84]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 2.113ns (27.113%)  route 5.680ns (72.887%))
  Logic Levels:           7  (LUT2=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.839     3.133    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X3Y2           FDRE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.419     3.552 r  partA_i/OLED_ip_0/inst/Example/current_state_reg[62]/Q
                         net (fo=23, routed)          1.344     4.896    partA_i/OLED_ip_0/inst/Example/current_state[62]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.322     5.218 f  partA_i/OLED_ip_0/inst/Example/current_state[88]_i_17/O
                         net (fo=4, routed)           0.853     6.070    partA_i/OLED_ip_0/inst/Example/current_state[88]_i_17_n_0
    SLICE_X9Y7           LUT6 (Prop_lut6_I0_O)        0.328     6.398 f  partA_i/OLED_ip_0/inst/Example/temp_char[7]_i_13/O
                         net (fo=2, routed)           0.914     7.312    partA_i/OLED_ip_0/inst/Example/temp_char[7]_i_13_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I3_O)        0.150     7.462 r  partA_i/OLED_ip_0/inst/Example/current_state[70]_i_11/O
                         net (fo=3, routed)           0.596     8.058    partA_i/OLED_ip_0/inst/Example/current_state[70]_i_11_n_0
    SLICE_X1Y7           LUT2 (Prop_lut2_I1_O)        0.326     8.384 f  partA_i/OLED_ip_0/inst/Example/current_state[57]_i_7/O
                         net (fo=2, routed)           0.410     8.794    partA_i/OLED_ip_0/inst/Example/current_state[57]_i_7_n_0
    SLICE_X1Y6           LUT3 (Prop_lut3_I2_O)        0.118     8.912 r  partA_i/OLED_ip_0/inst/Example/current_state[57]_i_2/O
                         net (fo=6, routed)           0.609     9.521    partA_i/OLED_ip_0/inst/Example/current_state[57]_i_2_n_0
    SLICE_X1Y4           LUT3 (Prop_lut3_I0_O)        0.326     9.847 r  partA_i/OLED_ip_0/inst/Example/current_state[59]_i_2/O
                         net (fo=7, routed)           0.440    10.288    partA_i/OLED_ip_0/inst/Example/SPI_COMP/current_state_reg[52]
    SLICE_X3Y4           LUT3 (Prop_lut3_I1_O)        0.124    10.412 r  partA_i/OLED_ip_0/inst/Example/SPI_COMP/current_state[84]_i_1/O
                         net (fo=4, routed)           0.514    10.926    partA_i/OLED_ip_0/inst/Example/SPI_COMP_n_2
    SLICE_X5Y4           FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[84]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.658    12.837    partA_i/OLED_ip_0/inst/Example/CLK
    SLICE_X5Y4           FDSE                                         r  partA_i/OLED_ip_0/inst/Example/current_state_reg[84]/C
                         clock pessimism              0.229    13.067    
                         clock uncertainty           -0.154    12.913    
    SLICE_X5Y4           FDSE (Setup_fdse_C_S)       -0.429    12.484    partA_i/OLED_ip_0/inst/Example/current_state_reg[84]
  -------------------------------------------------------------------
                         required time                         12.484    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  1.558    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 1.636ns (20.487%)  route 6.350ns (79.513%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.753     3.047    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X16Y38         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDRE (Prop_fdre_C_Q)         0.518     3.565 f  partA_i/OLED_ip_0/inst/Init/current_state_reg[52]/Q
                         net (fo=63, routed)          1.701     5.266    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[52]
    SLICE_X7Y48          LUT6 (Prop_lut6_I1_O)        0.124     5.390 f  partA_i/OLED_ip_0/inst/Init/current_state[38]_i_25/O
                         net (fo=2, routed)           0.518     5.908    partA_i/OLED_ip_0/inst/Init/current_state[38]_i_25_n_0
    SLICE_X6Y48          LUT2 (Prop_lut2_I0_O)        0.150     6.058 f  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_49/O
                         net (fo=1, routed)           0.854     6.912    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_49_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.348     7.260 r  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_28/O
                         net (fo=1, routed)           0.428     7.688    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_28_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.124     7.812 r  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_9/O
                         net (fo=1, routed)           0.714     8.526    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_9_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.650 r  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.765     9.415    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_4_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.539 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.455     9.994    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X12Y40         LUT4 (Prop_lut4_I0_O)        0.124    10.118 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.914    11.033    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X13Y35         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.575    12.755    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X13Y35         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[54]/C
                         clock pessimism              0.229    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X13Y35         FDRE (Setup_fdre_C_CE)      -0.205    12.625    partA_i/OLED_ip_0/inst/Init/after_state_reg[54]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                         -11.033    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 1.636ns (20.532%)  route 6.332ns (79.468%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.753     3.047    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X16Y38         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDRE (Prop_fdre_C_Q)         0.518     3.565 f  partA_i/OLED_ip_0/inst/Init/current_state_reg[52]/Q
                         net (fo=63, routed)          1.701     5.266    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[52]
    SLICE_X7Y48          LUT6 (Prop_lut6_I1_O)        0.124     5.390 f  partA_i/OLED_ip_0/inst/Init/current_state[38]_i_25/O
                         net (fo=2, routed)           0.518     5.908    partA_i/OLED_ip_0/inst/Init/current_state[38]_i_25_n_0
    SLICE_X6Y48          LUT2 (Prop_lut2_I0_O)        0.150     6.058 f  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_49/O
                         net (fo=1, routed)           0.854     6.912    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_49_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.348     7.260 r  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_28/O
                         net (fo=1, routed)           0.428     7.688    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_28_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.124     7.812 r  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_9/O
                         net (fo=1, routed)           0.714     8.526    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_9_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.650 r  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.765     9.415    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_4_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.539 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.455     9.994    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X12Y40         LUT4 (Prop_lut4_I0_O)        0.124    10.118 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.897    11.015    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X15Y36         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.575    12.755    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X15Y36         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[48]/C
                         clock pessimism              0.229    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X15Y36         FDRE (Setup_fdre_C_CE)      -0.205    12.625    partA_i/OLED_ip_0/inst/Init/after_state_reg[48]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 1.747ns (21.940%)  route 6.216ns (78.060%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.754     3.048    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X14Y38         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.478     3.526 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[64]/Q
                         net (fo=54, routed)          1.579     5.105    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[64]
    SLICE_X5Y48          LUT6 (Prop_lut6_I2_O)        0.295     5.400 f  partA_i/OLED_ip_0/inst/Init/current_state[19]_i_32/O
                         net (fo=1, routed)           0.402     5.802    partA_i/OLED_ip_0/inst/Init/current_state[19]_i_32_n_0
    SLICE_X5Y48          LUT3 (Prop_lut3_I0_O)        0.124     5.926 f  partA_i/OLED_ip_0/inst/Init/current_state[19]_i_24/O
                         net (fo=4, routed)           0.772     6.698    partA_i/OLED_ip_0/inst/Init/current_state[19]_i_24_n_0
    SLICE_X4Y48          LUT2 (Prop_lut2_I0_O)        0.150     6.848 f  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_26/O
                         net (fo=3, routed)           0.607     7.456    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_26_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I0_O)        0.328     7.784 r  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_9/O
                         net (fo=1, routed)           0.714     8.498    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_9_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.765     9.387    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_4_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.511 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.455     9.966    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X12Y40         LUT4 (Prop_lut4_I0_O)        0.124    10.090 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.921    11.011    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X16Y36         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.575    12.755    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X16Y36         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[37]/C
                         clock pessimism              0.229    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X16Y36         FDRE (Setup_fdre_C_CE)      -0.169    12.661    partA_i/OLED_ip_0/inst/Init/after_state_reg[37]
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                         -11.011    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[81]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 1.636ns (20.660%)  route 6.283ns (79.340%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.753     3.047    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X16Y38         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDRE (Prop_fdre_C_Q)         0.518     3.565 f  partA_i/OLED_ip_0/inst/Init/current_state_reg[52]/Q
                         net (fo=63, routed)          1.701     5.266    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[52]
    SLICE_X7Y48          LUT6 (Prop_lut6_I1_O)        0.124     5.390 f  partA_i/OLED_ip_0/inst/Init/current_state[38]_i_25/O
                         net (fo=2, routed)           0.518     5.908    partA_i/OLED_ip_0/inst/Init/current_state[38]_i_25_n_0
    SLICE_X6Y48          LUT2 (Prop_lut2_I0_O)        0.150     6.058 f  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_49/O
                         net (fo=1, routed)           0.854     6.912    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_49_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.348     7.260 r  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_28/O
                         net (fo=1, routed)           0.428     7.688    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_28_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.124     7.812 r  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_9/O
                         net (fo=1, routed)           0.714     8.526    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_9_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.650 r  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.765     9.415    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_4_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.539 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.455     9.994    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X12Y40         LUT4 (Prop_lut4_I0_O)        0.124    10.118 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.847    10.966    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X15Y37         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[81]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.576    12.755    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X15Y37         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[81]/C
                         clock pessimism              0.229    12.985    
                         clock uncertainty           -0.154    12.831    
    SLICE_X15Y37         FDRE (Setup_fdre_C_CE)      -0.205    12.626    partA_i/OLED_ip_0/inst/Init/after_state_reg[81]
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 partA_i/OLED_ip_0/inst/Init/current_state_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/OLED_ip_0/inst/Init/after_state_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 1.747ns (22.089%)  route 6.162ns (77.911%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.756ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.754     3.048    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X14Y38         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/current_state_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.478     3.526 r  partA_i/OLED_ip_0/inst/Init/current_state_reg[64]/Q
                         net (fo=54, routed)          1.579     5.105    partA_i/OLED_ip_0/inst/Init/current_state_reg_n_0_[64]
    SLICE_X5Y48          LUT6 (Prop_lut6_I2_O)        0.295     5.400 f  partA_i/OLED_ip_0/inst/Init/current_state[19]_i_32/O
                         net (fo=1, routed)           0.402     5.802    partA_i/OLED_ip_0/inst/Init/current_state[19]_i_32_n_0
    SLICE_X5Y48          LUT3 (Prop_lut3_I0_O)        0.124     5.926 f  partA_i/OLED_ip_0/inst/Init/current_state[19]_i_24/O
                         net (fo=4, routed)           0.772     6.698    partA_i/OLED_ip_0/inst/Init/current_state[19]_i_24_n_0
    SLICE_X4Y48          LUT2 (Prop_lut2_I0_O)        0.150     6.848 f  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_26/O
                         net (fo=3, routed)           0.607     7.456    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_26_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I0_O)        0.328     7.784 r  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_9/O
                         net (fo=1, routed)           0.714     8.498    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_9_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  partA_i/OLED_ip_0/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.765     9.387    partA_i/OLED_ip_0/inst/Init/current_state[82]_i_4_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.511 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.455     9.966    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_3_n_0
    SLICE_X12Y40         LUT4 (Prop_lut4_I0_O)        0.124    10.090 r  partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          0.867    10.957    partA_i/OLED_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X17Y37         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        1.576    12.755    partA_i/OLED_ip_0/inst/Init/CLK
    SLICE_X17Y37         FDRE                                         r  partA_i/OLED_ip_0/inst/Init/after_state_reg[62]/C
                         clock pessimism              0.229    12.985    
                         clock uncertainty           -0.154    12.831    
    SLICE_X17Y37         FDRE (Setup_fdre_C_CE)      -0.205    12.626    partA_i/OLED_ip_0/inst/Init/after_state_reg[62]
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -10.957    
  -------------------------------------------------------------------
                         slack                                  1.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.355ns (67.499%)  route 0.171ns (32.501%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.577     0.913    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/Q
                         net (fo=2, routed)           0.170     1.224    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
    SLICE_X31Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.269 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.269    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.384 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.385    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.439 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.439    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.931     1.297    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.366ns (68.165%)  route 0.171ns (31.835%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.577     0.913    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/Q
                         net (fo=2, routed)           0.170     1.224    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
    SLICE_X31Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.269 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.269    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X31Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.384 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.385    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X31Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.450 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.450    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]_i_1_n_0
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.931     1.297    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.575     0.911    partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y90         FDRE                                         r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.120     1.159    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X26Y90         SRLC32E                                      r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.842     1.208    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.073    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.656     0.992    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    partA_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  partA_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.885     1.251    partA_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  partA_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    partA_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.921%)  route 0.263ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.577     0.913    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.263     1.316    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X29Y103        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.930     1.296    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y103        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X29Y103        FDRE (Hold_fdre_C_CE)       -0.039     1.222    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.921%)  route 0.263ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.577     0.913    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y98         FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.263     1.316    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X29Y103        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.930     1.296    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y103        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X29Y103        FDRE (Hold_fdre_C_CE)       -0.039     1.222    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.156%)  route 0.178ns (55.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.656     0.992    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.178     1.311    partA_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  partA_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.885     1.251    partA_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  partA_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    partA_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.575     0.911    partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y90         FDRE                                         r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/Q
                         net (fo=1, routed)           0.157     1.209    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X30Y90         SRLC32E                                      r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.843     1.209    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y90         SRLC32E                                      r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.172%)  route 0.195ns (56.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.656     0.992    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y102        FDRE                                         r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.195     1.335    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y98         SRL16E                                       r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.844     1.210    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.231    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[16].GPIO2_DBus_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.558     0.894    partA_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y95         FDSE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDSE (Prop_fdse_C_Q)         0.141     1.035 r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[16]/Q
                         net (fo=1, routed)           0.054     1.089    partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/gpio2_io_t[15]
    SLICE_X34Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.134 r  partA_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.READ_REG2_GEN[16].GPIO2_DBus_i[16]_i_1/O
                         net (fo=1, routed)           0.000     1.134    partA_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[16]
    SLICE_X34Y95         FDRE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[16].GPIO2_DBus_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    partA_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1214, routed)        0.825     1.191    partA_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y95         FDRE                                         r  partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[16].GPIO2_DBus_i_reg[16]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.121     1.028    partA_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG2_GEN[16].GPIO2_DBus_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { partA_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4     partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4     partA_i/OLED_ip_0/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  partA_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y20    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y22    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y22    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y24    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y24    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y23    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y23    partA_i/OLED_ip_0/inst/Example/DELAY_COMP/clk_counter_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y93    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y96    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y96    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y96    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94    partA_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK



