<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Revision History &#8212; SPDOC 1.0 documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=d1102ebc" />
    <link rel="stylesheet" type="text/css" href="../../_static/basic.css?v=686e5160" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=27fed22d" />
    <script src="../../_static/documentation_options.js?v=f2a433a1"></script>
    <script src="../../_static/doctools.js?v=9bcbadda"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Revision History" href="../XME7035/XME7035-Reference_Manual.html" />
    <link rel="prev" title="Revision History" href="../XME0724/XME0724-Reference_Manual.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  

  
  

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <p><strong>XME0726 Reference Manual</strong></p>
<section id="revision-history">
<h1>Revision History<a class="headerlink" href="#revision-history" title="Link to this heading">¶</a></h1>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-left"><p>Revision</p></th>
<th class="head text-left"><p>Time</p></th>
<th class="head text-left"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-left"><p>Rev. 1.0</p></td>
<td class="text-left"><p>2024.10.11</p></td>
<td class="text-left"><p>First Release</p></td>
</tr>
<tr class="row-odd"><td class="text-left"><p></p></td>
<td class="text-left"><p></p></td>
<td class="text-left"><p></p></td>
</tr>
</tbody>
</table>
</section>
<section id="copyright-notice">
<h1>CopyRight Notice:<a class="headerlink" href="#copyright-notice" title="Link to this heading">¶</a></h1>
<p>Copyright ©2015 by MicroPhase Technologies (Shanghai) Co. Ltd. All rights are reserved.</p>
</section>
<section id="development-environment">
<h1>Development Environment:<a class="headerlink" href="#development-environment" title="Link to this heading">¶</a></h1>
<p>Vivado 2018.3 is from Xilinx website</p>
<p><a class="reference external" href="https://www.xilinx.com">https://www.xilinx.com</a></p>
</section>
<section id="wechat-public-number">
<h1>WeChat Public Number:<a class="headerlink" href="#wechat-public-number" title="Link to this heading">¶</a></h1>
<p>![image-20240808164018087](G:\MARKDOWN_DOC\DEV\XME0726\XME0726_Reference Manual_REV1.0_240909.assets\image-20240808163724633.png)</p>
<div style="page-break-after:always;"></div>
</section>
<section id="contents">
<h1>Contents<a class="headerlink" href="#contents" title="Link to this heading">¶</a></h1>
<p>[toc]</p>
<div style="page-break-after:always;"></div>
</section>
<section id="overview">
<h1>●1. Overview<a class="headerlink" href="#overview" title="Link to this heading">¶</a></h1>
<p>​	XME0726 is a system module based on Xilinx Zynq-SoC (XC7Z010 or XC7Z020) from Microphase Technology.</p>
<p>​	It integrates 1GByte DDR3 RAM, 32MByte SPI flash, Gigabit Ethernet PHY transceiver and a large number of configurable I/Os expandable via high-speed connectors. With a size of only 4.5 x 3.5cm, the module is small and flexible enough to be used in a wide range of applications.</p>
<p>​	The core board extends 120 single-ended IOs on the PL side (can be configured as 60 pairs of differential IOs), with adjustable IO voltages; 32 IOs on the PS side, and a Gigabit Ethernet PHY, with equal-length differential processing of the FPGA pin-to-connector alignment, and impedance of 50 ohms single-ended and 100 ohms differential. This is very important for high-speed signal transmission application scenarios.</p>
<section id="board-layout">
<h2>○Board Layout<a class="headerlink" href="#board-layout" title="Link to this heading">¶</a></h2>
<p>![](G:\MARKDOWN_DOC\DEV\XME0726\XME0726_Reference Manual_REV1.0_240909.assets\0726.png)</p>
<div style="page-break-after:always;"></div>
</section>
<section id="key-features">
<h2>○Key Features<a class="headerlink" href="#key-features" title="Link to this heading">¶</a></h2>
<ul class="simple">
<li><p>Xilinx Zynq™ XC7Z010-1CLG400C (7010 Version Only),</p></li>
</ul>
<p>​	Xilinx Zynq™ XC7Z020-2CLG400C (7020 Version Only).</p>
<ul>
<li><p>DDR3: PS 1GB DDR3 RAM.</p>
<p>Flash: 256Mbit QSPI Flash.</p>
</li>
<li><p>LED: 1 Power LED, 1 FPGA Done LED;</p>
<p>​	 1 PS users LED.</p>
<p>MIO: 32 MIOs, 8 IOs at 3.3V, 24 IOs at 1.8V.</p>
</li>
<li><p>PL GPIO: 120, Adjustable Voltage, 60 LVDS Pairs.</p></li>
<li><p>Giga ETH: 10/100/1000M Adaptive</p></li>
<li><p>USB Host: USB2.0 PHY(USB3320)</p></li>
<li><p>CLOCK: 1 33.33Mhz active crystal oscillator provides a stable clock for the PS system.</p></li>
<li><p>Connectors: 2 * 120pin High Speed B2B Connectors</p></li>
</ul>
</section>
<section id="block-diagram">
<h2>○Block diagram<a class="headerlink" href="#block-diagram" title="Link to this heading">¶</a></h2>
<p>![](G:\MARKDOWN_DOC\DEV\XME0726\XME0726_Reference Manual_REV1.0_240909.assets\XME0726.png)</p>
</section>
<section id="mechanical-spec">
<h2>○Mechanical Spec<a class="headerlink" href="#mechanical-spec" title="Link to this heading">¶</a></h2>
<p>![](G:\MARKDOWN_DOC\DEV\XME0726\XME0726_Reference Manual_REV1.0_240909.assets\XME0726_MECH.png)</p>
</section>
<section id="fpga">
<h2>○FPGA<a class="headerlink" href="#fpga" title="Link to this heading">¶</a></h2>
<ul>
<li><p>667 MHz dual-core Cortex-A9 processor</p></li>
<li><p>DDR3L memory controller with 8 DMA channels and 4</p></li>
<li><p>High Performance AXI3 Slave ports</p></li>
<li><p>High-bandwidth peripheral controllers: 1G Ethernet, USB 2.0, SDIO</p></li>
<li><p>Low-bandwidth peripheral controllers: SPI, UART, CAN, I2C</p></li>
<li><p>Programmable from JTAG, Quad-SPI flash, and microSD card</p></li>
<li><p>Programmable logic equivalent to Artix-7 FPGA</p>
<p>LUTs: 17,600 (7010)</p>
<p>​	   53,200(7020)</p>
<p>DSP Slices: 80 (7010)</p>
<p>​    		220 (7020)</p>
<p>Logic Cells: 28K (7010)</p>
<p>​		     85K(7020)</p>
<p>Flip-Flops: 35,200 (7010)</p>
<p>​    	       106,400 (7020)</p>
<p>Total Block RAM: 2.1Mb (7010)</p>
<p>​           		    4.9Mb (7020)</p>
<p>Analog Mixed Signal (AMS) / XADC:  2x 12 bit, MSPS ADCs with up to 17 Differential Inputs</p>
<p>Security: AES &amp; SHA 256b Decryption &amp; Authentication for Secure Programmable Logic Config</p>
</li>
</ul>
</section>
<section id="ddr3">
<h2>○DDR3<a class="headerlink" href="#ddr3" title="Link to this heading">¶</a></h2>
<p>​	The module uses two 16-bit DDR3 memory chips, with a capacity of 512MB for a single chip and 1GB for two chips.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Signal Name</p></th>
<th class="head"><p>PIN Number</p></th>
<th class="head"><p>Signal Name</p></th>
<th class="head"><p>PIN Number</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>PS_DDR3_A0</p></td>
<td><p>N2</p></td>
<td><p>PS_DDR3_D9</p></td>
<td><p>E3</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A1</p></td>
<td><p>K2</p></td>
<td><p>PS_DDR3_D10</p></td>
<td><p>G3</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A2</p></td>
<td><p>M3</p></td>
<td><p>PS_DDR3_D11</p></td>
<td><p>H3</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A3</p></td>
<td><p>K3</p></td>
<td><p>PS_DDR3_D12</p></td>
<td><p>J3</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A4</p></td>
<td><p>M4</p></td>
<td><p>PS_DDR3_D13</p></td>
<td><p>H2</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A5</p></td>
<td><p>L1</p></td>
<td><p>PS_DDR3_D14</p></td>
<td><p>H1</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A6</p></td>
<td><p>L4</p></td>
<td><p>PS_DDR3_D15</p></td>
<td><p>J1</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A7</p></td>
<td><p>K4</p></td>
<td><p>PS_DDR3_D16</p></td>
<td><p>P1</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A8</p></td>
<td><p>K1</p></td>
<td><p>PS_DDR3_D17</p></td>
<td><p>P3</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A9</p></td>
<td><p>J4</p></td>
<td><p>PS_DDR3_D18</p></td>
<td><p>R3</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A10</p></td>
<td><p>F5</p></td>
<td><p>PS_DDR3_D19</p></td>
<td><p>R1</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A11</p></td>
<td><p>G4</p></td>
<td><p>PS_DDR3_D20</p></td>
<td><p>T4</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A12</p></td>
<td><p>E4</p></td>
<td><p>PS_DDR3_D21</p></td>
<td><p>U4</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_A13</p></td>
<td><p>D4</p></td>
<td><p>PS_DDR3_D22</p></td>
<td><p>U2</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_A14</p></td>
<td><p>F4</p></td>
<td><p>PS_DDR3_D23</p></td>
<td><p>U3</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_BA0</p></td>
<td><p>L5</p></td>
<td><p>PS_DDR3_D24</p></td>
<td><p>V1</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_BA1</p></td>
<td><p>R4</p></td>
<td><p>PS_DDR3_D25</p></td>
<td><p>Y3</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_BA2</p></td>
<td><p>J5</p></td>
<td><p>PS_DDR3_D26</p></td>
<td><p>W1</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_NCAS</p></td>
<td><p>P5</p></td>
<td><p>PS_DDR3_D27</p></td>
<td><p>Y4</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_CKE</p></td>
<td><p>N3</p></td>
<td><p>PS_DDR3_D28</p></td>
<td><p>Y2</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_CLK_N</p></td>
<td><p>M2</p></td>
<td><p>PS_DDR3_D29</p></td>
<td><p>W3</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_CLK_P</p></td>
<td><p>L2</p></td>
<td><p>PS_DDR3_D30</p></td>
<td><p>V2</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_NCS</p></td>
<td><p>N1</p></td>
<td><p>PS_DDR3_D31</p></td>
<td><p>V3</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_DM0</p></td>
<td><p>A1</p></td>
<td><p>PS_DDR3_DQS_N0</p></td>
<td><p>B2</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_DM1</p></td>
<td><p>F1</p></td>
<td><p>PS_DDR3_DQS_N1</p></td>
<td><p>F2</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_DM2</p></td>
<td><p>T1</p></td>
<td><p>PS_DDR3_DQS_N2</p></td>
<td><p>T2</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_DM3</p></td>
<td><p>Y1</p></td>
<td><p>PS_DDR3_DQS_N3</p></td>
<td><p>W4</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_D0</p></td>
<td><p>C3</p></td>
<td><p>PS_DDR3_DQS_P0</p></td>
<td><p>C2</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_D1</p></td>
<td><p>B3</p></td>
<td><p>PS_DDR3_DQS_P1</p></td>
<td><p>G2</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_D2</p></td>
<td><p>A2</p></td>
<td><p>PS_DDR3_DQS_P2</p></td>
<td><p>R2</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_D3</p></td>
<td><p>A4</p></td>
<td><p>PS_DDR3_DQS_P3</p></td>
<td><p>W5</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_D4</p></td>
<td><p>D3</p></td>
<td><p>PS_DDR3_NRST</p></td>
<td><p>B4</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_D5</p></td>
<td><p>D1</p></td>
<td><p>PS_DDR3_ODT</p></td>
<td><p>N5</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_D6</p></td>
<td><p>C1</p></td>
<td><p>PS_DDR3_NRAS</p></td>
<td><p>P4</p></td>
</tr>
<tr class="row-even"><td><p>PS_DDR3_D7</p></td>
<td><p>E1</p></td>
<td><p>PS_DDR3_NWE</p></td>
<td><p>M5</p></td>
</tr>
<tr class="row-odd"><td><p>PS_DDR3_D8</p></td>
<td><p>E2</p></td>
<td><p></p></td>
<td><p>****</p></td>
</tr>
</tbody>
</table>
</section>
<section id="giga-eth">
<h2>○Giga ETH<a class="headerlink" href="#giga-eth" title="Link to this heading">¶</a></h2>
<p>​	The RTL8211F chip supports 10/100/1000M network transfer rate and communicates with the MAC layer of the Zynq7000 PS system via the RGMII interface. It supports MDI/MDX adaptation, multiple speed adaptation, master/slave adaptation and MDIO bus support for PHY register management.</p>
</section>
<section id="jtag">
<h2>○JTAG<a class="headerlink" href="#jtag" title="Link to this heading">¶</a></h2>
<p>​	The JTAG signal link of the XME0726 is connected to the expansion connector.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p>Signal</p></th>
<th class="head text-center"><p>JM3 Pin Number</p></th>
<th class="head"><p>Explain</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>FPGA_TCK</p></td>
<td class="text-center"><p>Pin103</p></td>
<td><p>Input (3.3V)</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>FPGA_TDI</p></td>
<td class="text-center"><p>Pin99</p></td>
<td><p>Input (3.3V)</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>FPGA_TDO</p></td>
<td class="text-center"><p>Pin101</p></td>
<td><p>Output (3.3V)</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>FPGA_TMS</p></td>
<td class="text-center"><p>Pin105</p></td>
<td><p>Output (3.3V)</p></td>
</tr>
</tbody>
</table>
</section>
<section id="boot-config">
<h2>○Boot Config<a class="headerlink" href="#boot-config" title="Link to this heading">¶</a></h2>
<p>​	ZYNQ startup mode by configuring the core module pins PIN119 (MODE0), PIN120 (MODE1), the core module ZYNQ configuration schematic is shown below.</p>
<p>![](G:\MARKDOWN_DOC\DEV\XME0726\XME0726_Reference Manual_REV1.0_240909.assets\BOOT.png)</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p>Mode</p></th>
<th class="head text-center"><p>MODE1(JM3 PIN108)</p></th>
<th class="head text-center"><p>MODE0(JM3 PIN106)</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>JTAG</p></td>
<td class="text-center"><p>Connection to GND</p></td>
<td class="text-center"><p>Connection to GND</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>QSPI</p></td>
<td class="text-center"><p>NC</p></td>
<td class="text-center"><p>Connection to GND</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>SD</p></td>
<td class="text-center"><p>NC</p></td>
<td class="text-center"><p>NC</p></td>
</tr>
</tbody>
</table>
</section>
<section id="quad-spi-flash">
<h2>○Quad-SPI Flash<a class="headerlink" href="#quad-spi-flash" title="Link to this heading">¶</a></h2>
<p>​	On-board 256M Quad-SPI Flash memory W25Q256FVEI is used to store initial FPGA configuration and user’s application as well as data.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p>Position</p></th>
<th class="head text-center"><p>Model</p></th>
<th class="head text-center"><p>Capacity</p></th>
<th class="head text-center"><p>Factory</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>U7</p></td>
<td class="text-center"><p>W25Q256FVEI</p></td>
<td class="text-center"><p>256 Byte</p></td>
<td class="text-center"><p>Winbond</p></td>
</tr>
</tbody>
</table>
</section>
<section id="clock">
<h2>○Clock<a class="headerlink" href="#clock" title="Link to this heading">¶</a></h2>
<p>​	The XME0726 core board provides a 33.3Mhz active clock for the PS system.</p>
<p>​	The clock for the PL section can be generated by the PLL in the PS section, or the user can use it as a clock input to the PL section by connecting an external clock source to the dedicated clock pin of the module.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p>Position</p></th>
<th class="head text-center"><p>Signal Name</p></th>
<th class="head text-center"><p>Frequency</p></th>
<th class="head text-center"><p>Pin Number</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>Y2</p></td>
<td class="text-center"><p>PS_CLK_33d3</p></td>
<td class="text-center"><p>33.333Mhz</p></td>
<td class="text-center"><p>E7</p></td>
</tr>
</tbody>
</table>
</section>
<section id="power">
<h2>○Power<a class="headerlink" href="#power" title="Link to this heading">¶</a></h2>
<p>​	<strong>Please note that the power input of XME0726 is +5V. We recommend using a 5V/2A power supply.</strong></p>
<p>​	Once the module is powered up, it will be cascaded in order to complete the power-up process in the following sequence: 1.0V &gt; 1.8V &gt; 1.5V &gt; 3.3V. The 3.3V output will be powered up last, and at the same time, it will provide the PG signal of system power status.</p>
</section>
<section id="led">
<h2>○LED<a class="headerlink" href="#led" title="Link to this heading">¶</a></h2>
<p>​	The XME0726 board provides three LEDs, the power indicator, the FPGA configuration status light and  the PS-controlled user LED.</p>
<p>​	The LED signals are described in the following table.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p>LED</p></th>
<th class="head text-center"><p>FPGA Pin</p></th>
<th class="head"><p>Explain</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>D5</p></td>
<td class="text-center"><p>-</p></td>
<td><p>Power LED</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>D2</p></td>
<td class="text-center"><p>R11</p></td>
<td><p>FPGA configuration status LED, LED on when FPGA successful configuration</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>D3</p></td>
<td class="text-center"><p>E6</p></td>
<td><p>LED on when Bank500 MIO0 output is</p></td>
</tr>
</tbody>
</table>
</section>
<section id="expansion-ports">
<h2>○Expansion Ports<a class="headerlink" href="#expansion-ports" title="Link to this heading">¶</a></h2>
<p>The XME0726 uses two sets of connectors, JM1 and JM3, for the FPGA IO signals and Ethernet interface.</p>
<p>2 x AXK5A2137YG, 120Pin, 0.5mm Pitch</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p>Core Board Connector Models</p></th>
<th class="head text-center"><p>Based Board Connector Models</p></th>
<th class="head text-center"><p>Manufacturers</p></th>
<th class="head text-center"><p>Mated height</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>AXK5A2137YG</p></td>
<td class="text-center"><p>AXK6A2337YG</p></td>
<td class="text-center"><p>Panasonic</p></td>
<td class="text-center"><p>3mm</p></td>
</tr>
</tbody>
</table>
<p>FPGA Bank, Number of IOs vs. B2B Connector Table</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head text-center"><p>FPGA Bank</p></th>
<th class="head text-center"><p>B2B Connector</p></th>
<th class="head text-center"><p>IO Number</p></th>
<th class="head text-center"><p>Voltage</p></th>
<th class="head text-center"><p>Explain</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td class="text-center"><p>Bank500</p></td>
<td class="text-center"><p>JM1</p></td>
<td class="text-center"><p>8</p></td>
<td class="text-center"><p>3.3V</p></td>
<td class="text-center"><p></p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>BANK501</p></td>
<td class="text-center"><p>JM1</p></td>
<td class="text-center"><p>24</p></td>
<td class="text-center"><p>1.8V</p></td>
<td class="text-center"><p></p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>Bank35</p></td>
<td class="text-center"><p>JM1</p></td>
<td class="text-center"><p>48</p></td>
<td class="text-center"><p>Adjustable</p></td>
<td class="text-center"><p>48 single-ended, can be mated to 24 differential pairs</p></td>
</tr>
<tr class="row-odd"><td class="text-center"><p>Bank12</p></td>
<td class="text-center"><p>JM3</p></td>
<td class="text-center"><p>48</p></td>
<td class="text-center"><p>Adjustable</p></td>
<td class="text-center"><p>48 single-ended, can be mated to 24 differential pairs</p></td>
</tr>
<tr class="row-even"><td class="text-center"><p>Bank13</p></td>
<td class="text-center"><p>JM3</p></td>
<td class="text-center"><p>24</p></td>
<td class="text-center"><p>Adjustable</p></td>
<td class="text-center"><p>24 single-ended, can be mated to 12 differential pairs</p></td>
</tr>
</tbody>
</table>
<p>Description:</p>
<ol class="arabic simple">
<li><p>Bank35 IO level depends on JM1 Pin29&amp;30 voltage input, input range 1.2V~3.3V.</p></li>
<li><p>Bank34 IO level depends on JM3 Pin29&amp;30 voltage input, input range 1.2V~3.3V.</p></li>
<li><p>Bank13 IO level depends on JM3 Pin89&amp;90 voltage input, input range 1.2V~3.3V.</p></li>
<li><p>MIO8~MIO15 (JM1 Pin111~Pin118), JTAG,RESET (JM1 Pin99~Pin108) level is 3.3V.</p></li>
<li><p>MIO28~MIO51 (JM1 Pin81~Pin108)level is 1.8V.</p></li>
<li><p>Please refer to the ‘XME0726_Pinout _Table’ for detailed pin definitions of the XME0726.</p></li>
</ol>
</section>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="Main">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../../index.html">SPDOC</a></h1>









<search id="searchbox" style="display: none" role="search">
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false" placeholder="Search"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</search>
<script>document.getElementById('searchbox').style.display = "block"</script><h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../BASED_BOARD/BASED_BOARD.html">BASED_BOARD Documentation</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../CORE_BOARD.html">CORE_BOARD Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../DEV_BOARD/DEV_BOARD.html">DEV_BOARD Documentation</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../../index.html">Documentation overview</a><ul>
  <li><a href="../CORE_BOARD.html">CORE_BOARD Documentation</a><ul>
      <li>Previous: <a href="../XME0724/XME0724-Reference_Manual.html" title="previous chapter">Revision History</a></li>
      <li>Next: <a href="../XME7035/XME7035-Reference_Manual.html" title="next chapter">Revision History</a></li>
  </ul></li>
  </ul></li>
</ul>
</div>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &#169;2024, EAR.
      
      |
      Powered by <a href="https://www.sphinx-doc.org/">Sphinx 8.2.0</a>
      &amp; <a href="https://alabaster.readthedocs.io">Alabaster 1.0.0</a>
      
      |
      <a href="../../_sources/CORE_BOARD/XME0726/XME0726-Reference_Manual.md.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>