{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "AXI_DEBUG_HUB_V1",
                        "name": "axi_dbg_hub",
                        "spec": "axi_dbg_hub_v2_0",
                        "ipName": "axi_dbg_hub",
                        "address_info": {
                            "offset": "0x00000FFF00000000",
                            "range": "0x0000000000200000"
                        },
                        "available_addresses": [
                            {
                                "master": "VD100_dma_ddr4_i/versal_cips_0/PMC_NOC_AXI_0",
                                "vlnv": "xilinx.com:ip:versal_cips:3.4",
                                "offset": "0x00000FFF00000000",
                                "range": "0x0000000000200000"
                            }
                        ],
                        "uuid": "B9D1F8486D8A558EB272313CA4912C24"
                    },
                    {
                        "name": "VD100_dma_ddr4_i/xdma_0_support/pcie/inst/pcie_dbg_intf",
                        "spec": "dbg_intf_v1_0",
                        "ipName": "dbg_intf",
                        "master": "axi_dbg_hub",
                        "uuid": "DC1272E068605F3588223D80D49F6623"
                    }
                ]
            }
        ]
    }
}