Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Feb  6 16:43:53 2020
| Host         : DESKTOP-1GCDH6O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_top_timing_summary_routed.rpt -pb lab2_top_timing_summary_routed.pb -rpx lab2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: seg1/clk_en_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sens/clk1_counter_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sens/clk1_counter_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sens/clk1_counter_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 61 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.207        0.000                      0                  116        0.091        0.000                      0                  116        3.000        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_fpga                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.207        0.000                      0                  116        0.189        0.000                      0                  116       19.500        0.000                       0                    63  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.210        0.000                      0                  116        0.189        0.000                      0                  116       19.500        0.000                       0                    63  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.207        0.000                      0                  116        0.091        0.000                      0                  116  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.207        0.000                      0                  116        0.091        0.000                      0                  116  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.207ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.890ns (21.046%)  route 3.339ns (78.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.771     3.268    vga_color_logic/vga/vcounter
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.433    38.438    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.098    38.904    
    SLICE_X9Y25          FDRE (Setup_fdre_C_R)       -0.429    38.475    vga_color_logic/vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 35.207    

Slack (MET) :             35.207ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.890ns (21.046%)  route 3.339ns (78.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.771     3.268    vga_color_logic/vga/vcounter
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.433    38.438    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.098    38.904    
    SLICE_X9Y25          FDRE (Setup_fdre_C_R)       -0.429    38.475    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 35.207    

Slack (MET) :             35.276ns  (required time - arrival time)
  Source:                 vga_color_logic/hcount_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/font/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.794ns (20.634%)  route 3.054ns (79.366%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.549    -0.963    vga_color_logic/CLK
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  vga_color_logic/hcount_d_reg[8]/Q
                         net (fo=2, routed)           1.218     0.773    vga_color_logic/font/Q[7]
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.124     0.897 r  vga_color_logic/font/data_reg_i_9/O
                         net (fo=5, routed)           1.247     2.144    vga_color_logic/font/data_reg_i_9_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.152     2.296 r  vga_color_logic/font/data_reg_i_6/O
                         net (fo=1, routed)           0.589     2.885    vga_color_logic/font/data_reg_i_6_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.481    38.485    vga_color_logic/font/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/CLKARDCLK
                         clock pessimism              0.564    39.049    
                         clock uncertainty           -0.098    38.951    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.790    38.161    vga_color_logic/font/data_reg
  -------------------------------------------------------------------
                         required time                         38.161    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                 35.276    

Slack (MET) :             35.368ns  (required time - arrival time)
  Source:                 vga_color_logic/hcount_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/font/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.794ns (21.138%)  route 2.962ns (78.862%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.549    -0.963    vga_color_logic/CLK
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  vga_color_logic/hcount_d_reg[8]/Q
                         net (fo=2, routed)           1.228     0.783    vga_color_logic/font/Q[7]
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.124     0.907 r  vga_color_logic/font/data_reg_i_3/O
                         net (fo=5, routed)           1.145     2.053    vga_color_logic/font/data_reg_i_3_n_0
    SLICE_X8Y26          LUT4 (Prop_lut4_I3_O)        0.152     2.205 r  vga_color_logic/font/data_reg_i_7/O
                         net (fo=1, routed)           0.589     2.794    vga_color_logic/font/data_reg_i_7_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.481    38.485    vga_color_logic/font/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/CLKARDCLK
                         clock pessimism              0.564    39.049    
                         clock uncertainty           -0.098    38.951    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790    38.161    vga_color_logic/font/data_reg
  -------------------------------------------------------------------
                         required time                         38.161    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                 35.368    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.647%)  route 0.137ns (42.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=9, routed)           0.137    -0.350    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.045    -0.305 r  vga_color_logic/vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    vga_color_logic/vga/vcounter[1]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.493    vga_color_logic/vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.082%)  route 0.146ns (43.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=9, routed)           0.146    -0.341    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X8Y23          LUT5 (Prop_lut5_I1_O)        0.045    -0.296 r  vga_color_logic/vga/vcounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    vga_color_logic/vga/vcounter[0]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.493    vga_color_logic/vga/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/hcount_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.140%)  route 0.140ns (49.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.556    -0.625    vga_color_logic/vga/CLK
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga_color_logic/vga/hcounter_reg[3]/Q
                         net (fo=9, routed)           0.140    -0.344    vga_color_logic/vga_n_12
    SLICE_X9Y26          FDRE                                         r  vga_color_logic/hcount_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/CLK
    SLICE_X9Y26          FDRE                                         r  vga_color_logic/hcount_d_reg[3]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.070    -0.544    vga_color_logic/hcount_d_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/font/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.440%)  route 0.299ns (64.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_color_logic/vga/vcounter_reg[2]/Q
                         net (fo=11, routed)          0.299    -0.165    vga_color_logic/font/ADDRARDADDR[2]
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.866    -0.823    vga_color_logic/font/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.549    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.366    vga_color_logic/font/data_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.226ns (72.684%)  route 0.085ns (27.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  vga_color_logic/vga/vcounter_reg[8]/Q
                         net (fo=8, routed)           0.085    -0.414    vga_color_logic/vga/vcounter_reg_n_0_[8]
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.098    -0.316 r  vga_color_logic/vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    vga_color_logic/vga/plusOp__0[9]
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.092    -0.535    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.596    -0.585    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  sens/clk1_counter_reg[1]/Q
                         net (fo=5, routed)           0.137    -0.284    sens/clk1_counter[1]
    SLICE_X64Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  sens/clk1_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    sens/clk1_counter[1]_i_1_n_0
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.867    -0.823    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.121    -0.464    sens/clk1_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/hcount_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.398%)  route 0.156ns (52.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X11Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=11, routed)          0.156    -0.330    vga_color_logic/vga_n_9
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.820    -0.870    vga_color_logic/CLK
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[6]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.059    -0.556    vga_color_logic/hcount_d_reg[6]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.556    -0.625    vga_color_logic/vga/CLK
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  vga_color_logic/vga/hcounter_reg[4]/Q
                         net (fo=9, routed)           0.098    -0.400    vga_color_logic/vga/hcounter_reg[10]_0[4]
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.099    -0.301 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    vga_color_logic/vga/plusOp[5]
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.823    -0.867    vga_color_logic/vga/CLK
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.092    -0.533    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.553    -0.628    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  vga_color_logic/vga/vcounter_reg[5]/Q
                         net (fo=10, routed)          0.146    -0.341    vga_color_logic/vga/vcounter_reg_n_0_[5]
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  vga_color_logic/vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    vga_color_logic/vga/plusOp__0[5]
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.820    -0.870    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.092    -0.536    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.161    -0.302    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X10Y26         LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  vga_color_logic/vga/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    vga_color_logic/vga/plusOp[10]
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.121    -0.506    vga_color_logic/vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      vga_color_logic/font/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_main/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y23     seg1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y25     seg1/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y25     seg1/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y25     seg1/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y26     seg1/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y26      vga_color_logic/hcount_d_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y25     vga_color_logic/hcount_d_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      vga_color_logic/hcount_d_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      vga_color_logic/vga/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      vga_color_logic/vga/hcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y24      vga_color_logic/vga/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      vga_color_logic/vga/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      vga_color_logic/vga/vcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      vga_color_logic/vga/vcounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y23     seg1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y23     seg1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y23     seg1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y26     seg1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y26     seg1/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_main/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.210ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.890ns (21.046%)  route 3.339ns (78.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.771     3.268    vga_color_logic/vga/vcounter
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.433    38.438    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X9Y25          FDRE (Setup_fdre_C_R)       -0.429    38.478    vga_color_logic/vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.478    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 35.210    

Slack (MET) :             35.210ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.890ns (21.046%)  route 3.339ns (78.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.771     3.268    vga_color_logic/vga/vcounter
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.433    38.438    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X9Y25          FDRE (Setup_fdre_C_R)       -0.429    38.478    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.478    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 35.210    

Slack (MET) :             35.279ns  (required time - arrival time)
  Source:                 vga_color_logic/hcount_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/font/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.794ns (20.634%)  route 3.054ns (79.366%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.549    -0.963    vga_color_logic/CLK
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  vga_color_logic/hcount_d_reg[8]/Q
                         net (fo=2, routed)           1.218     0.773    vga_color_logic/font/Q[7]
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.124     0.897 r  vga_color_logic/font/data_reg_i_9/O
                         net (fo=5, routed)           1.247     2.144    vga_color_logic/font/data_reg_i_9_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.152     2.296 r  vga_color_logic/font/data_reg_i_6/O
                         net (fo=1, routed)           0.589     2.885    vga_color_logic/font/data_reg_i_6_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.481    38.485    vga_color_logic/font/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/CLKARDCLK
                         clock pessimism              0.564    39.049    
                         clock uncertainty           -0.094    38.955    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.790    38.165    vga_color_logic/font/data_reg
  -------------------------------------------------------------------
                         required time                         38.165    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                 35.279    

Slack (MET) :             35.371ns  (required time - arrival time)
  Source:                 vga_color_logic/hcount_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/font/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.794ns (21.138%)  route 2.962ns (78.862%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.549    -0.963    vga_color_logic/CLK
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  vga_color_logic/hcount_d_reg[8]/Q
                         net (fo=2, routed)           1.228     0.783    vga_color_logic/font/Q[7]
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.124     0.907 r  vga_color_logic/font/data_reg_i_3/O
                         net (fo=5, routed)           1.145     2.053    vga_color_logic/font/data_reg_i_3_n_0
    SLICE_X8Y26          LUT4 (Prop_lut4_I3_O)        0.152     2.205 r  vga_color_logic/font/data_reg_i_7/O
                         net (fo=1, routed)           0.589     2.794    vga_color_logic/font/data_reg_i_7_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.481    38.485    vga_color_logic/font/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/CLKARDCLK
                         clock pessimism              0.564    39.049    
                         clock uncertainty           -0.094    38.955    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790    38.165    vga_color_logic/font/data_reg
  -------------------------------------------------------------------
                         required time                         38.165    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                 35.371    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.094    38.909    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.480    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.094    38.909    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.480    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.094    38.909    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.480    vga_color_logic/vga/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.094    38.909    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.480    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.094    38.909    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.480    vga_color_logic/vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.401    

Slack (MET) :             35.401ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.094    38.909    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.480    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.480    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.647%)  route 0.137ns (42.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=9, routed)           0.137    -0.350    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.045    -0.305 r  vga_color_logic/vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    vga_color_logic/vga/vcounter[1]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.493    vga_color_logic/vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.082%)  route 0.146ns (43.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=9, routed)           0.146    -0.341    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X8Y23          LUT5 (Prop_lut5_I1_O)        0.045    -0.296 r  vga_color_logic/vga/vcounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    vga_color_logic/vga/vcounter[0]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.493    vga_color_logic/vga/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/hcount_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.140%)  route 0.140ns (49.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.556    -0.625    vga_color_logic/vga/CLK
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga_color_logic/vga/hcounter_reg[3]/Q
                         net (fo=9, routed)           0.140    -0.344    vga_color_logic/vga_n_12
    SLICE_X9Y26          FDRE                                         r  vga_color_logic/hcount_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/CLK
    SLICE_X9Y26          FDRE                                         r  vga_color_logic/hcount_d_reg[3]/C
                         clock pessimism              0.254    -0.614    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.070    -0.544    vga_color_logic/hcount_d_reg[3]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/font/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.440%)  route 0.299ns (64.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_color_logic/vga/vcounter_reg[2]/Q
                         net (fo=11, routed)          0.299    -0.165    vga_color_logic/font/ADDRARDADDR[2]
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.866    -0.823    vga_color_logic/font/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.549    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.366    vga_color_logic/font/data_reg
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.226ns (72.684%)  route 0.085ns (27.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  vga_color_logic/vga/vcounter_reg[8]/Q
                         net (fo=8, routed)           0.085    -0.414    vga_color_logic/vga/vcounter_reg_n_0_[8]
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.098    -0.316 r  vga_color_logic/vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    vga_color_logic/vga/plusOp__0[9]
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.092    -0.535    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.596    -0.585    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  sens/clk1_counter_reg[1]/Q
                         net (fo=5, routed)           0.137    -0.284    sens/clk1_counter[1]
    SLICE_X64Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  sens/clk1_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    sens/clk1_counter[1]_i_1_n_0
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.867    -0.823    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
                         clock pessimism              0.237    -0.585    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.121    -0.464    sens/clk1_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/hcount_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.398%)  route 0.156ns (52.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X11Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=11, routed)          0.156    -0.330    vga_color_logic/vga_n_9
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.820    -0.870    vga_color_logic/CLK
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[6]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.059    -0.556    vga_color_logic/hcount_d_reg[6]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.556    -0.625    vga_color_logic/vga/CLK
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  vga_color_logic/vga/hcounter_reg[4]/Q
                         net (fo=9, routed)           0.098    -0.400    vga_color_logic/vga/hcounter_reg[10]_0[4]
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.099    -0.301 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    vga_color_logic/vga/plusOp[5]
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.823    -0.867    vga_color_logic/vga/CLK
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.092    -0.533    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.553    -0.628    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  vga_color_logic/vga/vcounter_reg[5]/Q
                         net (fo=10, routed)          0.146    -0.341    vga_color_logic/vga/vcounter_reg_n_0_[5]
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  vga_color_logic/vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    vga_color_logic/vga/plusOp__0[5]
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.820    -0.870    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.092    -0.536    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.161    -0.302    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X10Y26         LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  vga_color_logic/vga/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    vga_color_logic/vga/plusOp[10]
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.121    -0.506    vga_color_logic/vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y5      vga_color_logic/font/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_main/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X63Y23     seg1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y25     seg1/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y25     seg1/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y25     seg1/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y26     seg1/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y26      vga_color_logic/hcount_d_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y25     vga_color_logic/hcount_d_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      vga_color_logic/hcount_d_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      vga_color_logic/vga/hcounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      vga_color_logic/vga/hcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y24      vga_color_logic/vga/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y25      vga_color_logic/vga/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      vga_color_logic/vga/vcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y25      vga_color_logic/vga/vcounter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y23     seg1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y23     seg1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y23     seg1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y25     seg1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y26     seg1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y26     seg1/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_main/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_main/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_main/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.207ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.890ns (21.046%)  route 3.339ns (78.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.771     3.268    vga_color_logic/vga/vcounter
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.433    38.438    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.098    38.904    
    SLICE_X9Y25          FDRE (Setup_fdre_C_R)       -0.429    38.475    vga_color_logic/vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 35.207    

Slack (MET) :             35.207ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.890ns (21.046%)  route 3.339ns (78.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.771     3.268    vga_color_logic/vga/vcounter
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.433    38.438    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.098    38.904    
    SLICE_X9Y25          FDRE (Setup_fdre_C_R)       -0.429    38.475    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 35.207    

Slack (MET) :             35.276ns  (required time - arrival time)
  Source:                 vga_color_logic/hcount_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/font/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.794ns (20.634%)  route 3.054ns (79.366%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.549    -0.963    vga_color_logic/CLK
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  vga_color_logic/hcount_d_reg[8]/Q
                         net (fo=2, routed)           1.218     0.773    vga_color_logic/font/Q[7]
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.124     0.897 r  vga_color_logic/font/data_reg_i_9/O
                         net (fo=5, routed)           1.247     2.144    vga_color_logic/font/data_reg_i_9_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.152     2.296 r  vga_color_logic/font/data_reg_i_6/O
                         net (fo=1, routed)           0.589     2.885    vga_color_logic/font/data_reg_i_6_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.481    38.485    vga_color_logic/font/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/CLKARDCLK
                         clock pessimism              0.564    39.049    
                         clock uncertainty           -0.098    38.951    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.790    38.161    vga_color_logic/font/data_reg
  -------------------------------------------------------------------
                         required time                         38.161    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                 35.276    

Slack (MET) :             35.368ns  (required time - arrival time)
  Source:                 vga_color_logic/hcount_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/font/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.794ns (21.138%)  route 2.962ns (78.862%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.549    -0.963    vga_color_logic/CLK
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  vga_color_logic/hcount_d_reg[8]/Q
                         net (fo=2, routed)           1.228     0.783    vga_color_logic/font/Q[7]
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.124     0.907 r  vga_color_logic/font/data_reg_i_3/O
                         net (fo=5, routed)           1.145     2.053    vga_color_logic/font/data_reg_i_3_n_0
    SLICE_X8Y26          LUT4 (Prop_lut4_I3_O)        0.152     2.205 r  vga_color_logic/font/data_reg_i_7/O
                         net (fo=1, routed)           0.589     2.794    vga_color_logic/font/data_reg_i_7_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.481    38.485    vga_color_logic/font/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/CLKARDCLK
                         clock pessimism              0.564    39.049    
                         clock uncertainty           -0.098    38.951    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790    38.161    vga_color_logic/font/data_reg
  -------------------------------------------------------------------
                         required time                         38.161    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                 35.368    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.647%)  route 0.137ns (42.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=9, routed)           0.137    -0.350    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.045    -0.305 r  vga_color_logic/vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    vga_color_logic/vga/vcounter[1]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.098    -0.517    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.396    vga_color_logic/vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.082%)  route 0.146ns (43.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=9, routed)           0.146    -0.341    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X8Y23          LUT5 (Prop_lut5_I1_O)        0.045    -0.296 r  vga_color_logic/vga/vcounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    vga_color_logic/vga/vcounter[0]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.098    -0.517    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.396    vga_color_logic/vga/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/hcount_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.140%)  route 0.140ns (49.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.556    -0.625    vga_color_logic/vga/CLK
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga_color_logic/vga/hcounter_reg[3]/Q
                         net (fo=9, routed)           0.140    -0.344    vga_color_logic/vga_n_12
    SLICE_X9Y26          FDRE                                         r  vga_color_logic/hcount_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/CLK
    SLICE_X9Y26          FDRE                                         r  vga_color_logic/hcount_d_reg[3]/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.098    -0.517    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.070    -0.447    vga_color_logic/hcount_d_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/font/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.440%)  route 0.299ns (64.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_color_logic/vga/vcounter_reg[2]/Q
                         net (fo=11, routed)          0.299    -0.165    vga_color_logic/font/ADDRARDADDR[2]
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.866    -0.823    vga_color_logic/font/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.098    -0.451    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.268    vga_color_logic/font/data_reg
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.226ns (72.684%)  route 0.085ns (27.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  vga_color_logic/vga/vcounter_reg[8]/Q
                         net (fo=8, routed)           0.085    -0.414    vga_color_logic/vga/vcounter_reg_n_0_[8]
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.098    -0.316 r  vga_color_logic/vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    vga_color_logic/vga/plusOp__0[9]
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.098    -0.530    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.092    -0.438    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.596    -0.585    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  sens/clk1_counter_reg[1]/Q
                         net (fo=5, routed)           0.137    -0.284    sens/clk1_counter[1]
    SLICE_X64Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  sens/clk1_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    sens/clk1_counter[1]_i_1_n_0
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.867    -0.823    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.121    -0.367    sens/clk1_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/hcount_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.398%)  route 0.156ns (52.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X11Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=11, routed)          0.156    -0.330    vga_color_logic/vga_n_9
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.820    -0.870    vga_color_logic/CLK
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[6]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.098    -0.518    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.059    -0.459    vga_color_logic/hcount_d_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.556    -0.625    vga_color_logic/vga/CLK
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  vga_color_logic/vga/hcounter_reg[4]/Q
                         net (fo=9, routed)           0.098    -0.400    vga_color_logic/vga/hcounter_reg[10]_0[4]
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.099    -0.301 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    vga_color_logic/vga/plusOp[5]
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.823    -0.867    vga_color_logic/vga/CLK
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.098    -0.528    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.092    -0.436    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.553    -0.628    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  vga_color_logic/vga/vcounter_reg[5]/Q
                         net (fo=10, routed)          0.146    -0.341    vga_color_logic/vga/vcounter_reg_n_0_[5]
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  vga_color_logic/vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    vga_color_logic/vga/plusOp__0[5]
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.820    -0.870    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.098    -0.531    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.092    -0.439    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.161    -0.302    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X10Y26         LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  vga_color_logic/vga/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    vga_color_logic/vga/plusOp[10]
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.098    -0.530    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.121    -0.409    vga_color_logic/vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.152    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.207ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.890ns (21.046%)  route 3.339ns (78.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.771     3.268    vga_color_logic/vga/vcounter
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.433    38.438    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[3]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.098    38.904    
    SLICE_X9Y25          FDRE (Setup_fdre_C_R)       -0.429    38.475    vga_color_logic/vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 35.207    

Slack (MET) :             35.207ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.890ns (21.046%)  route 3.339ns (78.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.771     3.268    vga_color_logic/vga/vcounter
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.433    38.438    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.098    38.904    
    SLICE_X9Y25          FDRE (Setup_fdre_C_R)       -0.429    38.475    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.475    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                 35.207    

Slack (MET) :             35.276ns  (required time - arrival time)
  Source:                 vga_color_logic/hcount_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/font/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.794ns (20.634%)  route 3.054ns (79.366%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.549    -0.963    vga_color_logic/CLK
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  vga_color_logic/hcount_d_reg[8]/Q
                         net (fo=2, routed)           1.218     0.773    vga_color_logic/font/Q[7]
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.124     0.897 r  vga_color_logic/font/data_reg_i_9/O
                         net (fo=5, routed)           1.247     2.144    vga_color_logic/font/data_reg_i_9_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.152     2.296 r  vga_color_logic/font/data_reg_i_6/O
                         net (fo=1, routed)           0.589     2.885    vga_color_logic/font/data_reg_i_6_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.481    38.485    vga_color_logic/font/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/CLKARDCLK
                         clock pessimism              0.564    39.049    
                         clock uncertainty           -0.098    38.951    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.790    38.161    vga_color_logic/font/data_reg
  -------------------------------------------------------------------
                         required time                         38.161    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                 35.276    

Slack (MET) :             35.368ns  (required time - arrival time)
  Source:                 vga_color_logic/hcount_d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/font/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.794ns (21.138%)  route 2.962ns (78.862%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 38.485 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.549    -0.963    vga_color_logic/CLK
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y25         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  vga_color_logic/hcount_d_reg[8]/Q
                         net (fo=2, routed)           1.228     0.783    vga_color_logic/font/Q[7]
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.124     0.907 r  vga_color_logic/font/data_reg_i_3/O
                         net (fo=5, routed)           1.145     2.053    vga_color_logic/font/data_reg_i_3_n_0
    SLICE_X8Y26          LUT4 (Prop_lut4_I3_O)        0.152     2.205 r  vga_color_logic/font/data_reg_i_7/O
                         net (fo=1, routed)           0.589     2.794    vga_color_logic/font/data_reg_i_7_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.481    38.485    vga_color_logic/font/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/CLKARDCLK
                         clock pessimism              0.564    39.049    
                         clock uncertainty           -0.098    38.951    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790    38.161    vga_color_logic/font/data_reg
  -------------------------------------------------------------------
                         required time                         38.161    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                 35.368    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[10]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[4]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[6]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[7]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    

Slack (MET) :             35.398ns  (required time - arrival time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.890ns (22.032%)  route 3.150ns (77.968%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.551    -0.961    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.518    -0.443 f  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           1.150     0.708    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.124     0.832 f  vga_color_logic/vga/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.294     1.126    vga_color_logic/vga/hcounter[10]_i_3_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.250 r  vga_color_logic/vga/hcounter[10]_i_1/O
                         net (fo=23, routed)          1.123     2.373    vga_color_logic/vga/eqOp
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124     2.497 r  vga_color_logic/vga/vcounter[10]_i_1/O
                         net (fo=8, routed)           0.582     3.079    vga_color_logic/vga/vcounter
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          1.435    38.440    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.098    38.906    
    SLICE_X9Y23          FDRE (Setup_fdre_C_R)       -0.429    38.477    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.477    
                         arrival time                          -3.079    
  -------------------------------------------------------------------
                         slack                                 35.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.647%)  route 0.137ns (42.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=9, routed)           0.137    -0.350    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X8Y23          LUT6 (Prop_lut6_I1_O)        0.045    -0.305 r  vga_color_logic/vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    vga_color_logic/vga/vcounter[1]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[1]/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.098    -0.517    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.396    vga_color_logic/vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.082%)  route 0.146ns (43.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.141    -0.486 f  vga_color_logic/vga/vcounter_reg[9]/Q
                         net (fo=9, routed)           0.146    -0.341    vga_color_logic/vga/vcounter_reg_n_0_[9]
    SLICE_X8Y23          LUT5 (Prop_lut5_I1_O)        0.045    -0.296 r  vga_color_logic/vga/vcounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    vga_color_logic/vga/vcounter[0]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[0]/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.098    -0.517    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.121    -0.396    vga_color_logic/vga/vcounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/hcount_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.140%)  route 0.140ns (49.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.556    -0.625    vga_color_logic/vga/CLK
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  vga_color_logic/vga/hcounter_reg[3]/Q
                         net (fo=9, routed)           0.140    -0.344    vga_color_logic/vga_n_12
    SLICE_X9Y26          FDRE                                         r  vga_color_logic/hcount_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/CLK
    SLICE_X9Y26          FDRE                                         r  vga_color_logic/hcount_d_reg[3]/C
                         clock pessimism              0.254    -0.614    
                         clock uncertainty            0.098    -0.517    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.070    -0.447    vga_color_logic/hcount_d_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/font/data_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.440%)  route 0.299ns (64.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X8Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_color_logic/vga/vcounter_reg[2]/Q
                         net (fo=11, routed)          0.299    -0.165    vga_color_logic/font/ADDRARDADDR[2]
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.866    -0.823    vga_color_logic/font/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  vga_color_logic/font/data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.098    -0.451    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.268    vga_color_logic/font/data_reg
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.226ns (72.684%)  route 0.085ns (27.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.128    -0.499 r  vga_color_logic/vga/vcounter_reg[8]/Q
                         net (fo=8, routed)           0.085    -0.414    vga_color_logic/vga/vcounter_reg_n_0_[8]
    SLICE_X9Y23          LUT6 (Prop_lut6_I3_O)        0.098    -0.316 r  vga_color_logic/vga/vcounter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    vga_color_logic/vga/plusOp__0[9]
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X9Y23          FDRE                                         r  vga_color_logic/vga/vcounter_reg[9]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.098    -0.530    
    SLICE_X9Y23          FDRE (Hold_fdre_C_D)         0.092    -0.438    vga_color_logic/vga/vcounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sens/clk1_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sens/clk1_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.345%)  route 0.137ns (39.655%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.596    -0.585    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  sens/clk1_counter_reg[1]/Q
                         net (fo=5, routed)           0.137    -0.284    sens/clk1_counter[1]
    SLICE_X64Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  sens/clk1_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    sens/clk1_counter[1]_i_1_n_0
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.867    -0.823    sens/CLK
    SLICE_X64Y47         FDRE                                         r  sens/clk1_counter_reg[1]/C
                         clock pessimism              0.237    -0.585    
                         clock uncertainty            0.098    -0.488    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.121    -0.367    sens/clk1_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/hcount_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.398%)  route 0.156ns (52.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X11Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  vga_color_logic/vga/hcounter_reg[6]/Q
                         net (fo=11, routed)          0.156    -0.330    vga_color_logic/vga_n_9
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.820    -0.870    vga_color_logic/CLK
    SLICE_X10Y25         FDRE                                         r  vga_color_logic/hcount_d_reg[6]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.098    -0.518    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.059    -0.459    vga_color_logic/hcount_d_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.556    -0.625    vga_color_logic/vga/CLK
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  vga_color_logic/vga/hcounter_reg[4]/Q
                         net (fo=9, routed)           0.098    -0.400    vga_color_logic/vga/hcounter_reg[10]_0[4]
    SLICE_X9Y27          LUT6 (Prop_lut6_I4_O)        0.099    -0.301 r  vga_color_logic/vga/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    vga_color_logic/vga/plusOp[5]
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.823    -0.867    vga_color_logic/vga/CLK
    SLICE_X9Y27          FDRE                                         r  vga_color_logic/vga/hcounter_reg[5]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.098    -0.528    
    SLICE_X9Y27          FDRE (Hold_fdre_C_D)         0.092    -0.436    vga_color_logic/vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.553    -0.628    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  vga_color_logic/vga/vcounter_reg[5]/Q
                         net (fo=10, routed)          0.146    -0.341    vga_color_logic/vga/vcounter_reg_n_0_[5]
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.045    -0.296 r  vga_color_logic/vga/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    vga_color_logic/vga/plusOp__0[5]
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.820    -0.870    vga_color_logic/vga/CLK
    SLICE_X9Y25          FDRE                                         r  vga_color_logic/vga/vcounter_reg[5]/C
                         clock pessimism              0.241    -0.628    
                         clock uncertainty            0.098    -0.531    
    SLICE_X9Y25          FDRE (Hold_fdre_C_D)         0.092    -0.439    vga_color_logic/vga/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga_color_logic/vga/hcounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_color_logic/vga/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.554    -0.627    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  vga_color_logic/vga/hcounter_reg[10]/Q
                         net (fo=8, routed)           0.161    -0.302    vga_color_logic/vga/hcounter_reg[10]_0[10]
    SLICE_X10Y26         LUT6 (Prop_lut6_I0_O)        0.045    -0.257 r  vga_color_logic/vga/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.257    vga_color_logic/vga/plusOp[10]
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    clk_main/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_main/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_main/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_main/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_main/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_main/inst/clkout1_buf/O
                         net (fo=61, routed)          0.821    -0.869    vga_color_logic/vga/CLK
    SLICE_X10Y26         FDRE                                         r  vga_color_logic/vga/hcounter_reg[10]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.098    -0.530    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.121    -0.409    vga_color_logic/vga/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.152    





