GowinSynthesis start
Running parser ...
Analyzing VHDL file 'C:\Users\marco\Documents\fpga_project\sdr\src\sine_lut_12_x_8.vhd'
Analyzing package 'sine_lut_pkg'("C:\Users\marco\Documents\fpga_project\sdr\src\sine_lut_12_x_8.vhd":11)
Analyzing package body 'sine_lut_pkg'("C:\Users\marco\Documents\fpga_project\sdr\src\sine_lut_12_x_8.vhd":1047)
Analyzing VHDL file 'C:\Users\marco\Documents\fpga_project\sdr\src\dds_synthesizer.vhd'
Analyzing package 'dds_synthesizer_pkg'("C:\Users\marco\Documents\fpga_project\sdr\src\dds_synthesizer.vhd":25)
Analyzing package body 'dds_synthesizer_pkg'("C:\Users\marco\Documents\fpga_project\sdr\src\dds_synthesizer.vhd":41)
Analyzing entity 'dds_synthesizer'("C:\Users\marco\Documents\fpga_project\sdr\src\dds_synthesizer.vhd":52)
Analyzing architecture 'dds_synthesizer_arch'("C:\Users\marco\Documents\fpga_project\sdr\src\dds_synthesizer.vhd":66)
Analyzing VHDL file 'C:\Users\marco\Documents\fpga_project\sdr\src\downsampler.vhd'
Analyzing package 'downsampler_pkg'("C:\Users\marco\Documents\fpga_project\sdr\src\downsampler.vhd":8)
Analyzing package body 'downsampler_pkg'("C:\Users\marco\Documents\fpga_project\sdr\src\downsampler.vhd":20)
Analyzing entity 'downsampler'("C:\Users\marco\Documents\fpga_project\sdr\src\downsampler.vhd":28)
Analyzing architecture 'rtl'("C:\Users\marco\Documents\fpga_project\sdr\src\downsampler.vhd":38)
Analyzing VHDL file 'C:\Users\marco\Documents\fpga_project\sdr\src\firfilter.vhd'
Analyzing package 'fir_filter_pkg'("C:\Users\marco\Documents\fpga_project\sdr\src\firfilter.vhd":9)
Analyzing package body 'fir_filter_pkg'("C:\Users\marco\Documents\fpga_project\sdr\src\firfilter.vhd":20)
Analyzing entity 'fir_filter'("C:\Users\marco\Documents\fpga_project\sdr\src\firfilter.vhd":29)
Analyzing architecture 'fir_filter_arch'("C:\Users\marco\Documents\fpga_project\sdr\src\firfilter.vhd":38)
Analyzing VHDL file 'C:\Users\marco\Documents\fpga_project\sdr\src\fm_demodulator.vhd'
Analyzing package 'fm_demod_pkg'("C:\Users\marco\Documents\fpga_project\sdr\src\fm_demodulator.vhd":5)
Analyzing package body 'fm_demod_pkg'("C:\Users\marco\Documents\fpga_project\sdr\src\fm_demodulator.vhd":17)
Analyzing entity 'fm_demod'("C:\Users\marco\Documents\fpga_project\sdr\src\fm_demodulator.vhd":29)
Analyzing architecture 'behavior'("C:\Users\marco\Documents\fpga_project\sdr\src\fm_demodulator.vhd":38)
Analyzing VHDL file 'C:\Users\marco\Documents\fpga_project\sdr\src\main.vhd'
Analyzing entity 'sdr_main'("C:\Users\marco\Documents\fpga_project\sdr\src\main.vhd":27)
Analyzing architecture 'behavioral'("C:\Users\marco\Documents\fpga_project\sdr\src\main.vhd":49)
Processing 'SDR_Main(Behavioral)'("C:\Users\marco\Documents\fpga_project\sdr\src\main.vhd":27)
Processing 'dds_synthesizer(dds_synthesizer_arch)'("C:\Users\marco\Documents\fpga_project\sdr\src\dds_synthesizer.vhd":52)
Processing 'FIR_filter(FIR_filter_arch)'("C:\Users\marco\Documents\fpga_project\sdr\src\firfilter.vhd":29)
Processing 'downsampler(rtl)'("C:\Users\marco\Documents\fpga_project\sdr\src\downsampler.vhd":28)
Processing 'FM_demod(behavior)'("C:\Users\marco\Documents\fpga_project\sdr\src\fm_demodulator.vhd":29)
NOTE  (EX0101) : Current top module is "SDR_Main"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\marco\Documents\fpga_project\sdr\impl\gwsynthesis\sdr.vg" completed
[100%] Generate report file "C:\Users\marco\Documents\fpga_project\sdr\impl\gwsynthesis\sdr_syn.rpt.html" completed
GowinSynthesis finish
