<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Assertions</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Assertions</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<br clear=all>
<div class="ui-layout-west">
<b>Assertions by Category</b><table class="noborder">
<col width="180">
<col span="3" width="60"><tr class="sortablehead"><td> </td><td>ASSERT</td><td>PROPERTIES</td><td>SEQUENCES</td>
<tr class="wht"><td class="lf">Total</td><td>11</td><td>0</td><td>0</td></tr>
<tr class="wht"><td class="lf">Category 0</td><td>11</td><td>0</td><td>0</td></tr>
</table>
<hr>
<br clear=all>
<b>Assertions by Severity</b><table class="noborder">
<col width="180">
<col span="3" width="60"><tr class="sortablehead"><td> </td><td>ASSERT</td><td>PROPERTIES</td><td>SEQUENCES</td>
<tr class="wht"><td class="lf">Total</td><td>11</td><td>0</td><td>0</td></tr>
<tr class="wht"><td class="lf">Severity 0</td><td>11</td><td>0</td><td>0</td></tr>
</table>
<hr>
<br clear=all>
<b>Summary for Assertions</b><table class="noborder">
<col width="180">
<col span="2" width="60"><tr class="sortablehead"><td> </td><td>NUMBER</td><td>PERCENT</td>
<tr class="wht"><td class="lf">Total Number</td><td>11</td><td>100.00</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_ast_no_covr">Uncovered</a></td><td>8</td><td>72.73</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_ast_succ">Success</a></td><td>3</td><td>27.27</td></tr>
<tr class="wht"><td class="lf">Failure</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_ast_incp">Incomplete</a></td><td>1</td><td>9.09</td></tr>
<tr class="wht"><td class="lf"><a href="#tag_ast_no_attp">Without Attempts</a></td><td>3</td><td>27.27</td></tr>
</table>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<hr>
<br clear=all>
<b>Detail Report for Assertions</b><br clear=all>
<br clear=all>
Assertions Uncovered:<a name="tag_ast_no_covr"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.DUT.rx_channel.RX_BE_CHK" title="mod3.html#1543064244" href="mod3.html#1543064244">top.DUT.rx_channel.RX_BE_CHK</a>
</td><td>0</td><td>0</td><td class="s9">3125</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_rx.sv" href="javascript:void(0);" onclick="openSrcFile('/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_rx.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.DUT.rx_channel.RX_FE_CHK" title="mod3.html#1026733368" href="mod3.html#1026733368">top.DUT.rx_channel.RX_FE_CHK</a>
</td><td>0</td><td>0</td><td class="s9">3125</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_rx.sv" href="javascript:void(0);" onclick="openSrcFile('/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_rx.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.DUT.rx_channel.RX_OE_CHK" title="mod3.html#135011103" href="mod3.html#135011103">top.DUT.rx_channel.RX_OE_CHK</a>
</td><td>0</td><td>0</td><td class="s9">3125</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_rx.sv" href="javascript:void(0);" onclick="openSrcFile('/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_rx.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.DUT.rx_channel.RX_PE_CHK" title="mod3.html#264093822" href="mod3.html#264093822">top.DUT.rx_channel.RX_PE_CHK</a>
</td><td>0</td><td>0</td><td class="s9">3125</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_rx.sv" href="javascript:void(0);" onclick="openSrcFile('/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_rx.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.DUT.tx_channel.tx_fifo.TX_FIFO_FULL_CHK" title="mod7.html#579082790" href="mod7.html#579082790">top.DUT.tx_channel.tx_fifo.TX_FIFO_FULL_CHK</a>
</td><td>0</td><td>0</td><td class="s9">3125</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_tx_fifo.sv" href="javascript:void(0);" onclick="openSrcFile('/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_tx_fifo.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_uart_pkg.\uart_tx_baud_rate_config_test::run_phase .unnamed$$_0" title="mod10.html#1014619638" href="mod10.html#1014619638">uart_pkg.\uart_tx_baud_rate_config_test::run_phase .unnamed$$_0</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../verif/test/uart_tx_baud_rate_config_test.sv" href="javascript:void(0);" onclick="openSrcFile('/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../verif/test/uart_tx_baud_rate_config_test.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_uvm_pkg.\uvm_reg_map::do_read .unnamed$$_0.unnamed$$_1" title="mod4.html#117826508" href="mod4.html#117826508">uvm_pkg.\uvm_reg_map::do_read .unnamed$$_0.unnamed$$_1</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/synopsys/tools/vcs/W-2024.09/etc/uvm/reg/uvm_reg_map.svh" href="javascript:void(0);" onclick="openSrcFile('/home/synopsys/tools/vcs/W-2024.09/etc/uvm/reg/uvm_reg_map.svh')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_uvm_pkg.\uvm_reg_map::do_write .unnamed$$_0.unnamed$$_1" title="mod4.html#686230363" href="mod4.html#686230363">uvm_pkg.\uvm_reg_map::do_write .unnamed$$_0.unnamed$$_1</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/synopsys/tools/vcs/W-2024.09/etc/uvm/reg/uvm_reg_map.svh" href="javascript:void(0);" onclick="openSrcFile('/home/synopsys/tools/vcs/W-2024.09/etc/uvm/reg/uvm_reg_map.svh')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
Assertions Success:<a name="tag_ast_succ"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.DUT.tx_channel.TX_BUSY_CHK" title="mod1.html#593335810" href="mod1.html#593335810">top.DUT.tx_channel.TX_BUSY_CHK</a>
</td><td>0</td><td>0</td><td class="s9">3125</td><td class="s9">1</td><td>0</td><td>2</td><td class="ct"><a title="/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_tx.sv" href="javascript:void(0);" onclick="openSrcFile('/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_tx.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.DUT.tx_channel.tx_fifo.TX_FIFO_EMPTY_CHK" title="mod7.html#1739485028" href="mod7.html#1739485028">top.DUT.tx_channel.tx_fifo.TX_FIFO_EMPTY_CHK</a>
</td><td>0</td><td>0</td><td class="s9">3125</td><td class="s9">3119</td><td>0</td><td>0</td><td class="ct"><a title="/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_tx_fifo.sv" href="javascript:void(0);" onclick="openSrcFile('/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_tx_fifo.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.DUT.tx_channel.tx_fifo.TX_FIFO_OK_CHK" title="mod7.html#796746637" href="mod7.html#796746637">top.DUT.tx_channel.tx_fifo.TX_FIFO_OK_CHK</a>
</td><td>0</td><td>0</td><td class="s9">3125</td><td class="s9">2</td><td>0</td><td>0</td><td class="ct"><a title="/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_tx_fifo.sv" href="javascript:void(0);" onclick="openSrcFile('/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_tx_fifo.sv')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
Assertions Incomplete:<a name="tag_ast_incp"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_top.DUT.tx_channel.TX_BUSY_CHK" title="mod1.html#593335810" href="mod1.html#593335810">top.DUT.tx_channel.TX_BUSY_CHK</a>
</td><td>0</td><td>0</td><td class="s9">3125</td><td class="s9">1</td><td>0</td><td>2</td><td class="ct"><a title="/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_tx.sv" href="javascript:void(0);" onclick="openSrcFile('/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../rtl/uart_tx.sv')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
Assertions Without Attempts:<a name="tag_ast_no_attp"></a>
<table class="sortable rt">
<col width="180">
<col span="6" width="60"><tr class="sortablehead">
<td class="alfsrt">ASSERTIONS<td>CATEGORY</td><td>SEVERITY</td><td>ATTEMPTS</td><td>REAL SUCCESSES</td><td>FAILURES</td><td>INCOMPLETE</td><td>SRC</td>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_uart_pkg.\uart_tx_baud_rate_config_test::run_phase .unnamed$$_0" title="mod10.html#1014619638" href="mod10.html#1014619638">uart_pkg.\uart_tx_baud_rate_config_test::run_phase .unnamed$$_0</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../verif/test/uart_tx_baud_rate_config_test.sv" href="javascript:void(0);" onclick="openSrcFile('/home/shirley/GIT_CHECKOUT/UART/UART_non_pulpino/sim/../verif/test/uart_tx_baud_rate_config_test.sv')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_uvm_pkg.\uvm_reg_map::do_read .unnamed$$_0.unnamed$$_1" title="mod4.html#117826508" href="mod4.html#117826508">uvm_pkg.\uvm_reg_map::do_read .unnamed$$_0.unnamed$$_1</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/synopsys/tools/vcs/W-2024.09/etc/uvm/reg/uvm_reg_map.svh" href="javascript:void(0);" onclick="openSrcFile('/home/synopsys/tools/vcs/W-2024.09/etc/uvm/reg/uvm_reg_map.svh')"><img class="sourcefile"></a>
</td></tr>
<tr class="wht"><td class="lf"><a name="tag_hvp_ast_uvm_pkg.\uvm_reg_map::do_write .unnamed$$_0.unnamed$$_1" title="mod4.html#686230363" href="mod4.html#686230363">uvm_pkg.\uvm_reg_map::do_write .unnamed$$_0.unnamed$$_1</a>
</td><td>0</td><td>0</td><td class="s3">0</td><td class="s3">0</td><td>0</td><td>0</td><td class="ct"><a title="/home/synopsys/tools/vcs/W-2024.09/etc/uvm/reg/uvm_reg_map.svh" href="javascript:void(0);" onclick="openSrcFile('/home/synopsys/tools/vcs/W-2024.09/etc/uvm/reg/uvm_reg_map.svh')"><img class="sourcefile"></a>
</td></tr>
</table>
<br clear=all>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul>
    <li>
      <a href="#tag_ast_no_covr">Assertions Uncovered</a>    </li>
    <li>
      <a href="#tag_ast_succ">Assertions Success</a>    </li>
    <li>
      <a href="#tag_ast_incp">Assertions Incomplete</a>    </li>
    <li>
      <a href="#tag_ast_no_attp">Assertions Without Attempts</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
