\hypertarget{group___p_w_r_ex___c_s_r__register__alias}{}\doxysection{PWRx CSR Register alias address}
\label{group___p_w_r_ex___c_s_r__register__alias}\index{PWRx CSR Register alias address@{PWRx CSR Register alias address}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}\label{group___p_w_r_ex___c_s_r__register__alias_gabe84749fda066b71a64a1eec61032181}} 
\#define {\bfseries BRE\+\_\+\+BIT\+\_\+\+NUMBER}~PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Pos
\item 
\mbox{\Hypertarget{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}\label{group___p_w_r_ex___c_s_r__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}} 
\#define {\bfseries CSR\+\_\+\+BRE\+\_\+\+BB}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (PWR\+\_\+\+CSR\+\_\+\+OFFSET\+\_\+\+BB $\ast$ 32U) + (BRE\+\_\+\+BIT\+\_\+\+NUMBER $\ast$ 4U))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
