;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; ADC
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_intClock__ENABLE EQU CYREG_CLK_DIVIDER_B01
ADC_intClock__ENABLE_MASK EQU 0x80000000
ADC_intClock__MASK EQU 0x80000000
ADC_intClock__REGISTER EQU CYREG_CLK_DIVIDER_B01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x4000
ADC_IRQ__INTC_NUMBER EQU 14
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_IRQ__INTC_PRIOR_NUM EQU 3
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; I2C
I2C_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2C_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2C_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2C_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2C_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2C_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2C_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2C_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2C_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2C_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2C_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x400
I2C_SCB_IRQ__INTC_NUMBER EQU 10
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A01
I2C_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_SCBCLK__MASK EQU 0x80000000
I2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A01
I2C_scl__0__DM__MASK EQU 0x07
I2C_scl__0__DM__SHIFT EQU 0
I2C_scl__0__DR EQU CYREG_PRT4_DR
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_RX EQU 9
I2C_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PC EQU CYREG_PRT4_PC
I2C_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_scl__0__PORT EQU 4
I2C_scl__0__PS EQU CYREG_PRT4_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_PRT4_DR
I2C_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_scl__MASK EQU 0x01
I2C_scl__PC EQU CYREG_PRT4_PC
I2C_scl__PC2 EQU CYREG_PRT4_PC2
I2C_scl__PORT EQU 4
I2C_scl__PS EQU CYREG_PRT4_PS
I2C_scl__SHIFT EQU 0
I2C_sda__0__DM__MASK EQU 0x38
I2C_sda__0__DM__SHIFT EQU 3
I2C_sda__0__DR EQU CYREG_PRT4_DR
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MISO EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_TX EQU 9
I2C_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PC EQU CYREG_PRT4_PC
I2C_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_sda__0__PORT EQU 4
I2C_sda__0__PS EQU CYREG_PRT4_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_PRT4_DR
I2C_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_sda__MASK EQU 0x02
I2C_sda__PC EQU CYREG_PRT4_PC
I2C_sda__PC2 EQU CYREG_PRT4_PC2
I2C_sda__PORT EQU 4
I2C_sda__PS EQU CYREG_PRT4_PS
I2C_sda__SHIFT EQU 1

; LCD
LCD_LCDPort__0__DM__MASK EQU 0x07
LCD_LCDPort__0__DM__SHIFT EQU 0
LCD_LCDPort__0__DR EQU CYREG_PRT2_DR
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_LCDPort__0__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__0__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC
LCD_LCDPort__0__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__PS EQU CYREG_PRT2_PS
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__DM__MASK EQU 0x38
LCD_LCDPort__1__DM__SHIFT EQU 3
LCD_LCDPort__1__DR EQU CYREG_PRT2_DR
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_LCDPort__1__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__1__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC
LCD_LCDPort__1__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__PS EQU CYREG_PRT2_PS
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__DM__MASK EQU 0x1C0
LCD_LCDPort__2__DM__SHIFT EQU 6
LCD_LCDPort__2__DR EQU CYREG_PRT2_DR
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_LCDPort__2__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__2__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC
LCD_LCDPort__2__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__PS EQU CYREG_PRT2_PS
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__DM__MASK EQU 0xE00
LCD_LCDPort__3__DM__SHIFT EQU 9
LCD_LCDPort__3__DR EQU CYREG_PRT2_DR
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_LCDPort__3__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__3__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC
LCD_LCDPort__3__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__PS EQU CYREG_PRT2_PS
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__DM__MASK EQU 0x7000
LCD_LCDPort__4__DM__SHIFT EQU 12
LCD_LCDPort__4__DR EQU CYREG_PRT2_DR
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_LCDPort__4__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__4__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC
LCD_LCDPort__4__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__PS EQU CYREG_PRT2_PS
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__DM__MASK EQU 0x38000
LCD_LCDPort__5__DM__SHIFT EQU 15
LCD_LCDPort__5__DR EQU CYREG_PRT2_DR
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_LCDPort__5__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__5__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC
LCD_LCDPort__5__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__PS EQU CYREG_PRT2_PS
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__DM__MASK EQU 0x1C0000
LCD_LCDPort__6__DM__SHIFT EQU 18
LCD_LCDPort__6__DR EQU CYREG_PRT2_DR
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_LCDPort__6__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__6__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC
LCD_LCDPort__6__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__PS EQU CYREG_PRT2_PS
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INTCFG EQU CYREG_PRT2_INTCFG
LCD_LCDPort__INTSTAT EQU CYREG_PRT2_INTSTAT
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__PC EQU CYREG_PRT2_PC
LCD_LCDPort__PC2 EQU CYREG_PRT2_PC2
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0

; LM35
LM35__0__DM__MASK EQU 0x07
LM35__0__DM__SHIFT EQU 0
LM35__0__DR EQU CYREG_PRT3_DR
LM35__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
LM35__0__HSIOM_MASK EQU 0x0000000F
LM35__0__HSIOM_SHIFT EQU 0
LM35__0__INTCFG EQU CYREG_PRT3_INTCFG
LM35__0__INTSTAT EQU CYREG_PRT3_INTSTAT
LM35__0__MASK EQU 0x01
LM35__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
LM35__0__OUT_SEL_SHIFT EQU 0
LM35__0__OUT_SEL_VAL EQU 3
LM35__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LM35__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LM35__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LM35__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LM35__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LM35__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LM35__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LM35__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LM35__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LM35__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LM35__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LM35__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LM35__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LM35__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LM35__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LM35__0__PC EQU CYREG_PRT3_PC
LM35__0__PC2 EQU CYREG_PRT3_PC2
LM35__0__PORT EQU 3
LM35__0__PS EQU CYREG_PRT3_PS
LM35__0__SHIFT EQU 0
LM35__DR EQU CYREG_PRT3_DR
LM35__INTCFG EQU CYREG_PRT3_INTCFG
LM35__INTSTAT EQU CYREG_PRT3_INTSTAT
LM35__MASK EQU 0x01
LM35__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
LM35__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
LM35__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
LM35__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
LM35__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
LM35__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
LM35__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
LM35__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
LM35__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
LM35__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
LM35__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
LM35__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
LM35__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
LM35__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
LM35__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
LM35__PC EQU CYREG_PRT3_PC
LM35__PC2 EQU CYREG_PRT3_PC2
LM35__PORT EQU 3
LM35__PS EQU CYREG_PRT3_PS
LM35__SHIFT EQU 0

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_01
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_01
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_01
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_01
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_01
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_01
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_01
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_01
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_01
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_01
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_01
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_01
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_01
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_01
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_01
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_01
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_01
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_01
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_01
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_01
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_01
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_01
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_01
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_01
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_01
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_01
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_01
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_01
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_01
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_01
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
UART_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
UART_BUART_sRX_RxSts__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_UDB_W8_MSK_00
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_UDB_W8_ST_00
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A0_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A1_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D0_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D1_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F0_03
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F1_03
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_02
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_02
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_02
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_02
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_02
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_02
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK_02
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST_02
UART_IntClock__DIVIDER_MASK EQU 0x0000FFFF
UART_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_C01
UART_IntClock__ENABLE_MASK EQU 0x80000000
UART_IntClock__MASK EQU 0x80000000
UART_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_C01

; PWM_1
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; PWM_2
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_1__INTC_MASK EQU 0x20000
isr_1__INTC_NUMBER EQU 17
isr_1__INTC_PRIOR_MASK EQU 0xC000
isr_1__INTC_PRIOR_NUM EQU 3
isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; isr_rx
isr_rx__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_rx__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_rx__INTC_MASK EQU 0x01
isr_rx__INTC_NUMBER EQU 0
isr_rx__INTC_PRIOR_MASK EQU 0xC0
isr_rx__INTC_PRIOR_NUM EQU 3
isr_rx__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_rx__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_rx__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Clock_1
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A00

; Clock_2
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_B00

; Clock_3
Clock_3__DIVIDER_MASK EQU 0x0000FFFF
Clock_3__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_3__ENABLE_MASK EQU 0x80000000
Clock_3__MASK EQU 0x80000000
Clock_3__REGISTER EQU CYREG_CLK_DIVIDER_C00

; Timer_1
Timer_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Timer_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Timer_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Timer_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Timer_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Timer_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Timer_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Timer_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Timer_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; rx_uart
rx_uart__0__DM__MASK EQU 0x1C0000
rx_uart__0__DM__SHIFT EQU 18
rx_uart__0__DR EQU CYREG_PRT1_DR
rx_uart__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
rx_uart__0__HSIOM_MASK EQU 0x0F000000
rx_uart__0__HSIOM_SHIFT EQU 24
rx_uart__0__INTCFG EQU CYREG_PRT1_INTCFG
rx_uart__0__INTSTAT EQU CYREG_PRT1_INTSTAT
rx_uart__0__MASK EQU 0x40
rx_uart__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
rx_uart__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
rx_uart__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
rx_uart__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
rx_uart__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
rx_uart__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
rx_uart__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
rx_uart__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
rx_uart__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
rx_uart__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
rx_uart__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
rx_uart__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
rx_uart__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
rx_uart__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
rx_uart__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
rx_uart__0__PC EQU CYREG_PRT1_PC
rx_uart__0__PC2 EQU CYREG_PRT1_PC2
rx_uart__0__PORT EQU 1
rx_uart__0__PS EQU CYREG_PRT1_PS
rx_uart__0__SHIFT EQU 6
rx_uart__DR EQU CYREG_PRT1_DR
rx_uart__INTCFG EQU CYREG_PRT1_INTCFG
rx_uart__INTSTAT EQU CYREG_PRT1_INTSTAT
rx_uart__MASK EQU 0x40
rx_uart__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
rx_uart__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
rx_uart__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
rx_uart__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
rx_uart__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
rx_uart__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
rx_uart__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
rx_uart__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
rx_uart__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
rx_uart__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
rx_uart__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
rx_uart__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
rx_uart__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
rx_uart__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
rx_uart__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
rx_uart__PC EQU CYREG_PRT1_PC
rx_uart__PC2 EQU CYREG_PRT1_PC2
rx_uart__PORT EQU 1
rx_uart__PS EQU CYREG_PRT1_PS
rx_uart__SHIFT EQU 6

; tx_uart
tx_uart__0__DM__MASK EQU 0xE00000
tx_uart__0__DM__SHIFT EQU 21
tx_uart__0__DR EQU CYREG_PRT1_DR
tx_uart__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
tx_uart__0__HSIOM_MASK EQU 0xF0000000
tx_uart__0__HSIOM_SHIFT EQU 28
tx_uart__0__INTCFG EQU CYREG_PRT1_INTCFG
tx_uart__0__INTSTAT EQU CYREG_PRT1_INTSTAT
tx_uart__0__MASK EQU 0x80
tx_uart__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
tx_uart__0__OUT_SEL_SHIFT EQU 14
tx_uart__0__OUT_SEL_VAL EQU 2
tx_uart__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
tx_uart__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
tx_uart__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
tx_uart__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
tx_uart__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
tx_uart__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
tx_uart__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
tx_uart__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
tx_uart__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
tx_uart__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
tx_uart__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
tx_uart__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
tx_uart__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
tx_uart__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
tx_uart__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
tx_uart__0__PC EQU CYREG_PRT1_PC
tx_uart__0__PC2 EQU CYREG_PRT1_PC2
tx_uart__0__PORT EQU 1
tx_uart__0__PS EQU CYREG_PRT1_PS
tx_uart__0__SHIFT EQU 7
tx_uart__DR EQU CYREG_PRT1_DR
tx_uart__INTCFG EQU CYREG_PRT1_INTCFG
tx_uart__INTSTAT EQU CYREG_PRT1_INTSTAT
tx_uart__MASK EQU 0x80
tx_uart__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
tx_uart__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
tx_uart__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
tx_uart__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
tx_uart__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
tx_uart__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
tx_uart__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
tx_uart__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
tx_uart__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
tx_uart__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
tx_uart__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
tx_uart__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
tx_uart__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
tx_uart__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
tx_uart__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
tx_uart__PC EQU CYREG_PRT1_PC
tx_uart__PC2 EQU CYREG_PRT1_PC2
tx_uart__PORT EQU 1
tx_uart__PS EQU CYREG_PRT1_PS
tx_uart__SHIFT EQU 7

; Pin_7Seg
Pin_7Seg__0__DM__MASK EQU 0x07
Pin_7Seg__0__DM__SHIFT EQU 0
Pin_7Seg__0__DR EQU CYREG_PRT0_DR
Pin_7Seg__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_7Seg__0__HSIOM_MASK EQU 0x0000000F
Pin_7Seg__0__HSIOM_SHIFT EQU 0
Pin_7Seg__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_7Seg__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_7Seg__0__MASK EQU 0x01
Pin_7Seg__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_7Seg__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_7Seg__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_7Seg__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_7Seg__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_7Seg__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_7Seg__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_7Seg__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_7Seg__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_7Seg__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_7Seg__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_7Seg__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_7Seg__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_7Seg__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_7Seg__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_7Seg__0__PC EQU CYREG_PRT0_PC
Pin_7Seg__0__PC2 EQU CYREG_PRT0_PC2
Pin_7Seg__0__PORT EQU 0
Pin_7Seg__0__PS EQU CYREG_PRT0_PS
Pin_7Seg__0__SHIFT EQU 0
Pin_7Seg__1__DM__MASK EQU 0x38
Pin_7Seg__1__DM__SHIFT EQU 3
Pin_7Seg__1__DR EQU CYREG_PRT0_DR
Pin_7Seg__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_7Seg__1__HSIOM_MASK EQU 0x000000F0
Pin_7Seg__1__HSIOM_SHIFT EQU 4
Pin_7Seg__1__INTCFG EQU CYREG_PRT0_INTCFG
Pin_7Seg__1__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_7Seg__1__MASK EQU 0x02
Pin_7Seg__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_7Seg__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_7Seg__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_7Seg__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_7Seg__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_7Seg__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_7Seg__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_7Seg__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_7Seg__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_7Seg__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_7Seg__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_7Seg__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_7Seg__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_7Seg__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_7Seg__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_7Seg__1__PC EQU CYREG_PRT0_PC
Pin_7Seg__1__PC2 EQU CYREG_PRT0_PC2
Pin_7Seg__1__PORT EQU 0
Pin_7Seg__1__PS EQU CYREG_PRT0_PS
Pin_7Seg__1__SHIFT EQU 1
Pin_7Seg__2__DM__MASK EQU 0x1C0
Pin_7Seg__2__DM__SHIFT EQU 6
Pin_7Seg__2__DR EQU CYREG_PRT0_DR
Pin_7Seg__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_7Seg__2__HSIOM_MASK EQU 0x00000F00
Pin_7Seg__2__HSIOM_SHIFT EQU 8
Pin_7Seg__2__INTCFG EQU CYREG_PRT0_INTCFG
Pin_7Seg__2__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_7Seg__2__MASK EQU 0x04
Pin_7Seg__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_7Seg__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_7Seg__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_7Seg__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_7Seg__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_7Seg__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_7Seg__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_7Seg__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_7Seg__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_7Seg__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_7Seg__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_7Seg__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_7Seg__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_7Seg__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_7Seg__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_7Seg__2__PC EQU CYREG_PRT0_PC
Pin_7Seg__2__PC2 EQU CYREG_PRT0_PC2
Pin_7Seg__2__PORT EQU 0
Pin_7Seg__2__PS EQU CYREG_PRT0_PS
Pin_7Seg__2__SHIFT EQU 2
Pin_7Seg__3__DM__MASK EQU 0xE00
Pin_7Seg__3__DM__SHIFT EQU 9
Pin_7Seg__3__DR EQU CYREG_PRT0_DR
Pin_7Seg__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_7Seg__3__HSIOM_MASK EQU 0x0000F000
Pin_7Seg__3__HSIOM_SHIFT EQU 12
Pin_7Seg__3__INTCFG EQU CYREG_PRT0_INTCFG
Pin_7Seg__3__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_7Seg__3__MASK EQU 0x08
Pin_7Seg__3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_7Seg__3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_7Seg__3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_7Seg__3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_7Seg__3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_7Seg__3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_7Seg__3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_7Seg__3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_7Seg__3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_7Seg__3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_7Seg__3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_7Seg__3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_7Seg__3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_7Seg__3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_7Seg__3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_7Seg__3__PC EQU CYREG_PRT0_PC
Pin_7Seg__3__PC2 EQU CYREG_PRT0_PC2
Pin_7Seg__3__PORT EQU 0
Pin_7Seg__3__PS EQU CYREG_PRT0_PS
Pin_7Seg__3__SHIFT EQU 3
Pin_7Seg__4__DM__MASK EQU 0x7000
Pin_7Seg__4__DM__SHIFT EQU 12
Pin_7Seg__4__DR EQU CYREG_PRT0_DR
Pin_7Seg__4__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_7Seg__4__HSIOM_MASK EQU 0x000F0000
Pin_7Seg__4__HSIOM_SHIFT EQU 16
Pin_7Seg__4__INTCFG EQU CYREG_PRT0_INTCFG
Pin_7Seg__4__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_7Seg__4__MASK EQU 0x10
Pin_7Seg__4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_7Seg__4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_7Seg__4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_7Seg__4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_7Seg__4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_7Seg__4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_7Seg__4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_7Seg__4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_7Seg__4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_7Seg__4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_7Seg__4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_7Seg__4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_7Seg__4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_7Seg__4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_7Seg__4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_7Seg__4__PC EQU CYREG_PRT0_PC
Pin_7Seg__4__PC2 EQU CYREG_PRT0_PC2
Pin_7Seg__4__PORT EQU 0
Pin_7Seg__4__PS EQU CYREG_PRT0_PS
Pin_7Seg__4__SHIFT EQU 4
Pin_7Seg__5__DM__MASK EQU 0x38000
Pin_7Seg__5__DM__SHIFT EQU 15
Pin_7Seg__5__DR EQU CYREG_PRT0_DR
Pin_7Seg__5__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_7Seg__5__HSIOM_MASK EQU 0x00F00000
Pin_7Seg__5__HSIOM_SHIFT EQU 20
Pin_7Seg__5__INTCFG EQU CYREG_PRT0_INTCFG
Pin_7Seg__5__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_7Seg__5__MASK EQU 0x20
Pin_7Seg__5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_7Seg__5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_7Seg__5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_7Seg__5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_7Seg__5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_7Seg__5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_7Seg__5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_7Seg__5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_7Seg__5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_7Seg__5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_7Seg__5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_7Seg__5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_7Seg__5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_7Seg__5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_7Seg__5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_7Seg__5__PC EQU CYREG_PRT0_PC
Pin_7Seg__5__PC2 EQU CYREG_PRT0_PC2
Pin_7Seg__5__PORT EQU 0
Pin_7Seg__5__PS EQU CYREG_PRT0_PS
Pin_7Seg__5__SHIFT EQU 5
Pin_7Seg__6__DM__MASK EQU 0x1C0000
Pin_7Seg__6__DM__SHIFT EQU 18
Pin_7Seg__6__DR EQU CYREG_PRT0_DR
Pin_7Seg__6__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_7Seg__6__HSIOM_MASK EQU 0x0F000000
Pin_7Seg__6__HSIOM_SHIFT EQU 24
Pin_7Seg__6__INTCFG EQU CYREG_PRT0_INTCFG
Pin_7Seg__6__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_7Seg__6__MASK EQU 0x40
Pin_7Seg__6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_7Seg__6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_7Seg__6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_7Seg__6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_7Seg__6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_7Seg__6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_7Seg__6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_7Seg__6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_7Seg__6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_7Seg__6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_7Seg__6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_7Seg__6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_7Seg__6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_7Seg__6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_7Seg__6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_7Seg__6__PC EQU CYREG_PRT0_PC
Pin_7Seg__6__PC2 EQU CYREG_PRT0_PC2
Pin_7Seg__6__PORT EQU 0
Pin_7Seg__6__PS EQU CYREG_PRT0_PS
Pin_7Seg__6__SHIFT EQU 6
Pin_7Seg__7__DM__MASK EQU 0xE00000
Pin_7Seg__7__DM__SHIFT EQU 21
Pin_7Seg__7__DR EQU CYREG_PRT0_DR
Pin_7Seg__7__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_7Seg__7__HSIOM_MASK EQU 0xF0000000
Pin_7Seg__7__HSIOM_SHIFT EQU 28
Pin_7Seg__7__INTCFG EQU CYREG_PRT0_INTCFG
Pin_7Seg__7__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_7Seg__7__MASK EQU 0x80
Pin_7Seg__7__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_7Seg__7__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_7Seg__7__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_7Seg__7__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_7Seg__7__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_7Seg__7__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_7Seg__7__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_7Seg__7__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_7Seg__7__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_7Seg__7__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_7Seg__7__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_7Seg__7__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_7Seg__7__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_7Seg__7__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_7Seg__7__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_7Seg__7__PC EQU CYREG_PRT0_PC
Pin_7Seg__7__PC2 EQU CYREG_PRT0_PC2
Pin_7Seg__7__PORT EQU 0
Pin_7Seg__7__PS EQU CYREG_PRT0_PS
Pin_7Seg__7__SHIFT EQU 7
Pin_7Seg__DR EQU CYREG_PRT0_DR
Pin_7Seg__INTCFG EQU CYREG_PRT0_INTCFG
Pin_7Seg__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_7Seg__MASK EQU 0xFF
Pin_7Seg__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_7Seg__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_7Seg__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_7Seg__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_7Seg__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_7Seg__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_7Seg__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_7Seg__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_7Seg__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_7Seg__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_7Seg__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_7Seg__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_7Seg__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_7Seg__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_7Seg__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_7Seg__PC EQU CYREG_PRT0_PC
Pin_7Seg__PC2 EQU CYREG_PRT0_PC2
Pin_7Seg__PORT EQU 0
Pin_7Seg__PS EQU CYREG_PRT0_PS
Pin_7Seg__SHIFT EQU 0

; Pin_Ctrl
Pin_Ctrl__0__DM__MASK EQU 0x07
Pin_Ctrl__0__DM__SHIFT EQU 0
Pin_Ctrl__0__DR EQU CYREG_PRT1_DR
Pin_Ctrl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Ctrl__0__HSIOM_MASK EQU 0x0000000F
Pin_Ctrl__0__HSIOM_SHIFT EQU 0
Pin_Ctrl__0__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Ctrl__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Ctrl__0__MASK EQU 0x01
Pin_Ctrl__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Ctrl__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Ctrl__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Ctrl__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Ctrl__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Ctrl__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Ctrl__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Ctrl__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Ctrl__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Ctrl__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Ctrl__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Ctrl__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Ctrl__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Ctrl__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Ctrl__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Ctrl__0__PC EQU CYREG_PRT1_PC
Pin_Ctrl__0__PC2 EQU CYREG_PRT1_PC2
Pin_Ctrl__0__PORT EQU 1
Pin_Ctrl__0__PS EQU CYREG_PRT1_PS
Pin_Ctrl__0__SHIFT EQU 0
Pin_Ctrl__1__DM__MASK EQU 0x38
Pin_Ctrl__1__DM__SHIFT EQU 3
Pin_Ctrl__1__DR EQU CYREG_PRT1_DR
Pin_Ctrl__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Ctrl__1__HSIOM_MASK EQU 0x000000F0
Pin_Ctrl__1__HSIOM_SHIFT EQU 4
Pin_Ctrl__1__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Ctrl__1__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Ctrl__1__MASK EQU 0x02
Pin_Ctrl__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Ctrl__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Ctrl__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Ctrl__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Ctrl__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Ctrl__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Ctrl__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Ctrl__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Ctrl__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Ctrl__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Ctrl__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Ctrl__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Ctrl__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Ctrl__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Ctrl__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Ctrl__1__PC EQU CYREG_PRT1_PC
Pin_Ctrl__1__PC2 EQU CYREG_PRT1_PC2
Pin_Ctrl__1__PORT EQU 1
Pin_Ctrl__1__PS EQU CYREG_PRT1_PS
Pin_Ctrl__1__SHIFT EQU 1
Pin_Ctrl__2__DM__MASK EQU 0x1C0
Pin_Ctrl__2__DM__SHIFT EQU 6
Pin_Ctrl__2__DR EQU CYREG_PRT1_DR
Pin_Ctrl__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Ctrl__2__HSIOM_MASK EQU 0x00000F00
Pin_Ctrl__2__HSIOM_SHIFT EQU 8
Pin_Ctrl__2__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Ctrl__2__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Ctrl__2__MASK EQU 0x04
Pin_Ctrl__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Ctrl__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Ctrl__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Ctrl__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Ctrl__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Ctrl__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Ctrl__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Ctrl__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Ctrl__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Ctrl__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Ctrl__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Ctrl__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Ctrl__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Ctrl__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Ctrl__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Ctrl__2__PC EQU CYREG_PRT1_PC
Pin_Ctrl__2__PC2 EQU CYREG_PRT1_PC2
Pin_Ctrl__2__PORT EQU 1
Pin_Ctrl__2__PS EQU CYREG_PRT1_PS
Pin_Ctrl__2__SHIFT EQU 2
Pin_Ctrl__3__DM__MASK EQU 0xE00
Pin_Ctrl__3__DM__SHIFT EQU 9
Pin_Ctrl__3__DR EQU CYREG_PRT1_DR
Pin_Ctrl__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_Ctrl__3__HSIOM_MASK EQU 0x0000F000
Pin_Ctrl__3__HSIOM_SHIFT EQU 12
Pin_Ctrl__3__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Ctrl__3__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Ctrl__3__MASK EQU 0x08
Pin_Ctrl__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Ctrl__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Ctrl__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Ctrl__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Ctrl__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Ctrl__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Ctrl__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Ctrl__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Ctrl__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Ctrl__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Ctrl__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Ctrl__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Ctrl__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Ctrl__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Ctrl__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Ctrl__3__PC EQU CYREG_PRT1_PC
Pin_Ctrl__3__PC2 EQU CYREG_PRT1_PC2
Pin_Ctrl__3__PORT EQU 1
Pin_Ctrl__3__PS EQU CYREG_PRT1_PS
Pin_Ctrl__3__SHIFT EQU 3
Pin_Ctrl__DR EQU CYREG_PRT1_DR
Pin_Ctrl__INTCFG EQU CYREG_PRT1_INTCFG
Pin_Ctrl__INTSTAT EQU CYREG_PRT1_INTSTAT
Pin_Ctrl__MASK EQU 0x0F
Pin_Ctrl__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_Ctrl__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_Ctrl__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_Ctrl__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_Ctrl__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_Ctrl__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_Ctrl__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_Ctrl__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_Ctrl__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_Ctrl__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_Ctrl__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_Ctrl__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_Ctrl__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_Ctrl__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_Ctrl__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_Ctrl__PC EQU CYREG_PRT1_PC
Pin_Ctrl__PC2 EQU CYREG_PRT1_PC2
Pin_Ctrl__PORT EQU 1
Pin_Ctrl__PS EQU CYREG_PRT1_PS
Pin_Ctrl__SHIFT EQU 0

; Pin_pwm1
Pin_pwm1__0__DM__MASK EQU 0x38
Pin_pwm1__0__DM__SHIFT EQU 3
Pin_pwm1__0__DR EQU CYREG_PRT3_DR
Pin_pwm1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_pwm1__0__HSIOM_MASK EQU 0x000000F0
Pin_pwm1__0__HSIOM_SHIFT EQU 4
Pin_pwm1__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_pwm1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_pwm1__0__MASK EQU 0x02
Pin_pwm1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_pwm1__0__OUT_SEL_SHIFT EQU 2
Pin_pwm1__0__OUT_SEL_VAL EQU 0
Pin_pwm1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_pwm1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_pwm1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_pwm1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_pwm1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_pwm1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_pwm1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_pwm1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_pwm1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_pwm1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_pwm1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_pwm1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_pwm1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_pwm1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_pwm1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_pwm1__0__PC EQU CYREG_PRT3_PC
Pin_pwm1__0__PC2 EQU CYREG_PRT3_PC2
Pin_pwm1__0__PORT EQU 3
Pin_pwm1__0__PS EQU CYREG_PRT3_PS
Pin_pwm1__0__SHIFT EQU 1
Pin_pwm1__DR EQU CYREG_PRT3_DR
Pin_pwm1__INTCFG EQU CYREG_PRT3_INTCFG
Pin_pwm1__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_pwm1__MASK EQU 0x02
Pin_pwm1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_pwm1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_pwm1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_pwm1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_pwm1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_pwm1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_pwm1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_pwm1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_pwm1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_pwm1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_pwm1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_pwm1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_pwm1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_pwm1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_pwm1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_pwm1__PC EQU CYREG_PRT3_PC
Pin_pwm1__PC2 EQU CYREG_PRT3_PC2
Pin_pwm1__PORT EQU 3
Pin_pwm1__PS EQU CYREG_PRT3_PS
Pin_pwm1__SHIFT EQU 1

; Pin_pwm2
Pin_pwm2__0__DM__MASK EQU 0x7000
Pin_pwm2__0__DM__SHIFT EQU 12
Pin_pwm2__0__DR EQU CYREG_PRT3_DR
Pin_pwm2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_pwm2__0__HSIOM_MASK EQU 0x000F0000
Pin_pwm2__0__HSIOM_SHIFT EQU 16
Pin_pwm2__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_pwm2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_pwm2__0__MASK EQU 0x10
Pin_pwm2__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Pin_pwm2__0__OUT_SEL_SHIFT EQU 8
Pin_pwm2__0__OUT_SEL_VAL EQU -1
Pin_pwm2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_pwm2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_pwm2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_pwm2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_pwm2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_pwm2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_pwm2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_pwm2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_pwm2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_pwm2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_pwm2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_pwm2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_pwm2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_pwm2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_pwm2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_pwm2__0__PC EQU CYREG_PRT3_PC
Pin_pwm2__0__PC2 EQU CYREG_PRT3_PC2
Pin_pwm2__0__PORT EQU 3
Pin_pwm2__0__PS EQU CYREG_PRT3_PS
Pin_pwm2__0__SHIFT EQU 4
Pin_pwm2__DR EQU CYREG_PRT3_DR
Pin_pwm2__INTCFG EQU CYREG_PRT3_INTCFG
Pin_pwm2__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_pwm2__MASK EQU 0x10
Pin_pwm2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_pwm2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_pwm2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_pwm2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_pwm2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_pwm2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_pwm2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_pwm2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_pwm2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_pwm2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_pwm2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_pwm2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_pwm2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_pwm2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_pwm2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_pwm2__PC EQU CYREG_PRT3_PC
Pin_pwm2__PC2 EQU CYREG_PRT3_PC2
Pin_pwm2__PORT EQU 3
Pin_pwm2__PS EQU CYREG_PRT3_PS
Pin_pwm2__SHIFT EQU 4

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
