

================================================================
== Synthesis Summary Report of 'dot_prod'
================================================================
+ General Information: 
    * Date:           Fri Oct 11 17:28:54 2024
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
    * Project:        dot_prod
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------+--------+-------+---------+---------+----------+---------+------+----------+----------+---------+------------+------------+-----+
    |            Modules           |  Issue |       | Latency | Latency | Iteration|         | Trip |          |          |         |            |            |     |
    |            & Loops           |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|   BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +------------------------------+--------+-------+---------+---------+----------+---------+------+----------+----------+---------+------------+------------+-----+
    |+ dot_prod                    |  Timing|  -0.00|      184|  736.000|         -|      185|     -|        no|  30 (~0%)|  3 (~0%)|  4527 (~0%)|  3338 (~0%)|    -|
    | + dot_prod_Pipeline_load     |       -|   1.58|       18|   72.000|         -|       18|     -|        no|         -|        -|  1032 (~0%)|    75 (~0%)|    -|
    |  o load                      |       -|   2.92|       16|   64.000|         1|        1|    16|       yes|         -|        -|           -|           -|    -|
    | + dot_prod_Pipeline_compute  |       -|   0.63|       21|   84.000|         -|       21|     -|        no|         -|  3 (~0%)|   372 (~0%)|   195 (~0%)|    -|
    |  o compute                   |       -|   2.92|       19|   76.000|         5|        1|    16|       yes|         -|        -|           -|           -|    -|
    +------------------------------+--------+-------+---------+---------+----------+---------+------+----------+----------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                             |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                               |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN                           |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST                           |
| s_axi_control | vec_a_1    | 0x10   | 32    | W      | Data signal of vec_a             |                                                                        |
| s_axi_control | vec_a_2    | 0x14   | 32    | W      | Data signal of vec_a             |                                                                        |
| s_axi_control | vec_b_1    | 0x1c   | 32    | W      | Data signal of vec_b             |                                                                        |
| s_axi_control | vec_b_2    | 0x20   | 32    | W      | Data signal of vec_b             |                                                                        |
| s_axi_control | results_1  | 0x28   | 32    | W      | Data signal of results           |                                                                        |
| s_axi_control | results_2  | 0x2c   | 32    | W      | Data signal of results           |                                                                        |
| s_axi_control | vector_len | 0x34   | 32    | W      | Data signal of vector_len        |                                                                        |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------+

* REGISTER
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| event_done  | 1        |
| event_start | 1        |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+---------------------+
| Argument   | Direction | Datatype            |
+------------+-----------+---------------------+
| vec_a      | inout     | int const *         |
| vec_b      | inout     | int const *         |
| results    | inout     | int*                |
| vector_len | in        | unsigned int const  |
+------------+-----------+---------------------+

* SW-to-HW Mapping
+------------+---------------+-----------+----------+--------------------------------------+
| Argument   | HW Interface  | HW Type   | HW Usage | HW Info                              |
+------------+---------------+-----------+----------+--------------------------------------+
| vec_a      | m_axi_gmem    | interface |          |                                      |
| vec_a      | s_axi_control | register  | offset   | name=vec_a_1 offset=0x10 range=32    |
| vec_a      | s_axi_control | register  | offset   | name=vec_a_2 offset=0x14 range=32    |
| vec_b      | m_axi_gmem    | interface |          |                                      |
| vec_b      | s_axi_control | register  | offset   | name=vec_b_1 offset=0x1c range=32    |
| vec_b      | s_axi_control | register  | offset   | name=vec_b_2 offset=0x20 range=32    |
| results    | m_axi_gmem    | interface |          |                                      |
| results    | s_axi_control | register  | offset   | name=results_1 offset=0x28 range=32  |
| results    | s_axi_control | register  | offset   | name=results_2 offset=0x2c range=32  |
| vector_len | s_axi_control | register  |          | name=vector_len offset=0x34 range=32 |
+------------+---------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                         | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+------------------------------+-----+--------+---------------+-----+--------+---------+
| + dot_prod                   | 3   |        |               |     |        |         |
|  + dot_prod_Pipeline_load    | 0   |        |               |     |        |         |
|    add_ln34_fu_116_p2        | -   |        | add_ln34      | add | fabric | 0       |
|  + dot_prod_Pipeline_compute | 3   |        |               |     |        |         |
|    add_ln43_fu_94_p2         | -   |        | add_ln43      | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U5     | 3   |        | mul_ln44      | mul | auto   | 1       |
|    vout_buffer_1_fu_118_p2   | -   |        | vout_buffer_1 | add | fabric | 0       |
+------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+-----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+---------------+------+------+--------+-----------+---------+------+---------+
| + dot_prod    | 30   | 0    |        |           |         |      |         |
|   va_buffer_U | -    | -    |        | va_buffer | ram_1p  | auto | 1       |
|   vb_buffer_U | -    | -    |        | vb_buffer | ram_1p  | auto | 1       |
+---------------+------+------+--------+-----------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
| Type      | Options                                                     | Location                                                                                                        |
+-----------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
| interface | m_axi port = vec_a offset = slave depth = 16 bundle = gmem  | /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:18 in dot_prod |
| interface | m_axi port = vec_b offset = slave depth = 16 bundle = gmem  | /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:19 in dot_prod |
| interface | m_axi port = results offset = slave depth = 1 bundle = gmem | /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:20 in dot_prod |
| interface | s_axilite port = vec_a bundle = control                     | /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:22 in dot_prod |
| interface | s_axilite port = vec_b bundle = control                     | /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:23 in dot_prod |
| interface | s_axilite port = results bundle = control                   | /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:24 in dot_prod |
| interface | s_axilite port = vector_len bundle = control                | /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:25 in dot_prod |
| interface | s_axilite port = return bundle = control                    | /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2021.2/l2_part2_d1/src/dot_prod.cpp:26 in dot_prod |
+-----------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


