Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/RTL_DDR4_Test/ip/platform/platform_axi_bridge_0.ip --block-symbol-file --output-directory=/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/RTL_DDR4_Test/ip/platform/platform_axi_bridge_0 --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/RTL_DDR4_Test/ip/platform/platform_axi_bridge_0.ip --synthesis=VERILOG --output-directory=/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/RTL_DDR4_Test/ip/platform/platform_axi_bridge_0 --family=Agilex --part=AGFB014R24B2E2V
Info: platform_axi_bridge_0: "Transforming system: platform_axi_bridge_0"
Info: platform_axi_bridge_0: "Naming system components in system: platform_axi_bridge_0"
Info: platform_axi_bridge_0: "Processing generation queue"
Info: platform_axi_bridge_0: "Generating: platform_axi_bridge_0"
Info: platform_axi_bridge_0: "Generating: platform_axi_bridge_0_altera_axi_bridge_1931_vhmf6ra"
Info: platform_axi_bridge_0: Done "platform_axi_bridge_0" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
