E13,GPIOA3_TIMER4,Out,BMC_eMMC_RST_N,Signal to reset eMMC flash
U19,GPIOS1_BMCINT,Out,BMC_BCM5396_MUX_SEL,
R18,GPIOS2_SALT5,Out,BMC_P1220_SYS_OK,
P18,GPIOS3_SALT6,In,BMC_PWR_OK,
R19,GPIOS4,Out,BMC_UART_SEL2,
W20,GPIOS5,Out,BMC_UART_SEL5,
U20,GPIOS6,Out,BMC9_9548_0_RST,
AA20,GPIOS7,Out,BMC12_9548_2_RST,
Y1,GPIOM0_VPIB2_NCTS2,Out,BMC_CPLD_GPIO_SPARE1,Spare Reset signal connected to CPLD
AB2,GPIOM1_VPIB3_NDCD2,Out,BMC_CPLD_GPIO_SPARE2,Spare Reset signal connected to CPLD
AA1,GPIOM2_VPIB4_NDSR2,Out,BMC_CPLD_GPIO_SPARE3,Spare Reset signal connected to CPLD
Y2,GPIOM3_VPIB5_NRI2,Out,BMC_CPLD_GPIO_SPARE4,Spare Reset signal connected to CPLD
AA2,GPIOM4_VPIB6_NDTR2,Out,BMC_CPLD_GPIO_SPARE5,Spare Reset signal connected to CPLD
J19,GPIOF0_NCTS4,Out,BMC10_9548_1_RST,
A21,GPIOF4_NDTR4,Out,CPU_CATERR_MSMI,
Y20,GPIOZ0_SIOPBI_N_NORA0,Out,BMC_SPI_1_WP_N,
AB20,GPIOZ1_SIOPWRGD_NORA1,Out,BMC_SPI_2_WP_N,
U21,GPIOZ4_NORA4,In,SCM_USB_PRSNT,
W22,GPIOZ5_NORA5,Out,BMC_IN_P1220,
Y22,GPIOAA2_NORD2_SALT9,Out,BMC_SCM_CPLD_TMS,"SCM CPLD JTAG upgrade interface,BMC output to CPLD TMS"
AA22,GPIOAA3_NORD3_SALT10,Out,BMC_SCM_CPLD_TCK,"SCM CPLD JTAG upgrade interface,BMC output to CPLD TCK"
U22,GPIOAA4_NORD4_SALT11,Out,BMC_SCM_CPLD_TDI,"SCM CPLD JTAG upgrade interface,BMC output to CPLD TDI"
T20,GPIOAA5_NORD5_SALT12,In,BMC_SCM_CPLD_TDO,"SCM CPLD JTAG upgrade interface,BMC input to CPLD TDO"
P19,GPIOAA7_NORD7_SALT14,Out,BMC_SCM_CPLD_EN,"SCM CPLD JTAG select pin, 0: SCM CPLD JTAG connect to BMC
1(Default): SCM CPLD JTAG connect to debug connect"
U5,GPIOO0_TACH0_VPIG8,Out,BMC_FCM_T_MUX_SEL,"0: default value for HW debug 1: BMC can upgrade top FANCPLD"
U4,GPIOO1_TACH1_VPIG9,Out,BMC_SYSCPLD_JTAG_MUX_SEL,"0: default value for HW debug
1: BMC can upgrade top SYSCPLD and SPIMUXCPLD"
AB4,GPIOO3_TACH3,Out,BMC_FCM_B_MUX_SEL,"0: default value for HW debug 1: BMC can upgrade buttom FANCPLD"
AB3,GPIOO4_TACH4_VPIR2,Out,SWITCH_EEPROM1_WRT,"0: BCM5396 SPI interface connect to SPI EEPROM
1: BCM5396 SPI interface connect to BMC SPI EEPROM interface
this bit is used as BCM5396 straping configuration too"
V4,GPIOP0_TACH8_VPIR6,Out,SCM_CPLD_HITLESS,
W5,GPIOP1_TACH9_VPIR7,Out,SMB_CPLD_HITLESS,
AA5,GPIOP2_TACH10_VPIR8,Out,BMC_RST_FPGA,
N5,GPIOJ4_VGAHS,Out,BMC_FCM_CPLD_TMS,"FCM CPLD JTAG upgrade interface,BMC output to CPLD TMS"
R4,GPIOJ5_VGAVS,Out,BMC_FCM_CPLD_TCK,"FCM CPLD JTAG upgrade interface,BMC output to CPLD TCK"
R3,GPIOJ6_DDCCLK,Out,BMC_FCM_CPLD_TDI,"FCM CPLD JTAG upgrade interface,BMC output to CPLD TDI"
T3,GPIOJ7_DDCDAT,In,BMC_FCM_CPLD_TDO,"FCM CPLD JTAG upgrade interface,BMC input to CPLD TDO"
V2,GPION0_PWM0,Out,BMC_PIM1_9548_RST_N,
W2,GPION1_PWM1,Out,BMC_PIM2_9548_RST_N,
V3,GPION2_PWM2_VPIG2,Out,BMC_PIM3_9548_RST_N,
U3,GPION3_PWM3_VPIG3,Out,BMC_PIM4_9548_RST_N,
W3,GPION4_PWM4_VPIG4,Out,BMC_PIM5_9548_RST_N,
AA3,GPION5_PWM5_VPIG5,Out,BMC_PIM6_9548_RST_N,
Y3,GPION6_PWM6_VPIG6,Out,BMC_PIM7_9548_RST_N,
T4,GPION7_PWM7_VPIG7,Out,BMC_PIM8_9548_RST_N,
A19,GPIOG0_SGPS1CK,Out,BMC_CPLD_TDI,
E19,GPIOG1_SGPS1LD,Out,BMC_CPLD_TCK,
C19,GPIOG2_SGPS1I0,Out,BMC_CPLD_TMS,
E16,GPIOG3_SGPS1I1,In,BMC_CPLD_TDO,
E17,GPIOG4_SGPS2CK_SALT1,In,BMC_CPLD_BOARD_REV_ID0,"Board ID input bit0, resister straping, connect to both BMC and CPLD"
D16,GPIOG5_SGPS2LD_SALT2,In,BMC_CPLD_BOARD_REV_ID1,"Board ID input bit1, resister straping, connect to both BMC and CPLD"
D15,GPIOG6_SGPS2I0_SALT3,In,BMC_CPLD_BOARD_REV_ID2,"Board ID input bit2, resister straping, connect to both BMC and CPLD"
B15,GPIOI4_SPI1CS0_N_VBCS_N,Out,BMC_SPI1_CS0,
D13,GPIOA2_TIMER3_SPI1CS1_N,Out,BMC_SPI1_CS1,
C15,GPIOI5_SPI1CK_VBCK,Out,BMC_SPI1_CLK,
A14,GPIOI6_SPI1MOSI_VBMOSI,Out,BMC_SPI1_MOSI,
A15,GPIOI7_SPI1MISO_VBMISO,In,BMC_SPI1_MISO,
F18,GPIOE2_NDSR3,In,TH3_PWR_OK,
E14,GPIOG7_SGPS2I1_SALT4,Out,BMC_SPI1_CS2,
D8,GPIOR6_MDC1,BI,BMC_SW_MDC1,MDC/MDIO to GE Switch
E10,GPIOR7_MDIO1,BI,BMC_SW_MDIO1,
A18,GPIOH0_NCTS6,In,GPIOH0,
B18,GPIOH1_NDCD6,In,GPIOH1,
D17,GPIOH2_NDSR6,In,GPIOH2,
C17,GPIOH3_NRI6,In,GPIOH3,
A17,GPIOH4_NDTR6,In,GPIOH4,
B17,GPIOH5_NRTS6,In,GPIOH5,
A16,GPIOH6_TXD6,In,GPIOH6,
D18,GPIOH7_RXD6,In,GPIOH7,
N19,GPIOAB0_VPODE_NOROE_N,In,CPLD_INT_BMC,
