# Vignesh D

FPGA and RTL Design Engineer focused on high-performance digital systems, SoC integration, and real-time video pipelines.

I build production-oriented FPGA solutions across RTL design, verification, embedded Linux, and hardware-software integration.

LinkedIn: https://www.linkedin.com/in/vignesh-vlsidev/  
Email: vignesh.d.off@gmail.com

---

## Core Expertise

- RTL Design: Verilog, SystemVerilog, microarchitecture, timing-aware design
- SoC Integration: Zynq MPSoC, PS-PL integration, AXI-Lite, AXI-Stream, memory mapping
- Video Systems: RTSP, SDI Rx/Tx, serializer clocking, H.264/H.265 pipeline integration
- Embedded Systems: PetaLinux, Vitis, board bring-up, peripheral interfacing
- Verification and Debug: simulation, subsystem validation, hardware debugging
---

## Project Highlights

- YOLO Object Detection on Zynq MPSoC / KV260  
  Edge AI deployment, acceleration integration, real-time inference pipeline

- FPGA Face Detection (Haar-based)  
  Hardware-oriented optimization, deterministic processing flow

- MOSSE Object Tracker with Gimbal Control  
  Tracking pipeline integration, control interface, target stabilization

- Real-Time Video Streaming Pipeline  
  RTSP transport, low-latency path, system-level integration

- SDI Video Receive and Transmit System  
  SDI Rx/Tx architecture, serializer and clock-domain handling

- H.264/H.265 Video Encoding Integration  
  Codec pipeline integration, throughput-focused implementation

- Embedded Web Server for UART Configuration  
  Runtime parameter configuration, device communication interface

- Single-Cycle RISC-V RV32I + Peripheral Modules  
  Processor design, I2C, SPI, UART, APB integration

---

## Tools and Languages

Tools: Vivado, Vitis, PetaLinux, Verilator, Yosys, Vitis HLS, OpenLANE  
Languages: Verilog, SystemVerilog, C, Python, TCL

---

## Current Focus

- Scalable RTL architecture and clean interface design
- AXI-based subsystem development and integration
- Robust verification and debugging workflows
- Real-time vision and video acceleration on FPGA platforms

---

If you work on FPGA, RTL, embedded systems, or real-time video/vision products, connect with me on LinkedIn.
