// Seed: 3589948756
module module_0 #(
    parameter id_6 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  wire _id_6;
  ;
  wire [id_6 : 1] id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd89
);
  logic [7:0] id_1;
  assign id_1[-1'b0] = -1;
  wire id_2;
  parameter id_3 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  logic id_4[id_3 : -1 'b0] = -1 / "";
endmodule
