INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_Upcounter_0_0/sim/Design_over_Upcounter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Design_over_Upcounter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_Comparator_0_0/sim/Design_over_Comparator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Design_over_Comparator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_clk_wiz_0_0/Design_over_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Design_over_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_clk_wiz_0_0/Design_over_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Design_over_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/sim/Design_over.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Design_over
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.gen/sources_1/bd/Design_over/hdl/Design_over_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Design_over_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.srcs/sources_1/new/Comparator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Comparator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/daanv/Desktop/Git/PWM_controller_motor/PWM_Control/PWM_Control.ip_user_files/bd/Design_over/ip/Design_over_rst_clk_wiz_0_100M_0/sim/Design_over_rst_clk_wiz_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Design_over_rst_clk_wiz_0_100M_0'
