{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683560574578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683560574578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 23:42:54 2023 " "Processing started: Mon May 08 23:42:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683560574578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683560574578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_sdram -c uart_sdram " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_sdram -c uart_sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683560574578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1683560575071 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seven_segment_LED.v(22) " "Verilog HDL information at seven_segment_LED.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/seven_segment_LED.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1683560575128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/module/44_uart_sdram/rtl/seven_segment_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/seven_segment_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_LED " "Found entity 1: seven_segment_LED" {  } { { "../rtl/seven_segment_LED.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/module/44_uart_sdram/sim/tb_uart_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/sim/tb_uart_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_sdram " "Found entity 1: tb_uart_sdram" {  } { { "../sim/tb_uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/sim/tb_uart_sdram.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575133 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(865) " "Verilog HDL warning at sdram_model_plus.v(865): extended using \"x\" or \"z\"" {  } { { "../sim/sdram_model_plus.v" "" { Text "E:/work_2/module/44_uart_sdram/sim/sdram_model_plus.v" 865 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1683560575138 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(866) " "Verilog HDL warning at sdram_model_plus.v(866): extended using \"x\" or \"z\"" {  } { { "../sim/sdram_model_plus.v" "" { Text "E:/work_2/module/44_uart_sdram/sim/sdram_model_plus.v" 866 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1683560575138 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(867) " "Verilog HDL warning at sdram_model_plus.v(867): extended using \"x\" or \"z\"" {  } { { "../sim/sdram_model_plus.v" "" { Text "E:/work_2/module/44_uart_sdram/sim/sdram_model_plus.v" 867 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1683560575138 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_model_plus.v(868) " "Verilog HDL warning at sdram_model_plus.v(868): extended using \"x\" or \"z\"" {  } { { "../sim/sdram_model_plus.v" "" { Text "E:/work_2/module/44_uart_sdram/sim/sdram_model_plus.v" 868 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1683560575138 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdram_model_plus.v(329) " "Verilog HDL information at sdram_model_plus.v(329): always construct contains both blocking and non-blocking assignments" {  } { { "../sim/sdram_model_plus.v" "" { Text "E:/work_2/module/44_uart_sdram/sim/sdram_model_plus.v" 329 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1683560575138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/module/44_uart_sdram/sim/sdram_model_plus.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/sim/sdram_model_plus.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_model_plus " "Found entity 1: sdram_model_plus" {  } { { "../sim/sdram_model_plus.v" "" { Text "E:/work_2/module/44_uart_sdram/sim/sdram_model_plus.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/module/44_uart_sdram/rtl/fifo_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/fifo_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_read " "Found entity 1: fifo_read" {  } { { "../rtl/fifo_read.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/fifo_read.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA sdram_write.v(27) " "Verilog HDL Declaration information at sdram_write.v(27): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_write.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1683560575143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_end WR_END sdram_write.v(31) " "Verilog HDL Declaration information at sdram_write.v(31): object \"wr_end\" differs only in case from object \"WR_END\" in the same scope" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_write.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1683560575143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/module/44_uart_sdram/rtl/sdram/sdram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/sdram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_write " "Found entity 1: sdram_write" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_write.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA sdram_read.v(27) " "Verilog HDL Declaration information at sdram_read.v(27): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_read.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1683560575153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_end RD_END sdram_read.v(31) " "Verilog HDL Declaration information at sdram_read.v(31): object \"rd_end\" differs only in case from object \"RD_END\" in the same scope" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_read.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1683560575153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/module/44_uart_sdram/rtl/sdram/sdram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/sdram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_read " "Found entity 1: sdram_read" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_read.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575153 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init_end INIT_END sdram_init.v(30) " "Verilog HDL Declaration information at sdram_init.v(30): object \"init_end\" differs only in case from object \"INIT_END\" in the same scope" {  } { { "../rtl/sdram/sdram_init.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_init.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1683560575153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/module/44_uart_sdram/rtl/sdram/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "../rtl/sdram/sdram_init.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_init.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/module/44_uart_sdram/rtl/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575158 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_arbit.v(176) " "Verilog HDL warning at sdram_arbit.v(176): extended using \"x\" or \"z\"" {  } { { "../rtl/sdram/sdram_arbit.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_arbit.v" 176 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1683560575158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/module/44_uart_sdram/rtl/sdram/sdram_arbit.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/sdram_arbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_arbit " "Found entity 1: sdram_arbit" {  } { { "../rtl/sdram/sdram_arbit.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_arbit.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aref_end AREF_END sdram_a_ref.v(32) " "Verilog HDL Declaration information at sdram_a_ref.v(32): object \"aref_end\" differs only in case from object \"AREF_END\" in the same scope" {  } { { "../rtl/sdram/sdram_a_ref.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_a_ref.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1683560575163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/module/44_uart_sdram/rtl/sdram/sdram_a_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/sdram_a_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_a_ref " "Found entity 1: sdram_a_ref" {  } { { "../rtl/sdram/sdram_a_ref.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_a_ref.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/module/44_uart_sdram/rtl/sdram/fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/sdram/fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ctrl " "Found entity 1: fifo_ctrl" {  } { { "../rtl/sdram/fifo_ctrl.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo_data/fifo_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo_data/fifo_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_data " "Found entity 1: fifo_data" {  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/clk_gen/clk_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/module/44_uart_sdram/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_tx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575178 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_NUM data_num uart_sdram.v(52) " "Verilog HDL Declaration information at uart_sdram.v(52): object \"DATA_NUM\" differs only in case from object \"data_num\" in the same scope" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1683560575178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/module/44_uart_sdram/rtl/uart_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/uart_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sdram " "Found entity 1: uart_sdram" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work_2/module/44_uart_sdram/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /work_2/module/44_uart_sdram/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_rx.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/read_fifo/read_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/read_fifo/read_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_fifo " "Found entity 1: read_fifo" {  } { { "ip_core/read_fifo/read_fifo.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/read_fifo/read_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "E:/work_2/module/44_uart_sdram/project/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "E:/work_2/module/44_uart_sdram/project/counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560575188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560575188 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_sign packed sdram_model_plus.v(292) " "Verilog HDL Port Declaration warning at sdram_model_plus.v(292): data type declaration for \"data_sign\" declares packed dimensions but the port declaration declaration does not" {  } { { "../sim/sdram_model_plus.v" "" { Text "E:/work_2/module/44_uart_sdram/sim/sdram_model_plus.v" 292 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1683560575198 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_sign sdram_model_plus.v(291) " "HDL info at sdram_model_plus.v(291): see declaration for object \"data_sign\"" {  } { { "../sim/sdram_model_plus.v" "" { Text "E:/work_2/module/44_uart_sdram/sim/sdram_model_plus.v" 291 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560575198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_sdram " "Elaborating entity \"uart_sdram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1683560576384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "../rtl/uart_sdram.v" "clk_gen_inst" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "altpll_component" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/clk_gen/clk_gen.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/clk_gen/clk_gen.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -833 " "Parameter \"clk2_phase_shift\" = \"-833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576435 ""}  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/clk_gen/clk_gen.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683560576435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/work_2/module/44_uart_sdram/project/db/clk_gen_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560576526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560576526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:sdram_top_inst " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:sdram_top_inst\"" {  } { { "../rtl/uart_sdram.v" "sdram_top_inst" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ctrl sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst " "Elaborating entity \"fifo_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\"" {  } { { "../rtl/sdram/sdram_top.v" "fifo_ctrl_inst" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_data sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data " "Elaborating entity \"fifo_data\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\"" {  } { { "../rtl/sdram/fifo_ctrl.v" "wr_fifo_data" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_data/fifo_data.v" "dcfifo_component" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\"" {  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560576637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576637 ""}  } { { "ip_core/fifo_data/fifo_data.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683560576637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jlq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jlq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jlq1 " "Found entity 1: dcfifo_jlq1" {  } { { "db/dcfifo_jlq1.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560576708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560576708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jlq1 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated " "Elaborating entity \"dcfifo_jlq1\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "f:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pab " "Found entity 1: a_gray2bin_pab" {  } { { "db/a_gray2bin_pab.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/a_gray2bin_pab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560576729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560576729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pab sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_pab\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_jlq1.tdf" "rdptr_g_gray2bin" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/a_graycounter_ov6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560576812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560576812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_jlq1.tdf" "rdptr_g1p" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/a_graycounter_kdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560576889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560576889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_jlq1.tdf" "wrptr_g1p" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_us91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_us91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_us91 " "Found entity 1: altsyncram_us91" {  } { { "db/altsyncram_us91.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/altsyncram_us91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560576981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560576981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_us91 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram " "Elaborating entity \"altsyncram_us91\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\"" {  } { { "db/dcfifo_jlq1.tdf" "fifo_ram" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560576993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560576993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_jlq1.tdf" "rs_brp" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560576993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/alt_synch_pipe_1e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560577013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560577013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\"" {  } { { "db/dcfifo_jlq1.tdf" "rs_dgwp" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560577023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560577023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_se9:dffpipe12 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|alt_synch_pipe_1e8:rs_dgwp\|dffpipe_se9:dffpipe12\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe12" { Text "E:/work_2/module/44_uart_sdram/project/db/alt_synch_pipe_1e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2e8 " "Found entity 1: alt_synch_pipe_2e8" {  } { { "db/alt_synch_pipe_2e8.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/alt_synch_pipe_2e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560577052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560577052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2e8 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2e8\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\"" {  } { { "db/dcfifo_jlq1.tdf" "ws_dgrp" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560577064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560577064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_te9:dffpipe14 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\|dffpipe_te9:dffpipe14\"" {  } { { "db/alt_synch_pipe_2e8.tdf" "dffpipe14" { Text "E:/work_2/module/44_uart_sdram/project/db/alt_synch_pipe_2e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/cmpr_uu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560577135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560577135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_jlq1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/cmpr_tu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560577216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560577216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_jlq1.tdf" "rdempty_eq_comp1_msb" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560577307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560577307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:wr_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_jlq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_ctrl_inst" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_init sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init_inst " "Elaborating entity \"sdram_init\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_init:sdram_init_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_init_inst" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_ctrl.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577469 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_init.v(159) " "Verilog HDL Case Statement information at sdram_init.v(159): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_init.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_init.v" 159 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1683560577477 "|uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_arbit sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_arbit:sdram_arbit_inst " "Elaborating entity \"sdram_arbit\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_arbit:sdram_arbit_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_arbit_inst" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_ctrl.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577479 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_arbit.v(145) " "Verilog HDL Case Statement information at sdram_arbit.v(145): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_arbit.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_arbit.v" 145 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1683560577479 "|uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_a_ref sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_a_ref:sdram_a_ref_inst " "Elaborating entity \"sdram_a_ref\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_a_ref:sdram_a_ref_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_a_ref_inst" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_ctrl.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577479 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_a_ref.v(155) " "Verilog HDL Case Statement information at sdram_a_ref.v(155): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_a_ref.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_a_ref.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1683560577479 "|uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_write sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_write:sdram_write_inst " "Elaborating entity \"sdram_write\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_write:sdram_write_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_write_inst" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_ctrl.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577489 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_write.v(141) " "Verilog HDL Case Statement information at sdram_write.v(141): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_write.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_write.v" 141 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1683560577489 "|uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_read sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_read:sdram_read_inst " "Elaborating entity \"sdram_read\" for hierarchy \"sdram_top:sdram_top_inst\|sdram_ctrl:sdram_ctrl_inst\|sdram_read:sdram_read_inst\"" {  } { { "../rtl/sdram/sdram_ctrl.v" "sdram_read_inst" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_ctrl.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577489 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(151) " "Verilog HDL Case Statement information at sdram_read.v(151): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_read.v" 151 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1683560577489 "|uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_read.v(172) " "Verilog HDL Case Statement information at sdram_read.v(172): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram/sdram_read.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_read.v" 172 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1683560577489 "|uart_sdram|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_read fifo_read:fifo_read_inst " "Elaborating entity \"fifo_read\" for hierarchy \"fifo_read:fifo_read_inst\"" {  } { { "../rtl/uart_sdram.v" "fifo_read_inst" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_fifo fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst " "Elaborating entity \"read_fifo\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\"" {  } { { "../rtl/fifo_read.v" "read_fifo_inst" { Text "E:/work_2/module/44_uart_sdram/rtl/fifo_read.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\"" {  } { { "ip_core/read_fifo/read_fifo.v" "scfifo_component" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/read_fifo/read_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\"" {  } { { "ip_core/read_fifo/read_fifo.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/read_fifo/read_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560577601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577609 ""}  } { { "ip_core/read_fifo/read_fifo.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/read_fifo/read_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683560577609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_eu81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_eu81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_eu81 " "Found entity 1: scfifo_eu81" {  } { { "db/scfifo_eu81.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/scfifo_eu81.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560577682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560577682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_eu81 fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_eu81:auto_generated " "Elaborating entity \"scfifo_eu81\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_eu81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/13.0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l491 " "Found entity 1: a_dpfifo_l491" {  } { { "db/a_dpfifo_l491.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/a_dpfifo_l491.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560577700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560577700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l491 fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_eu81:auto_generated\|a_dpfifo_l491:dpfifo " "Elaborating entity \"a_dpfifo_l491\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_eu81:auto_generated\|a_dpfifo_l491:dpfifo\"" {  } { { "db/scfifo_eu81.tdf" "dpfifo" { Text "E:/work_2/module/44_uart_sdram/project/db/scfifo_eu81.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_jaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_jaf " "Found entity 1: a_fefifo_jaf" {  } { { "db/a_fefifo_jaf.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/a_fefifo_jaf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560577712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560577712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_jaf fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_eu81:auto_generated\|a_dpfifo_l491:dpfifo\|a_fefifo_jaf:fifo_state " "Elaborating entity \"a_fefifo_jaf\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_eu81:auto_generated\|a_dpfifo_l491:dpfifo\|a_fefifo_jaf:fifo_state\"" {  } { { "db/a_dpfifo_l491.tdf" "fifo_state" { Text "E:/work_2/module/44_uart_sdram/project/db/a_dpfifo_l491.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_op7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_op7 " "Found entity 1: cntr_op7" {  } { { "db/cntr_op7.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/cntr_op7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560577783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560577783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_op7 fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_eu81:auto_generated\|a_dpfifo_l491:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw " "Elaborating entity \"cntr_op7\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_eu81:auto_generated\|a_dpfifo_l491:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw\"" {  } { { "db/a_fefifo_jaf.tdf" "count_usedw" { Text "E:/work_2/module/44_uart_sdram/project/db/a_fefifo_jaf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_te71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_te71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_te71 " "Found entity 1: dpram_te71" {  } { { "db/dpram_te71.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/dpram_te71.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560577864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560577864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_te71 fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_eu81:auto_generated\|a_dpfifo_l491:dpfifo\|dpram_te71:FIFOram " "Elaborating entity \"dpram_te71\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_eu81:auto_generated\|a_dpfifo_l491:dpfifo\|dpram_te71:FIFOram\"" {  } { { "db/a_dpfifo_l491.tdf" "FIFOram" { Text "E:/work_2/module/44_uart_sdram/project/db/a_dpfifo_l491.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9q1 " "Found entity 1: altsyncram_s9q1" {  } { { "db/altsyncram_s9q1.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/altsyncram_s9q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560577946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560577946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s9q1 fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_eu81:auto_generated\|a_dpfifo_l491:dpfifo\|dpram_te71:FIFOram\|altsyncram_s9q1:altsyncram1 " "Elaborating entity \"altsyncram_s9q1\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_eu81:auto_generated\|a_dpfifo_l491:dpfifo\|dpram_te71:FIFOram\|altsyncram_s9q1:altsyncram1\"" {  } { { "db/dpram_te71.tdf" "altsyncram1" { Text "E:/work_2/module/44_uart_sdram/project/db/dpram_te71.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560577946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhb " "Found entity 1: cntr_uhb" {  } { { "db/cntr_uhb.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/cntr_uhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560578037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560578037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uhb fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_eu81:auto_generated\|a_dpfifo_l491:dpfifo\|cntr_uhb:rd_ptr_count " "Elaborating entity \"cntr_uhb\" for hierarchy \"fifo_read:fifo_read_inst\|read_fifo:read_fifo_inst\|scfifo:scfifo_component\|scfifo_eu81:auto_generated\|a_dpfifo_l491:dpfifo\|cntr_uhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_l491.tdf" "rd_ptr_count" { Text "E:/work_2/module/44_uart_sdram/project/db/a_dpfifo_l491.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"rom:rom_inst\"" {  } { { "../rtl/uart_sdram.v" "rom_inst" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "E:/work_2/module/44_uart_sdram/project/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom_inst\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "E:/work_2/module/44_uart_sdram/project/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560578088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sim/ADC_1.mif " "Parameter \"init_file\" = \"../sim/ADC_1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578088 ""}  } { { "rom.v" "" { Text "E:/work_2/module/44_uart_sdram/project/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683560578088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6tf1 " "Found entity 1: altsyncram_6tf1" {  } { { "db/altsyncram_6tf1.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/altsyncram_6tf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560578168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560578168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6tf1 rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_6tf1:auto_generated " "Elaborating entity \"altsyncram_6tf1\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_6tf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560578249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560578249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_6tf1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_6tf1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_6tf1.tdf" "rden_decode" { Text "E:/work_2/module/44_uart_sdram/project/db/altsyncram_6tf1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/mux_tfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560578320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560578320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_6tf1:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"rom:rom_inst\|altsyncram:altsyncram_component\|altsyncram_6tf1:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_6tf1.tdf" "mux2" { Text "E:/work_2/module/44_uart_sdram/project/db/altsyncram_6tf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_inst_0 " "Elaborating entity \"counter\" for hierarchy \"counter:counter_inst_0\"" {  } { { "../rtl/uart_sdram.v" "counter_inst_0" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "LPM_COUNTER_component" { Text "E:/work_2/module/44_uart_sdram/project/counter.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "" { Text "E:/work_2/module/44_uart_sdram/project/counter.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560578421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578421 ""}  } { { "counter.v" "" { Text "E:/work_2/module/44_uart_sdram/project/counter.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683560578421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8mi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8mi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8mi " "Found entity 1: cntr_8mi" {  } { { "db/cntr_8mi.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/cntr_8mi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560578502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560578502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8mi counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component\|cntr_8mi:auto_generated " "Elaborating entity \"cntr_8mi\" for hierarchy \"counter:counter_inst_0\|lpm_counter:LPM_COUNTER_component\|cntr_8mi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_LED seven_segment_LED:seven_segment_LED_inst " "Elaborating entity \"seven_segment_LED\" for hierarchy \"seven_segment_LED:seven_segment_LED_inst\"" {  } { { "../rtl/uart_sdram.v" "seven_segment_LED_inst" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560578520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ta84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ta84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ta84 " "Found entity 1: altsyncram_ta84" {  } { { "db/altsyncram_ta84.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/altsyncram_ta84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560580407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560580407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/mux_flc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560580600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560580600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560580701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560580701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pai " "Found entity 1: cntr_pai" {  } { { "db/cntr_pai.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/cntr_pai.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560580883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560580883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560580956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560580956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/cntr_82j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560581128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560581128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/cntr_39i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560581320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560581320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560581399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560581399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560581571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560581571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560581643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560581643 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560581825 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|sdram_data_out\[15\] " "Synthesized away node \"sdram_top:sdram_top_inst\|sdram_data_out\[15\]\"" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 71 -1 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|sdram_data_out[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|sdram_data_out\[14\] " "Synthesized away node \"sdram_top:sdram_top_inst\|sdram_data_out\[14\]\"" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 71 -1 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|sdram_data_out[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|sdram_data_out\[13\] " "Synthesized away node \"sdram_top:sdram_top_inst\|sdram_data_out\[13\]\"" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 71 -1 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|sdram_data_out[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|sdram_data_out\[12\] " "Synthesized away node \"sdram_top:sdram_top_inst\|sdram_data_out\[12\]\"" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 71 -1 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|sdram_data_out[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|sdram_data_out\[11\] " "Synthesized away node \"sdram_top:sdram_top_inst\|sdram_data_out\[11\]\"" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 71 -1 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|sdram_data_out[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|sdram_data_out\[10\] " "Synthesized away node \"sdram_top:sdram_top_inst\|sdram_data_out\[10\]\"" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 71 -1 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|sdram_data_out[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|sdram_data_out\[9\] " "Synthesized away node \"sdram_top:sdram_top_inst\|sdram_data_out\[9\]\"" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 71 -1 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|sdram_data_out[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|sdram_data_out\[8\] " "Synthesized away node \"sdram_top:sdram_top_inst\|sdram_data_out\[8\]\"" {  } { { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 71 -1 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|sdram_data_out[8]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1683560582546 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[8\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/altsyncram_us91.tdf" 297 2 0 } } { "db/dcfifo_jlq1.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[9\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/altsyncram_us91.tdf" 329 2 0 } } { "db/dcfifo_jlq1.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[10\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/altsyncram_us91.tdf" 361 2 0 } } { "db/dcfifo_jlq1.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[11\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/altsyncram_us91.tdf" 393 2 0 } } { "db/dcfifo_jlq1.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[12\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/altsyncram_us91.tdf" 425 2 0 } } { "db/dcfifo_jlq1.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[13\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/altsyncram_us91.tdf" 457 2 0 } } { "db/dcfifo_jlq1.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[14\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/altsyncram_us91.tdf" 489 2 0 } } { "db/dcfifo_jlq1.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[15\] " "Synthesized away node \"sdram_top:sdram_top_inst\|fifo_ctrl:fifo_ctrl_inst\|fifo_data:rd_fifo_data\|dcfifo:dcfifo_component\|dcfifo_jlq1:auto_generated\|altsyncram_us91:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_us91.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/altsyncram_us91.tdf" 521 2 0 } } { "db/dcfifo_jlq1.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/dcfifo_jlq1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "f:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "ip_core/fifo_data/fifo_data.v" "" { Text "E:/work_2/module/44_uart_sdram/project/ip_core/fifo_data/fifo_data.v" 87 0 0 } } { "../rtl/sdram/fifo_ctrl.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/fifo_ctrl.v" 186 0 0 } } { "../rtl/sdram/sdram_top.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 119 0 0 } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 171 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560582546 "|uart_sdram|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_jlq1:auto_generated|altsyncram_us91:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1683560582546 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1683560582546 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:seven_segment_LED_inst\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:seven_segment_LED_inst\|Mod5\"" {  } { { "../rtl/seven_segment_LED.v" "Mod5" { Text "E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560583488 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:seven_segment_LED_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:seven_segment_LED_inst\|Div4\"" {  } { { "../rtl/seven_segment_LED.v" "Div4" { Text "E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560583488 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:seven_segment_LED_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:seven_segment_LED_inst\|Mod4\"" {  } { { "../rtl/seven_segment_LED.v" "Mod4" { Text "E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560583488 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:seven_segment_LED_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:seven_segment_LED_inst\|Div3\"" {  } { { "../rtl/seven_segment_LED.v" "Div3" { Text "E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560583488 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seven_segment_LED:seven_segment_LED_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seven_segment_LED:seven_segment_LED_inst\|Mod3\"" {  } { { "../rtl/seven_segment_LED.v" "Mod3" { Text "E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560583488 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1683560583488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod5\"" {  } { { "../rtl/seven_segment_LED.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560583528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod5 " "Instantiated megafunction \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583528 ""}  } { { "../rtl/seven_segment_LED.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683560583528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i3m " "Found entity 1: lpm_divide_i3m" {  } { { "db/lpm_divide_i3m.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/lpm_divide_i3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560583599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560583599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560583619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560583619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gve " "Found entity 1: alt_u_div_gve" {  } { { "db/alt_u_div_gve.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/alt_u_div_gve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560583650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560583650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div4\"" {  } { { "../rtl/seven_segment_LED.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560583670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div4 " "Instantiated megafunction \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583670 ""}  } { { "../rtl/seven_segment_LED.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683560583670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbm " "Found entity 1: lpm_divide_fbm" {  } { { "db/lpm_divide_fbm.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/lpm_divide_fbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560583741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560583741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod4\"" {  } { { "../rtl/seven_segment_LED.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560583759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod4 " "Instantiated megafunction \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583759 ""}  } { { "../rtl/seven_segment_LED.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683560583759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div3\"" {  } { { "../rtl/seven_segment_LED.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560583771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div3 " "Instantiated megafunction \"seven_segment_LED:seven_segment_LED_inst\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683560583771 ""}  } { { "../rtl/seven_segment_LED.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/seven_segment_LED.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683560583771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560583842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560583842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560583860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560583860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/work_2/module/44_uart_sdram/project/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683560583893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683560583893 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1683560584632 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[21\] GND " "Pin \"segs\[21\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[22\] GND " "Pin \"segs\[22\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[23\] GND " "Pin \"segs\[23\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[24\] GND " "Pin \"segs\[24\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[25\] GND " "Pin \"segs\[25\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[26\] GND " "Pin \"segs\[26\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[28\] GND " "Pin \"segs\[28\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[29\] GND " "Pin \"segs\[29\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[30\] GND " "Pin \"segs\[30\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[31\] GND " "Pin \"segs\[31\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[32\] GND " "Pin \"segs\[32\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[33\] GND " "Pin \"segs\[33\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[35\] GND " "Pin \"segs\[35\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[36\] GND " "Pin \"segs\[36\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[37\] GND " "Pin \"segs\[37\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[38\] GND " "Pin \"segs\[38\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[38]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[39\] GND " "Pin \"segs\[39\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[39]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[40\] GND " "Pin \"segs\[40\]\" is stuck at GND" {  } { { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560585320 "|uart_sdram|segs[40]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1683560585320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560585653 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1683560586050 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "address\[0\] " "Logic cell \"address\[0\]\"" {  } { { "../rtl/uart_sdram.v" "address\[0\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[10\] " "Logic cell \"address\[10\]\"" {  } { { "../rtl/uart_sdram.v" "address\[10\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[11\] " "Logic cell \"address\[11\]\"" {  } { { "../rtl/uart_sdram.v" "address\[11\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[12\] " "Logic cell \"address\[12\]\"" {  } { { "../rtl/uart_sdram.v" "address\[12\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[13\] " "Logic cell \"address\[13\]\"" {  } { { "../rtl/uart_sdram.v" "address\[13\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[14\] " "Logic cell \"address\[14\]\"" {  } { { "../rtl/uart_sdram.v" "address\[14\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[15\] " "Logic cell \"address\[15\]\"" {  } { { "../rtl/uart_sdram.v" "address\[15\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[1\] " "Logic cell \"address\[1\]\"" {  } { { "../rtl/uart_sdram.v" "address\[1\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[2\] " "Logic cell \"address\[2\]\"" {  } { { "../rtl/uart_sdram.v" "address\[2\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[3\] " "Logic cell \"address\[3\]\"" {  } { { "../rtl/uart_sdram.v" "address\[3\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[4\] " "Logic cell \"address\[4\]\"" {  } { { "../rtl/uart_sdram.v" "address\[4\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[5\] " "Logic cell \"address\[5\]\"" {  } { { "../rtl/uart_sdram.v" "address\[5\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[6\] " "Logic cell \"address\[6\]\"" {  } { { "../rtl/uart_sdram.v" "address\[6\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[7\] " "Logic cell \"address\[7\]\"" {  } { { "../rtl/uart_sdram.v" "address\[7\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[8\] " "Logic cell \"address\[8\]\"" {  } { { "../rtl/uart_sdram.v" "address\[8\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "address\[9\] " "Logic cell \"address\[9\]\"" {  } { { "../rtl/uart_sdram.v" "address\[9\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[0\] " "Logic cell \"rfifo_rd_data\[0\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_rd_data\[0\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[1\] " "Logic cell \"rfifo_rd_data\[1\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_rd_data\[1\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[2\] " "Logic cell \"rfifo_rd_data\[2\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_rd_data\[2\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[3\] " "Logic cell \"rfifo_rd_data\[3\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_rd_data\[3\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[4\] " "Logic cell \"rfifo_rd_data\[4\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_rd_data\[4\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[5\] " "Logic cell \"rfifo_rd_data\[5\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_rd_data\[5\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[6\] " "Logic cell \"rfifo_rd_data\[6\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_rd_data\[6\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[7\] " "Logic cell \"rfifo_rd_data\[7\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_rd_data\[7\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[0\] " "Logic cell \"rfifo_wr_data\[0\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_wr_data\[0\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[1\] " "Logic cell \"rfifo_wr_data\[1\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_wr_data\[1\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[2\] " "Logic cell \"rfifo_wr_data\[2\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_wr_data\[2\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[3\] " "Logic cell \"rfifo_wr_data\[3\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_wr_data\[3\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[4\] " "Logic cell \"rfifo_wr_data\[4\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_wr_data\[4\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[5\] " "Logic cell \"rfifo_wr_data\[5\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_wr_data\[5\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[6\] " "Logic cell \"rfifo_wr_data\[6\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_wr_data\[6\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[7\] " "Logic cell \"rfifo_wr_data\[7\]\"" {  } { { "../rtl/uart_sdram.v" "rfifo_wr_data\[7\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_en " "Logic cell \"rfifo_wr_en\"" {  } { { "../rtl/uart_sdram.v" "rfifo_wr_en" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[0\] " "Logic cell \"rx_flag_count\[0\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[0\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[10\] " "Logic cell \"rx_flag_count\[10\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[10\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[11\] " "Logic cell \"rx_flag_count\[11\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[11\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[12\] " "Logic cell \"rx_flag_count\[12\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[12\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[13\] " "Logic cell \"rx_flag_count\[13\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[13\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[14\] " "Logic cell \"rx_flag_count\[14\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[14\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[15\] " "Logic cell \"rx_flag_count\[15\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[15\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[1\] " "Logic cell \"rx_flag_count\[1\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[1\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[2\] " "Logic cell \"rx_flag_count\[2\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[2\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[3\] " "Logic cell \"rx_flag_count\[3\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[3\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[4\] " "Logic cell \"rx_flag_count\[4\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[4\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[5\] " "Logic cell \"rx_flag_count\[5\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[5\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[6\] " "Logic cell \"rx_flag_count\[6\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[6\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[7\] " "Logic cell \"rx_flag_count\[7\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[7\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[8\] " "Logic cell \"rx_flag_count\[8\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[8\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "rx_flag_count\[9\] " "Logic cell \"rx_flag_count\[9\]\"" {  } { { "../rtl/uart_sdram.v" "rx_flag_count\[9\]" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[0\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[0\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[0\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[10\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[10\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[10\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[11\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[11\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[11\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[12\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[12\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[12\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[13\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[13\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[13\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[14\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[14\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[14\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[15\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[15\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[15\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[1\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[1\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[1\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[2\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[2\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[2\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[3\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[3\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[3\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[4\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[4\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[4\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[5\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[5\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[5\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[6\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[6\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[6\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[7\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[7\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[7\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[8\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[8\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[8\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_data_in\[9\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_data_in\[9\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_data_in\[9\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 66 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[0\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[0\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[0\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[10\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[10\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[10\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[11\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[11\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[11\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[12\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[12\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[12\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[13\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[13\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[13\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[14\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[14\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[14\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[15\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[15\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[15\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[1\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[1\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[1\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[2\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[2\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[2\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[3\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[3\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[3\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[4\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[4\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[4\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[5\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[5\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[5\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[6\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[6\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[6\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[7\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[7\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[7\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[8\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[8\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[8\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_addr\[9\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_addr\[9\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_addr\[9\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 65 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_wr_req " "Logic cell \"sdram_top:sdram_top_inst\|sdram_wr_req\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_wr_req" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_req " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_req\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_req" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 68 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[22\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[22\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[22\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[23\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[23\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[23\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[0\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[0\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[0\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[9\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[9\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[9\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[1\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[1\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[1\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[10\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[10\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[10\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[2\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[2\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[2\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[11\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[11\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[11\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[3\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[3\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[3\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[12\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[12\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[12\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[4\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[4\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[4\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[13\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[13\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[13\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[5\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[5\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[5\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[14\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[14\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[14\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[6\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[6\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[6\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[15\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[15\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[15\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[7\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[7\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[7\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[16\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[16\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[16\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[8\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[8\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[8\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[17\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[17\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[17\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[18\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[18\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[18\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[19\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[19\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[19\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[20\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[20\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[20\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""} { "Info" "ISCL_SCL_CELL_NAME" "sdram_top:sdram_top_inst\|sdram_rd_addr\[21\] " "Logic cell \"sdram_top:sdram_top_inst\|sdram_rd_addr\[21\]\"" {  } { { "../rtl/sdram/sdram_top.v" "sdram_rd_addr\[21\]" { Text "E:/work_2/module/44_uart_sdram/rtl/sdram/sdram_top.v" 70 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586078 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1683560586078 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1683560586253 "|uart_sdram|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1683560586253 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560586403 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work_2/module/44_uart_sdram/project/output_files/uart_sdram.map.smsg " "Generated suppressed messages file E:/work_2/module/44_uart_sdram/project/output_files/uart_sdram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1683560586865 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 255 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 255 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1683560587799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 4 0 0 " "Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1683560587937 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683560587937 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3623 " "Implemented 3623 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1683560588606 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1683560588606 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1683560588606 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3306 " "Implemented 3306 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1683560588606 ""} { "Info" "ICUT_CUT_TM_RAMS" "223 " "Implemented 223 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1683560588606 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1683560588606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1683560588606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683560588706 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 23:43:08 2023 " "Processing ended: Mon May 08 23:43:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683560588706 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683560588706 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683560588706 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683560588706 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683560590019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683560590035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 23:43:09 2023 " "Processing started: Mon May 08 23:43:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683560590035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683560590035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uart_sdram -c uart_sdram " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uart_sdram -c uart_sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683560590035 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1683560590104 ""}
{ "Info" "0" "" "Project  = uart_sdram" {  } {  } 0 0 "Project  = uart_sdram" 0 0 "Fitter" 0 0 1683560590104 ""}
{ "Info" "0" "" "Revision = uart_sdram" {  } {  } 0 0 "Revision = uart_sdram" 0 0 "Fitter" 0 0 1683560590104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1683560590342 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_sdram 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"uart_sdram\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683560590404 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683560590442 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683560590442 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683560590758 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683560591377 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1683560591461 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 85 " "No exact pin location assignment(s) for 1 pins of 85 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_clk_dup " "Pin sys_clk_dup not assigned to an exact location on the device" {  } { { "f:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0/quartus/bin64/pin_planner.ppl" { sys_clk_dup } } } { "f:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sys_clk_dup" } } } } { "../rtl/uart_sdram.v" "" { Text "E:/work_2/module/44_uart_sdram/rtl/uart_sdram.v" 41 0 0 } } { "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk_dup } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/work_2/module/44_uart_sdram/project/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1683560591816 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1683560591816 ""}
{ "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_LOC_WARNING" "auto-promoted clock driver clk_Key_1~inputCLKENA0 " "REFCLK input I/O of auto-promoted clock driver clk_Key_1~inputCLKENA0 is not placed onto a dedicated REFCLK input pin" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk_Key_1 PIN_U7 " "Refclk input I/O pad clk_Key_1 is placed onto PIN_U7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1683560598089 ""}  } {  } 0 179010 "REFCLK input I/O of %1!s! is not placed onto a dedicated REFCLK input pin" 0 0 "Fitter" 0 -1 1683560598089 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1683560598097 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "9 s (9 global) " "Automatically promoted 9 clocks (9 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_50m~CLKENA0 210 global CLKCTRL_G4 " "clk_50m~CLKENA0 with 210 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683560598949 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_100m_shift~CLKENA0 3 global CLKCTRL_G7 " "clk_100m_shift~CLKENA0 with 3 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683560598949 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_clk_dup~buf0CLKENA0 1299 global CLKCTRL_G5 " "sys_clk_dup~buf0CLKENA0 with 1299 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683560598949 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_100m~CLKENA0 335 global CLKCTRL_G6 " "clk_100m~CLKENA0 with 335 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683560598949 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 875 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 875 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683560598949 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 656 global CLKCTRL_G3 " "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 with 656 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683560598949 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_clk~inputCLKENA0 113 global CLKCTRL_G0 " "sys_clk~inputCLKENA0 with 113 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683560598949 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst_n~CLKENA0 400 global CLKCTRL_G1 " "rst_n~CLKENA0 with 400 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683560598949 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_Key_1~inputCLKENA0 16 global CLKCTRL_G14 " "clk_Key_1~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1683560598949 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1683560598949 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1683560598949 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1683560598949 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683560599110 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jlq1 " "Entity dcfifo_jlq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602294 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602294 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1683560602294 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602294 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602294 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602294 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1683560602294 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1683560602294 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_sdram.sdc " "Synopsys Design Constraints File file not found: 'uart_sdram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683560602325 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683560602333 "|uart_sdram|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_Key_1 " "Node: clk_Key_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683560602333 "|uart_sdram|clk_Key_1"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683560602345 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683560602345 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602355 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602355 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602355 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602355 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602355 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602355 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602355 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602355 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1683560602355 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1683560602355 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602355 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602355 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1683560602355 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683560602355 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683560602416 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683560602426 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683560602436 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683560602436 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683560602436 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683560602446 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683560602602 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1683560602617 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683560602617 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683560602849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683560606491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683560607503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683560607519 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683560610209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683560610209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683560612240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "E:/work_2/module/44_uart_sdram/project/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1683560617254 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683560617254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683560620777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1683560620793 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683560620793 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.98 " "Total time spent on timing analysis during the Fitter is 1.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1683560623783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683560623864 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CEBA4F23C7 " "Timing characteristics of device 5CEBA4F23C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1683560623864 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683560625752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683560625815 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CEBA4F23C7 " "Timing characteristics of device 5CEBA4F23C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1683560625815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683560627621 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683560635396 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work_2/module/44_uart_sdram/project/output_files/uart_sdram.fit.smsg " "Generated suppressed messages file E:/work_2/module/44_uart_sdram/project/output_files/uart_sdram.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683560636156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6186 " "Peak virtual memory: 6186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683560637500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 23:43:57 2023 " "Processing ended: Mon May 08 23:43:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683560637500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683560637500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683560637500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683560637500 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683560638618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683560638618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 23:43:58 2023 " "Processing started: Mon May 08 23:43:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683560638618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683560638618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uart_sdram -c uart_sdram " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uart_sdram -c uart_sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683560638618 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683560643835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683560644851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 23:44:04 2023 " "Processing ended: Mon May 08 23:44:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683560644851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683560644851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683560644851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683560644851 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683560645549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683560645899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683560645899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 23:44:05 2023 " "Processing started: Mon May 08 23:44:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683560645899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683560645899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uart_sdram -c uart_sdram " "Command: quartus_sta uart_sdram -c uart_sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683560645899 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1683560645946 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1683560646688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1683560646718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1683560646718 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jlq1 " "Entity dcfifo_jlq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683560647924 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683560647924 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1683560647924 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683560647924 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683560647924 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1683560647924 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1683560647924 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1683560647924 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_sdram.sdc " "Synopsys Design Constraints File file not found: 'uart_sdram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1683560647965 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683560647973 "|uart_sdram|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_Key_1 " "Node: clk_Key_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683560647973 "|uart_sdram|clk_Key_1"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1683560647985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1683560647985 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560647995 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560647995 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560647995 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560647995 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560647995 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560647995 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560647995 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560647995 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560647995 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1683560647995 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1683560648006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.103 " "Worst-case setup slack is 9.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560648044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560648044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.103         0.000 altera_reserved_tck  " "    9.103         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560648044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560648044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.317 " "Worst-case hold slack is 0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560648056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560648056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317         0.000 altera_reserved_tck  " "    0.317         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560648056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560648056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.190 " "Worst-case recovery slack is 15.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560648056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560648056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.190         0.000 altera_reserved_tck  " "   15.190         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560648056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560648056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.764 " "Worst-case removal slack is 0.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560648076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560648076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764         0.000 altera_reserved_tck  " "    0.764         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560648076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560648076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.443 " "Worst-case minimum pulse width slack is 15.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560648076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560648076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.443         0.000 altera_reserved_tck  " "   15.443         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560648076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560648076 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1683560648135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1683560648176 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CEBA4F23C7 " "Timing characteristics of device 5CEBA4F23C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1683560648176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1683560652775 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683560653016 "|uart_sdram|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_Key_1 " "Node: clk_Key_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683560653016 "|uart_sdram|clk_Key_1"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653016 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653036 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653036 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653036 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653036 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653036 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653036 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653036 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653036 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.219 " "Worst-case setup slack is 9.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.219         0.000 altera_reserved_tck  " "    9.219         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560653062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288         0.000 altera_reserved_tck  " "    0.288         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560653077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.270 " "Worst-case recovery slack is 15.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.270         0.000 altera_reserved_tck  " "   15.270         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560653093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.704 " "Worst-case removal slack is 0.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704         0.000 altera_reserved_tck  " "    0.704         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560653093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.461 " "Worst-case minimum pulse width slack is 15.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.461         0.000 altera_reserved_tck  " "   15.461         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560653109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560653109 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1683560653140 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1683560653278 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CEBA4F23C7 " "Timing characteristics of device 5CEBA4F23C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1683560653278 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1683560655750 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683560655985 "|uart_sdram|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_Key_1 " "Node: clk_Key_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683560655985 "|uart_sdram|clk_Key_1"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1683560655985 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656005 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656005 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656005 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656005 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656005 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656005 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656005 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656005 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.910 " "Worst-case setup slack is 12.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.910         0.000 altera_reserved_tck  " "   12.910         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560656013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161         0.000 altera_reserved_tck  " "    0.161         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560656013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.315 " "Worst-case recovery slack is 16.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.315         0.000 altera_reserved_tck  " "   16.315         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560656023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.354 " "Worst-case removal slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 altera_reserved_tck  " "    0.354         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560656034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.285 " "Worst-case minimum pulse width slack is 15.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.285         0.000 altera_reserved_tck  " "   15.285         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560656034 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1683560656065 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683560656771 "|uart_sdram|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_Key_1 " "Node: clk_Key_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1683560656771 "|uart_sdram|clk_Key_1"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656771 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656787 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656787 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656787 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656787 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656787 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[5\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656787 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[6\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656787 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clk_gen_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[7\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656787 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.323 " "Worst-case setup slack is 13.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.323         0.000 altera_reserved_tck  " "   13.323         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560656787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148         0.000 altera_reserved_tck  " "    0.148         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560656802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.418 " "Worst-case recovery slack is 16.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.418         0.000 altera_reserved_tck  " "   16.418         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560656802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.320 " "Worst-case removal slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320         0.000 altera_reserved_tck  " "    0.320         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560656802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.262 " "Worst-case minimum pulse width slack is 15.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.262         0.000 altera_reserved_tck  " "   15.262         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683560656818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683560656818 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1683560658494 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1683560658494 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5277 " "Peak virtual memory: 5277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683560658606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 23:44:18 2023 " "Processing ended: Mon May 08 23:44:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683560658606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683560658606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683560658606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683560658606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683560659738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683560659738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 23:44:19 2023 " "Processing started: Mon May 08 23:44:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683560659738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683560659738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart_sdram -c uart_sdram " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uart_sdram -c uart_sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683560659738 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1683560660720 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_sdram.vo E:/work_2/module/44_uart_sdram/project/simulation/modelsim/ simulation " "Generated file uart_sdram.vo in folder \"E:/work_2/module/44_uart_sdram/project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1683560661590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683560661772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 23:44:21 2023 " "Processing ended: Mon May 08 23:44:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683560661772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683560661772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683560661772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683560661772 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 112 s " "Quartus II Full Compilation was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683560662505 ""}
