
---------- Begin Simulation Statistics ----------
final_tick                                49235241000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 539867                       # Simulator instruction rate (inst/s)
host_mem_usage                                8625152                       # Number of bytes of host memory used
host_op_rate                                  1058117                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.97                       # Real time elapsed on the host
host_tick_rate                             3797154608                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000001                       # Number of instructions simulated
sim_ops                                      13719874                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.049235                       # Number of seconds simulated
sim_ticks                                 49235241000                       # Number of ticks simulated
system.cpu.Branches                           1730692                       # Number of branches fetched
system.cpu.committedInsts                     7000001                       # Number of instructions committed
system.cpu.committedOps                      13719874                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1303127                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           604                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      732012                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           180                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     8964792                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           230                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         49235241                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   49235241                       # Number of busy cycles
system.cpu.num_cc_register_reads              8458427                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4214332                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1108376                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 184416                       # Number of float alu accesses
system.cpu.num_fp_insts                        184416                       # number of float instructions
system.cpu.num_fp_register_reads               311255                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              158288                       # number of times the floating registers were written
system.cpu.num_func_calls                      394303                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              13558926                       # Number of integer alu accesses
system.cpu.num_int_insts                     13558926                       # number of integer instructions
system.cpu.num_int_register_reads            26354402                       # number of times the integer registers were read
system.cpu.num_int_register_writes           11079054                       # number of times the integer registers were written
system.cpu.num_load_insts                     1302081                       # Number of load instructions
system.cpu.num_mem_refs                       2033910                       # number of memory refs
system.cpu.num_store_insts                     731829                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 30675      0.22%      0.22% # Class of executed instruction
system.cpu.op_class::IntAlu                  11511406     83.90%     84.13% # Class of executed instruction
system.cpu.op_class::IntMult                       22      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     84.13% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3984      0.03%     84.16% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::SimdAdd                       20      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     84.16% # Class of executed instruction
system.cpu.op_class::SimdAlu                    54168      0.39%     84.55% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1606      0.01%     84.56% # Class of executed instruction
system.cpu.op_class::SimdCvt                    32076      0.23%     84.80% # Class of executed instruction
system.cpu.op_class::SimdMisc                   52023      0.38%     85.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  25      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     85.18% # Class of executed instruction
system.cpu.op_class::MemRead                  1275469      9.30%     94.47% # Class of executed instruction
system.cpu.op_class::MemWrite                  729836      5.32%     99.79% # Class of executed instruction
system.cpu.op_class::FloatMemRead               26612      0.19%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1993      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   13719957                       # Class of executed instruction
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        68638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        39526                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         136098                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            39527                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        28176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         62386                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              28763                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3898                       # Transaction distribution
system.membus.trans_dist::CleanEvict            24278                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5447                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5447                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         28763                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        96596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        96596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  96596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      2438912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      2438912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2438912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             34210                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   34210    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               34210                       # Request fanout histogram
system.membus.reqLayer0.occupancy            77978000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          182636750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          8943305                       # number of demand (read+write) hits
system.icache.demand_hits::total              8943305                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         8943305                       # number of overall hits
system.icache.overall_hits::total             8943305                       # number of overall hits
system.icache.demand_misses::.cpu.inst          21487                       # number of demand (read+write) misses
system.icache.demand_misses::total              21487                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         21487                       # number of overall misses
system.icache.overall_misses::total             21487                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   4515291000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   4515291000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   4515291000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   4515291000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      8964792                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          8964792                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      8964792                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         8964792                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.002397                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.002397                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.002397                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.002397                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 210140.596640                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 210140.596640                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 210140.596640                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 210140.596640                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        21487                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         21487                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        21487                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        21487                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   4472317000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   4472317000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   4472317000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   4472317000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.002397                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.002397                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.002397                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.002397                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 208140.596640                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 208140.596640                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 208140.596640                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 208140.596640                       # average overall mshr miss latency
system.icache.replacements                      20983                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         8943305                       # number of ReadReq hits
system.icache.ReadReq_hits::total             8943305                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         21487                       # number of ReadReq misses
system.icache.ReadReq_misses::total             21487                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   4515291000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   4515291000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      8964792                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         8964792                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.002397                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.002397                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 210140.596640                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 210140.596640                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        21487                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        21487                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   4472317000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   4472317000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002397                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.002397                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 208140.596640                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 208140.596640                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               496.754320                       # Cycle average of tags in use
system.icache.tags.total_refs                 8964792                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 21487                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                417.219342                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   496.754320                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.970223                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.970223                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               8986279                       # Number of tag accesses
system.icache.tags.data_accesses              8986279                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          325440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1864000                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2189440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       325440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         325440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       249472                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           249472                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             5085                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            29125                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                34210                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          3898                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                3898                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6609900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           37859061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               44468961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6609900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6609900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5066940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5066940                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5066940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6609900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          37859061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              49535901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      3898.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      5085.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     29092.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.018827904500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           215                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           215                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                84893                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                3660                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        34210                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        3898                       # Number of write requests accepted
system.mem_ctrl.readBursts                      34210                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      3898                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      33                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1691                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2437                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2161                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2014                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2241                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2404                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2230                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2651                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1719                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1516                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1754                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              3965                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1994                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1834                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1801                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1765                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                204                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                284                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                267                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                258                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                367                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                326                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                216                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                179                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                185                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                182                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               248                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               235                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               252                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               198                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               225                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               244                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       22.73                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     336350500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   170885000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                977169250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9841.43                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28591.43                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     22481                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     3372                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  65.78                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 86.51                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  34210                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  3898                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    34177                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     216                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        12193                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     199.700156                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    148.133230                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    167.280547                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          4486     36.79%     36.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         3544     29.07%     65.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1979     16.23%     82.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         1711     14.03%     96.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          253      2.07%     98.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           37      0.30%     98.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           16      0.13%     98.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           23      0.19%     98.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          144      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         12193                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          215                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      158.693023                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      51.387710                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     574.785810                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            197     91.63%     91.63% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            5      2.33%     93.95% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            4      1.86%     95.81% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            1      0.47%     96.28% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1279            3      1.40%     97.67% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1535            1      0.47%     98.14% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-1791            1      0.47%     98.60% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1792-2047            1      0.47%     99.07% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2304-2559            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7168-7423            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            215                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          215                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               215    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            215                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 2187328                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     2112                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   247680                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2189440                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                249472                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         44.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          5.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      44.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       5.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.39                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.35                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.04                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    49232578000                       # Total gap between requests
system.mem_ctrl.avgGap                     1291922.38                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       325440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      1861888                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       247680                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 6609899.604228605516                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 37816165.051370419562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 5030543.061625310220                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         5085                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        29125                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         3898                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    154166250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    823003000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1054757309500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30317.85                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28257.61                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 270589355.95                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     67.90                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              44375100                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              23582130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            116724720                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             9234180                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3886368720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy       12184097700                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        8646039840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         24910422390                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         505.946998                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  22361473250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1643980000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  25229787750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              42690060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              22690305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            127299060                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            10967220                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3886368720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       11998904130                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        8801992320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         24890911815                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         505.550726                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  22771433000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1643980000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  24819828000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           11201                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7105                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               18306                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          11201                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7105                       # number of overall hits
system.l2cache.overall_hits::total              18306                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         10286                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         38868                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             49154                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        10286                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        38868                       # number of overall misses
system.l2cache.overall_misses::total            49154                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   4172575000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  22355191000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  26527766000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   4172575000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  22355191000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  26527766000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        21487                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        45973                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           67460                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        21487                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        45973                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          67460                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.478708                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.845453                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.728639                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.478708                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.845453                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.728639                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 405655.745674                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 575156.709890                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 539686.821012                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 405655.745674                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 575156.709890                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 539686.821012                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           8356                       # number of writebacks
system.l2cache.writebacks::total                 8356                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        10286                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        38868                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        49154                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        10286                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        38868                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        49154                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   3966855000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  21577831000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  25544686000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   3966855000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  21577831000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  25544686000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.478708                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.845453                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.728639                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.478708                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.845453                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.728639                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 385655.745674                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 555156.709890                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 519686.821012                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 385655.745674                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 555156.709890                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 519686.821012                       # average overall mshr miss latency
system.l2cache.replacements                     55323                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        13630                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        13630                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        13630                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        13630                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        19513                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        19513                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data         1327                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total            1327                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          867                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           867                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     75072000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     75072000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         2194                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         2194                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.395169                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.395169                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 86588.235294                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 86588.235294                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          867                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          867                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     62435000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     62435000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.395169                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.395169                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 72012.687428                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 72012.687428                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         1700                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1700                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5506                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5506                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   3963728000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   3963728000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         7206                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         7206                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.764085                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.764085                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 719892.480930                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 719892.480930                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5506                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5506                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   3853608000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   3853608000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.764085                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.764085                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 699892.480930                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 699892.480930                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        11201                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         5405                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        16606                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        10286                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        33362                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        43648                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   4172575000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  18391463000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  22564038000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        21487                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        38767                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        60254                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.478708                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.860577                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.724400                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 405655.745674                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 551269.797974                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 516954.682918                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        10286                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        33362                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        43648                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   3966855000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  17724223000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  21691078000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.478708                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.860577                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.724400                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 385655.745674                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 531269.797974                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 496954.682918                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1005.867275                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 116533                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                56347                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.068131                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   133.506912                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    78.720915                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   793.639448                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.130378                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.076876                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.775039                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.982292                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          612                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          311                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               192444                       # Number of tag accesses
system.l2cache.tags.data_accesses              192444                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst             5123                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             7296                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                12419                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst            5123                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            7296                       # number of overall hits
system.l3Dram.overall_hits::total               12419                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           5163                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          31571                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              36734                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          5163                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         31571                       # number of overall misses
system.l3Dram.overall_misses::total             36734                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   3489576000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data  20389338000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  23878914000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   3489576000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data  20389338000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  23878914000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        10286                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        38867                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            49153                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        10286                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        38867                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           49153                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.501944                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.812283                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.747340                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.501944                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.812283                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.747340                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 675881.464265                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 645824.902600                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 650049.382044                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 675881.464265                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 645824.902600                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 650049.382044                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            7057                       # number of writebacks
system.l3Dram.writebacks::total                  7057                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         5163                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        31571                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         36734                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         5163                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        31571                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        36734                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   3226263000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data  18779217000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  22005480000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   3226263000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data  18779217000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  22005480000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.501944                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.812283                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.747340                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.501944                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.812283                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.747340                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 624881.464265                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 594824.902600                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 599049.382044                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 624881.464265                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 594824.902600                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 599049.382044                       # average overall mshr miss latency
system.l3Dram.replacements                      35543                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks         8356                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total         8356                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks         8356                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total         8356                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         7398                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         7398                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          868                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              868                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_accesses::.cpu.data          868                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          868                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.ReadExReq_hits::.cpu.data            51                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                51                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         5454                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            5454                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   3735264000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   3735264000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         5505                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          5505                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.990736                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.990736                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 684866.886689                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 684866.886689                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         5454                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         5454                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   3457110000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   3457110000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.990736                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.990736                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 633866.886689                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 633866.886689                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst         5123                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         7245                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         12368                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         5163                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data        26117                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        31280                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   3489576000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data  16654074000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  20143650000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        10286                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data        33362                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        43648                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.501944                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.782837                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.716642                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 675881.464265                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 637671.784661                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 643978.580563                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         5163                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data        26117                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        31280                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   3226263000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data  15322107000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  18548370000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.501944                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.782837                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.716642                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 624881.464265                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 586671.784661                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 592978.580563                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3634.746262                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   90670                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 39639                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  2.287394                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   285.190957                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   285.955742                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  3063.599563                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.069627                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.069813                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.747949                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.887389                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          821                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1672                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         1497                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                137707                       # Number of tag accesses
system.l3Dram.tags.data_accesses               137707                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1986889                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1986889                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1986889                       # number of overall hits
system.dcache.overall_hits::total             1986889                       # number of overall hits
system.dcache.demand_misses::.cpu.data          48167                       # number of demand (read+write) misses
system.dcache.demand_misses::total              48167                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         48167                       # number of overall misses
system.dcache.overall_misses::total             48167                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  22860990000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  22860990000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  22860990000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  22860990000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2035056                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2035056                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2035056                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2035056                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.023669                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.023669                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.023669                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.023669                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 474619.345195                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 474619.345195                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 474619.345195                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 474619.345195                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           13630                       # number of writebacks
system.dcache.writebacks::total                 13630                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        48167                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         48167                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        48167                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        48167                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  22764656000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  22764656000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  22764656000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  22764656000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.023669                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.023669                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.023669                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.023669                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 472619.345195                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 472619.345195                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 472619.345195                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 472619.345195                       # average overall mshr miss latency
system.dcache.replacements                      45461                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1264360                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1264360                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         38767                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             38767                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data  18701922000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total  18701922000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1303127                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1303127                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.029749                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.029749                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 482418.603451                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 482418.603451                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        38767                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        38767                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data  18624388000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total  18624388000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029749                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.029749                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 480418.603451                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 480418.603451                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         722529                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             722529                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         9400                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             9400                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   4159068000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   4159068000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       731929                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         731929                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.012843                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.012843                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 442454.042553                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 442454.042553                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         9400                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         9400                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   4140268000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   4140268000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012843                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.012843                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 440454.042553                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 440454.042553                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               502.211722                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2035056                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 45973                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 44.266330                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1478000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   502.211722                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.980882                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.980882                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2081029                       # Number of tag accesses
system.dcache.tags.data_accesses              2081029                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst           78                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data         2446                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           2524                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst           78                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data         2446                       # number of overall hits
system.DynamicCache.overall_hits::total          2524                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         5085                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        29125                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        34210                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         5085                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        29125                       # number of overall misses
system.DynamicCache.overall_misses::total        34210                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   2952810000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data  16851116000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  19803926000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   2952810000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data  16851116000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  19803926000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         5163                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        31571                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        36734                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         5163                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        31571                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        36734                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.984893                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.922524                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.931290                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.984893                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.922524                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.931290                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580690.265487                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 578579.090129                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 578892.896814                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580690.265487                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 578579.090129                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 578892.896814                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks         3898                       # number of writebacks
system.DynamicCache.writebacks::total            3898                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         5085                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        29125                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        34210                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         5085                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        29125                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        34210                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   2291760000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data  13064866000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  15356626000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   2291760000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data  13064866000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  15356626000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.984893                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.922524                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.931290                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.984893                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.922524                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.931290                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450690.265487                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 448579.090129                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 448892.896814                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450690.265487                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 448579.090129                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 448892.896814                       # average overall mshr miss latency
system.DynamicCache.replacements                37171                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         7057                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         7057                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         7057                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         7057                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks        22322                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total        22322                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total            7                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         5447                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         5447                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   3178046000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   3178046000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         5454                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         5454                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.998717                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.998717                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 583448.870938                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 583448.870938                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         5447                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         5447                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   2469936000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   2469936000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.998717                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.998717                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 453448.870938                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 453448.870938                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst           78                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data         2439                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         2517                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         5085                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data        23678                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        28763                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   2952810000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data  13673070000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total  16625880000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         5163                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data        26117                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        31280                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.984893                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.906613                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.919533                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580690.265487                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 577458.822536                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 578030.108125                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         5085                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data        23678                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        28763                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2291760000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data  10594930000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total  12886690000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.984893                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.906613                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.919533                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450690.265487                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 447458.822536                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 448030.108125                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        3634.757077                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             46917                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           41267                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.136913                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  1047.964432                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   268.356185                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  2318.436461                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.255851                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.065517                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.566025                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.887392                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          714                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1772                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         1522                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses          110506                       # Number of tag accesses
system.DynamicCache.tags.data_accesses         110506                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               60254                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         32941                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            154483                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              2194                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             2194                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               7206                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              7206                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          60254                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       141795                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        63957                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  205752                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      3814592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1375168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  5189760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            120980                       # Total snoops (count)
system.l2bar.snoopTraffic                     1235904                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             190634                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.207355                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.405426                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   151106     79.26%     79.26% # Request fanout histogram
system.l2bar.snoop_fanout::1                    39527     20.73%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bar.snoop_fanout::total               190634                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            163358000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy            64461000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           140113000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49235241000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  49235241000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
