Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'CHIP_SAKURAG'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx9-csg225-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o CHIP_SAKURAG_map.ncd CHIP_SAKURAG.ngd
CHIP_SAKURAG.pcf 
Target Device  : xc6slx9
Target Package : csg225
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Sep 29 11:28:08 2016

Mapping design into LUTs...
WARNING:MapLib:701 - Signal flash_DOUT connected to top level port flash_DOUT
   has been removed.
WARNING:MapLib:701 - Signal flash_CS connected to top level port flash_CS has
   been removed.
WARNING:MapLib:701 - Signal flash_CLK connected to top level port flash_CLK has
   been removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3159 - The DCM, openadc_inst/genclocks/DCM_CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No
   phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must
   be constrained using FROM/TO constraints.
WARNING:Pack:2768 - At least one timing constraint is impossible to meet because component switching limit violations have been detected for
   a constrained component. A timing constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the
   Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to evaluate the component switching limit violations in
   more detail. Evaluate the datasheet for alternative configurations for the component that could allow the frequencies requested in the
   constraint. Otherwise, the timing constraint covering this component might need to be modified to satisfy the component switching limits
   specified in the datasheet.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_registers_sakura_lbus_mk_clkrst_clkdv_ | SETUP       |    13.995ns|    85.502ns|       0|           0
  dcm = PERIOD TIMEGRP "registers_sakura_lb | HOLD        |    -0.097ns|            |      12|        1148
  us_mk_clkrst_clkdv_dcm" TS_usb_clk / 32 H | MAXPERIOD   |  -333.333ns|            |       3|      833332
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_openadc_inst_target_clk_0 = PERIOD TIM | SETUP       |    14.609ns|    65.854ns|       0|           0
  EGRP "openadc_inst_target_clk_0" TS_regis | HOLD        |    -0.112ns|            |      32|        2928
  ters_sakura_lbus_mk_clkrst_clkdv_dcm HIGH | MAXPERIOD   |  -333.333ns|            |       3|      833332
   50%                                      | MINLOWPULSE |   453.332ns|    80.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_usb_clk = PERIOD TIMEGRP "usb_clk_GRP" | SETUP       |     6.899ns|     2.868ns|       0|           0
   60 MHz HIGH 50%                          | HOLD        |    -0.892ns|            |      48|       28716
                                            | MINLOWPULSE |    25.332ns|     8.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_openadc_inst_genclocks_ADC_clk_0 = PER | SETUP       |    13.413ns|   104.125ns|       0|           0
  IOD TIMEGRP "openadc_inst_genclocks_ADC_c | HOLD        |    -0.379ns|            |      59|       11324
  lk_0" TS_registers_sakura_lbus_mk_clkrst_ |             |            |            |        |            
  clkdv_dcm HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_openadc_inst_genclocks_ADC_clk_times4  | MINPERIOD   |     1.638ns|     3.570ns|       0|           0
  = PERIOD TIMEGRP "openadc_inst_genclocks_ |             |            |            |        |            
  ADC_clk_times4" TS_openadc_inst_target_cl |             |            |            |        |            
  k * 4 HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_openadc_inst_target_clk = PERIOD TIMEG | MINLOWPULSE |     4.832ns|    16.000ns|       0|           0
  RP "openadc_inst_target_clk" TS_clkin HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clkin = PERIOD TIMEGRP "clkin_GRP" 48  | MINLOWPULSE |     4.832ns|    16.000ns|       0|           0
  MHz HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_openadc_inst_genclocks_ADC_clk = PERIO | MINPERIOD   |    17.263ns|     3.570ns|       0|           0
  D TIMEGRP "openadc_inst_genclocks_ADC_clk |             |            |            |        |            
  " TS_openadc_inst_target_clk HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_openadc_inst_genclocks_ADC_clk_times4_ | MINPERIOD   |   129.763ns|     3.570ns|       0|           0
  0 = PERIOD TIMEGRP "openadc_inst_genclock |             |            |            |        |            
  s_ADC_clk_times4_0" TS_registers_sakura_l |             |            |            |        |            
  bus_mk_clkrst_clkdv_dcm * 4 HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clkin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_clkin                       |     20.833ns|     16.000ns|     16.000ns|            0|            0|            0|   
        0|
| TS_openadc_inst_target_clk    |     20.833ns|     16.000ns|     14.280ns|            0|            0|            0|   
        0|
|  TS_openadc_inst_genclocks_ADC|      5.208ns|      3.570ns|          N/A|            0|            0|            0|   
        0|
|  _clk_times4                  |             |             |             |             |             |             |   
         |
|  TS_openadc_inst_genclocks_ADC|     20.833ns|      3.570ns|          N/A|            0|            0|            0|   
        0|
|  _clk                         |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

Derived Constraints for TS_usb_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_usb_clk                     |     16.667ns|      8.000ns|      3.254ns|           48|          109|        24883|   
     5332|
| TS_registers_sakura_lbus_mk_cl|    533.333ns|     85.502ns|    104.125ns|           15|           94|         1272|   
     4060|
| krst_clkdv_dcm                |             |             |             |             |             |             |   
         |
|  TS_openadc_inst_target_clk_0 |    533.333ns|     80.000ns|          N/A|           35|            0|          560|   
        0|
|  TS_openadc_inst_genclocks_ADC|    133.333ns|      3.570ns|          N/A|            0|            0|            0|   
        0|
|  _clk_times4_0                |             |             |             |             |             |             |   
         |
|  TS_openadc_inst_genclocks_ADC|    533.333ns|    104.125ns|          N/A|           59|            0|         3500|   
        0|
|  _clk_0                       |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

4 constraints not met.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 12 secs 
Total CPU  time at the beginning of Placer: 11 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2fc8ead4) REAL time: 13 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <registers_sakura_lbus/mk_clkrst/u13>,
   driving the net, <lbus_clkint>, that is driving the following (first 30)
   non-clock load pins.
   < PIN: openadc_inst/Mmux_extmeasure_clk11.A4; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <registers_sakura_lbus/mk_clkrst/u13.O> allowing your design to continue.
   This constraint disables all clock placer rules related to the specified
   COMP.PIN.
Phase 2.7  Design Feasibility Check (Checksum:2fc8ead4) REAL time: 13 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2fc8ead4) REAL time: 13 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:a676206) REAL time: 18 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a676206) REAL time: 18 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:a676206) REAL time: 18 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:a676206) REAL time: 18 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:a676206) REAL time: 18 secs 

Phase 9.8  Global Placement
..........................
.....................................
.......................................................................................
.....................................................
..........................
Phase 9.8  Global Placement (Checksum:2dbf647b) REAL time: 35 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:2dbf647b) REAL time: 35 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:3d2481e6) REAL time: 39 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:3d2481e6) REAL time: 39 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:b9fefd95) REAL time: 39 secs 

Total REAL time to Placer completion: 39 secs 
Total CPU  time to Placer completion: 38 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:372 - Gated clock. Clock net openadc_inst/extmeasure_clk
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:
  Number of Slice Registers:                 1,331 out of  11,440   11%
    Number used as Flip Flops:               1,331
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,220 out of   5,720   21%
    Number used as logic:                    1,149 out of   5,720   20%
      Number using O6 output only:             698
      Number using O5 output only:             169
      Number using O5 and O6:                  282
      Number used as ROM:                        0
    Number used as Memory:                      16 out of   1,440    1%
      Number used as Dual Port RAM:             16
        Number using O6 output only:             8
        Number using O5 output only:             0
        Number using O5 and O6:                  8
      Number used as Single Port RAM:            0
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:     55
      Number with same-slice register load:     48
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   499 out of   1,430   34%
  Number of MUXCYs used:                       392 out of   2,860   13%
  Number of LUT Flip Flop pairs used:        1,588
    Number with an unused Flip Flop:           405 out of   1,588   25%
    Number with an unused LUT:                 368 out of   1,588   23%
    Number of fully used LUT-FF pairs:         815 out of   1,588   51%
    Number of unique control sets:              94
    Number of slice register sites lost
      to control set restrictions:             317 out of  11,440    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        95 out of     160   59%
    Number of LOCed IOBs:                       95 out of      95  100%
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        14 out of      32   43%
  Number of RAMB8BWERs:                          1 out of      64    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      4
  Number of DCM/DCM_CLKGENs:                     3 out of       4   75%
    Number used as DCMs:                         2
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        10 out of     200    5%
    Number used as IODELAY2s:                   10
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                   2 out of     200    1%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.13

Peak Memory Usage:  461 MB
Total REAL time to MAP completion:  41 secs 
Total CPU time to MAP completion:   40 secs 

Mapping completed.
See MAP report file "CHIP_SAKURAG_map.mrp" for details.
