<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v<br>
D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v<br>
D:\File_Tmp\VEXRSICV\fpga_project\src\gowin_pll_DDR3\gowin_pll_DDR3.v<br>
D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v<br>
D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Oct 26 18:36:04 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>toplevel</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 2s, Peak memory usage = 1089.820MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.64s, Elapsed time = 0h 0m 0.861s, Peak memory usage = 1089.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.258s, Peak memory usage = 1089.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.687s, Elapsed time = 0h 0m 0.899s, Peak memory usage = 1089.820MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.265s, Elapsed time = 0h 0m 0.357s, Peak memory usage = 1089.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.067s, Peak memory usage = 1089.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.065s, Peak memory usage = 1089.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.029s, Peak memory usage = 1089.820MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.628s, Peak memory usage = 1089.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.158s, Peak memory usage = 1089.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.095s, Peak memory usage = 1089.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 6s, Elapsed time = 0h 0m 9s, Peak memory usage = 1089.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.375s, Elapsed time = 0h 0m 0.473s, Peak memory usage = 1089.820MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.468s, Elapsed time = 0h 0m 0.79s, Peak memory usage = 1089.820MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 10s, Elapsed time = 0h 0m 15s, Peak memory usage = 1089.820MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>78</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>72</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>6562</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>2484</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>118</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>3950</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>6816</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>868</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2592</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>3356</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>1090</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>1090</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>75</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>75</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>76</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>76</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>62</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU27X18</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPX9B</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDDRDLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>8432(6892 LUT, 1090 ALU, 75 RAM16) / 138240</td>
<td>7%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>6562 / 139140</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>2 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>6560 / 139140</td>
<td>5%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>29 / 340</td>
<td>9%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk50</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk50_ibuf/I </td>
</tr>
<tr>
<td>io_vgaClk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>io_vgaClk_ibuf/I </td>
</tr>
<tr>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_init/n1967_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_init/n1967_s2/O </td>
</tr>
<tr>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/spi_clock_inv_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/spi_clock_inv_s2/O </td>
</tr>
<tr>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/io_flash_O_flash_ck_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/O_flash_ck_d_s/F </td>
</tr>
<tr>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/master_gclk_0/I_spi_clock_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/master_gclk_0/I_spi_clock_d_s/O </td>
</tr>
<tr>
<td>pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.0</td>
<td>0.000</td>
<td>1.250</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>pll/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>pll/PLL_inst/CLKOUT2</td>
<td>pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50</td>
<td>100.0(MHz)</td>
<td>101.5(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>io_vgaClk</td>
<td>100.0(MHz)</td>
<td>221.6(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>400.0(MHz)</td>
<td>1448.8(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.0(MHz)</td>
<td>154.0(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/master_gclk_0/latch_out_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/master_gclk_0/I_spi_clock_d[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3095</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_reg/reg_spiif_timing_r_0_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/n149_s16/I1</td>
</tr>
<tr>
<td>2.077</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/n149_s16/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/n149_s17/CIN</td>
</tr>
<tr>
<td>2.127</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/n149_s17/COUT</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/n149_s18/CIN</td>
</tr>
<tr>
<td>2.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/n149_s18/COUT</td>
</tr>
<tr>
<td>2.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/n149_s19/CIN</td>
</tr>
<tr>
<td>2.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/n149_s19/COUT</td>
</tr>
<tr>
<td>2.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/n149_s20/CIN</td>
</tr>
<tr>
<td>2.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/n149_s20/COUT</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/n149_s21/CIN</td>
</tr>
<tr>
<td>2.327</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/n149_s21/COUT</td>
</tr>
<tr>
<td>2.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/n149_s22/CIN</td>
</tr>
<tr>
<td>2.377</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/n149_s22/COUT</td>
</tr>
<tr>
<td>2.584</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/period_cnt_r_7_s5/I1</td>
</tr>
<tr>
<td>3.151</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/period_cnt_r_7_s5/F</td>
</tr>
<tr>
<td>3.357</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/spi_ns_2_s16/I2</td>
</tr>
<tr>
<td>3.865</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/spi_ns_2_s16/F</td>
</tr>
<tr>
<td>4.071</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/spi_ns_0_s11/I0</td>
</tr>
<tr>
<td>4.650</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/spi_ns_0_s11/F</td>
</tr>
<tr>
<td>4.856</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/spi_ns_0_s10/I0</td>
</tr>
<tr>
<td>5.435</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/spi_ns_0_s10/F</td>
</tr>
<tr>
<td>5.641</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/master_clk_en_s2/I2</td>
</tr>
<tr>
<td>6.149</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/master_clk_en_s2/F</td>
</tr>
<tr>
<td>6.355</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/master_clk_en_s1/I1</td>
</tr>
<tr>
<td>6.923</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/master_clk_en_s1/F</td>
</tr>
<tr>
<td>7.129</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/master_gclk_0/latch_out_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/master_gclk_0/I_spi_clock_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/master_gclk_0/I_spi_clock_d_s/O</td>
</tr>
<tr>
<td>5.193</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/master_gclk_0/latch_out_s1/G</td>
</tr>
<tr>
<td>5.158</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/master_gclk_0/latch_out_s1</td>
</tr>
<tr>
<td>5.094</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/axi_flashCtrl/gowin_Flash/spiflash_inst/u_spi_spiif/master_gclk_0/latch_out_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.696</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.207, 67.428%; route: 1.650, 26.442%; tC2Q: 0.382, 6.130%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.341</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.547</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>9.159</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s16/I1</td>
</tr>
<tr>
<td>9.759</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s16/COUT</td>
</tr>
<tr>
<td>9.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/CIN</td>
</tr>
<tr>
<td>9.809</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/CIN</td>
</tr>
<tr>
<td>9.859</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/COUT</td>
</tr>
<tr>
<td>9.859</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/CIN</td>
</tr>
<tr>
<td>9.909</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/COUT</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/CIN</td>
</tr>
<tr>
<td>9.959</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/COUT</td>
</tr>
<tr>
<td>9.959</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/CIN</td>
</tr>
<tr>
<td>10.009</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/COUT</td>
</tr>
<tr>
<td>10.009</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/CIN</td>
</tr>
<tr>
<td>10.059</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/COUT</td>
</tr>
<tr>
<td>10.266</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/I1</td>
</tr>
<tr>
<td>10.833</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/F</td>
</tr>
<tr>
<td>11.039</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n220_s0/I2</td>
</tr>
<tr>
<td>11.547</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n220_s0/F</td>
</tr>
<tr>
<td>11.753</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.168</td>
<td>0.168</td>
<td>tCL</td>
<td>RR</td>
<td>3396</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.374</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/CLK</td>
</tr>
<tr>
<td>10.339</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
<tr>
<td>10.275</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.467</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.381, 69.778%; route: 0.825, 24.178%; tC2Q: 0.206, 6.044%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.341</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.547</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>9.159</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s16/I1</td>
</tr>
<tr>
<td>9.759</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s16/COUT</td>
</tr>
<tr>
<td>9.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/CIN</td>
</tr>
<tr>
<td>9.809</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/CIN</td>
</tr>
<tr>
<td>9.859</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/COUT</td>
</tr>
<tr>
<td>9.859</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/CIN</td>
</tr>
<tr>
<td>9.909</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/COUT</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/CIN</td>
</tr>
<tr>
<td>9.959</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/COUT</td>
</tr>
<tr>
<td>9.959</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/CIN</td>
</tr>
<tr>
<td>10.009</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/COUT</td>
</tr>
<tr>
<td>10.009</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/CIN</td>
</tr>
<tr>
<td>10.059</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/COUT</td>
</tr>
<tr>
<td>10.266</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/I1</td>
</tr>
<tr>
<td>10.833</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/F</td>
</tr>
<tr>
<td>11.039</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n219_s0/I2</td>
</tr>
<tr>
<td>11.547</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n219_s0/F</td>
</tr>
<tr>
<td>11.753</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.168</td>
<td>0.168</td>
<td>tCL</td>
<td>RR</td>
<td>3396</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.374</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/CLK</td>
</tr>
<tr>
<td>10.339</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
<tr>
<td>10.275</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.467</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.381, 69.778%; route: 0.825, 24.178%; tC2Q: 0.206, 6.044%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.341</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.547</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>9.159</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s16/I1</td>
</tr>
<tr>
<td>9.759</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s16/COUT</td>
</tr>
<tr>
<td>9.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/CIN</td>
</tr>
<tr>
<td>9.809</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/CIN</td>
</tr>
<tr>
<td>9.859</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/COUT</td>
</tr>
<tr>
<td>9.859</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/CIN</td>
</tr>
<tr>
<td>9.909</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/COUT</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/CIN</td>
</tr>
<tr>
<td>9.959</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/COUT</td>
</tr>
<tr>
<td>9.959</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/CIN</td>
</tr>
<tr>
<td>10.009</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/COUT</td>
</tr>
<tr>
<td>10.009</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/CIN</td>
</tr>
<tr>
<td>10.059</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/COUT</td>
</tr>
<tr>
<td>10.266</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/I1</td>
</tr>
<tr>
<td>10.833</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/F</td>
</tr>
<tr>
<td>11.039</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n218_s0/I2</td>
</tr>
<tr>
<td>11.547</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n218_s0/F</td>
</tr>
<tr>
<td>11.753</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.168</td>
<td>0.168</td>
<td>tCL</td>
<td>RR</td>
<td>3396</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.374</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/CLK</td>
</tr>
<tr>
<td>10.339</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
<tr>
<td>10.275</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.467</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.381, 69.778%; route: 0.825, 24.178%; tC2Q: 0.206, 6.044%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.275</td>
</tr>
<tr>
<td class="label">From</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT2.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>8.341</td>
<td>0.841</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>pll/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.547</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.953</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>9.159</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s16/I1</td>
</tr>
<tr>
<td>9.759</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s16/COUT</td>
</tr>
<tr>
<td>9.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/CIN</td>
</tr>
<tr>
<td>9.809</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s17/COUT</td>
</tr>
<tr>
<td>9.809</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/CIN</td>
</tr>
<tr>
<td>9.859</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s18/COUT</td>
</tr>
<tr>
<td>9.859</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/CIN</td>
</tr>
<tr>
<td>9.909</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s19/COUT</td>
</tr>
<tr>
<td>9.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/CIN</td>
</tr>
<tr>
<td>9.959</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s20/COUT</td>
</tr>
<tr>
<td>9.959</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/CIN</td>
</tr>
<tr>
<td>10.009</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s21/COUT</td>
</tr>
<tr>
<td>10.009</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/CIN</td>
</tr>
<tr>
<td>10.059</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n178_s22/COUT</td>
</tr>
<tr>
<td>10.266</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/I1</td>
</tr>
<tr>
<td>10.833</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n250_s1/F</td>
</tr>
<tr>
<td>11.039</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n217_s0/I2</td>
</tr>
<tr>
<td>11.547</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n217_s0/F</td>
</tr>
<tr>
<td>11.753</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.168</td>
<td>0.168</td>
<td>tCL</td>
<td>RR</td>
<td>3396</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.374</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/CLK</td>
</tr>
<tr>
<td>10.339</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
<tr>
<td>10.275</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>core/axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.467</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.381, 69.778%; route: 0.825, 24.178%; tC2Q: 0.206, 6.044%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
