-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
-- Date        : Tue Dec 29 10:39:09 2020
-- Host        : LAPTOP-S9923V95 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/2020/dl/Pianogame/Pianogame.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3_sim_netlist.vhdl
-- Design      : blk_mem_gen_3
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_3_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(10),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(10),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(11),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(11),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(12),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(12),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(13),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(13),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(14),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(14),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(15),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(15),
      O => douta(15)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(16),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(16),
      O => douta(16)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(17),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(17),
      O => douta(17)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(18),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      O => douta(18)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(19),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      O => douta(19)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(1),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(1),
      O => douta(1)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(20),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      O => douta(20)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(21),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      O => douta(21)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(22),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      O => douta(22)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(23),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      O => douta(23)
    );
\douta[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(24),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      O => douta(24)
    );
\douta[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(25),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      O => douta(25)
    );
\douta[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(26),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8),
      O => douta(26)
    );
\douta[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(27),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9),
      O => douta(27)
    );
\douta[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(28),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10),
      O => douta(28)
    );
\douta[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(29),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11),
      O => douta(29)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(2),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(2),
      O => douta(2)
    );
\douta[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(30),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12),
      O => douta(30)
    );
\douta[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(31),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13),
      O => douta(31)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(3),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(4),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(5),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(6),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(7),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(7),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(8),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(8),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(9),
      I1 => sel_pipe_d1(0),
      I2 => sel_pipe_d1(1),
      I3 => ram_douta(9),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_3_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"61447B588392163C190565A5753780441E4858F54274FD7D7D7D54061D121A40",
      INITP_01 => X"15969594DE204164A48316C5CF1E19831592920C5B161C78E604164A4C58E52D",
      INITP_02 => X"75864A4CD8615955A48E763819856C58F1E3981059092163D4A5830179DCF0E6",
      INITP_03 => X"50619E58E58418E51C394199961C75D65871D75C65C75D61875D71561861D658",
      INITP_04 => X"126D81071C45061461871071855841851851C75860650619E59C18651C19C396",
      INITP_05 => X"E71E78479639651E78C59E30639C50E50E58671E50E31E30C394196596C025B6",
      INITP_06 => X"1C390565B5653588308E41595920EDC211045248E51E87517D610EC41C554819",
      INITP_07 => X"71565945D71D71D75165955171160E415A163878E60416424CD8415955248E76",
      INITP_08 => X"79611678E70C10419C18418618E38E10E10410C18C11C115945D75975165D551",
      INITP_09 => X"DE00105014C866B51510155B58804140512392945440557D608430E50C39C38E",
      INITP_0A => X"19430410439C11C30C30C30419C101045C850170D1E537880411721C01C357D5",
      INITP_0B => X"50E59419671650631431439C18431678E714704504104160C30C30430C104104",
      INITP_0C => X"0CDE2144414600645F788D7021432110041C05917D6035C0854D8C401070050E",
      INITP_0D => X"5031512318041C0191FD623540C5048C4110500655DC01378851104180595F70",
      INITP_0E => X"5C500C0A0829505080A2350429A88C50046316011970254489812380D114D50D",
      INITP_0F => X"04880168129816043607582850508022B50029AC0302C0115405468022255555",
      INIT_00 => X"7807BF7FBF7FFB00BF7F3C00B8731052BA69A17200FF80002654800300063464",
      INIT_01 => X"03FF83FF03FF83FF03FF83FF03FF83FF03FFC4687F518100040002047B008202",
      INIT_02 => X"2D3C6000002000B0B06E81060DA7396B970083FF03FF83FF03FF83FF03FF83FF",
      INIT_03 => X"2A65084FC0238009AB430056AE51AB5C91540454AF512B00A85B3D00A1002147",
      INIT_04 => X"044FA25128002856AE00A600A643A8508009AA0000548011AD81A80004500000",
      INIT_05 => X"A446284B0009A700804F00112281A500044B80002741084A00002E81A75C914F",
      INIT_06 => X"00540009AA40285B8009AB450056AD51AB5A91540454B1512B00A85B3D002400",
      INIT_07 => X"045300002B5B0451AB51AA000454235127002854BB00A600A65EA8508009AA00",
      INIT_08 => X"A545004AAC51A55991480448A0512500284F21002700915680568011A181A900",
      INIT_09 => X"284B0009A700004F0009A43F284F00112282A500044B80002763124A41448009",
      INIT_0A => X"A30008478000AD81A45B91480448A3512500A84F2C00A4000448AC51A400A444",
      INIT_0B => X"00112282A500044B80002759124AC1448009A541004AA651A54C0048407D2B00",
      INIT_0C => X"A3512500A84F2D00A4000448AB51A400A443284B0009A700804F0009A43FA84F",
      INIT_0D => X"41448009A543004AA651A54C0048407D2D00A30008478000AC81A45991480448",
      INIT_0E => X"2000A043A8448009A40000480009A440A84F00112282A500044B8000275B124A",
      INIT_0F => X"001122819F00043F80002140083E00002E81A15C91430443A3512200284AAE00",
      INIT_10 => X"A14F28488009A75A2B480448A3512500A84F31001E009E43283F0009A1000043",
      INIT_11 => X"1F002100914A004A8011A181A3000447000025601B45C1660009A24200432751",
      INIT_12 => X"9F00043F8000215A123EC14480099F43003EAC519F58913C043CA1511F00A843",
      INIT_13 => X"A8432D009E00043CAC519E009E45A83F0009A100804300099E3FA84300112282",
      INIT_14 => X"9E45A83F0009A1008043000927829D00083B8000AD819E5B913C043CA2511F00",
      INIT_15 => X"415780099F43003EAD519F5AA83C8009A1592B3C043CA3511F0028432D001E00",
      INIT_16 => X"023C043C9F511E0091430043001122819F00043F80002159043E1F51A1000843",
      INIT_17 => X"04489F51A500044B2951A40004489F51A500124BC14480099F48003EAC519F59",
      INIT_18 => X"A500044AA151A4000448A051A500044A9E51A500044B9D51A600044DA951A400",
      INIT_19 => X"9F51A500044A9F51A500044B2851A30004479E51A500044A2751A30004479F51",
      INIT_1A => X"04489E51A500044B2851A40004489F51A500044B9C51A700044FA251A4000448",
      INIT_1B => X"A700044FA251A4000448A051A500044A9E51A500044B9C51A600044DA951A400",
      INIT_1C => X"9D51A700044FA151A40004489F51A500044A9F51A500044BA251A30004479D51",
      INIT_1D => X"8009AC54A8570009AA54A84F8009AB5228560009AA52284F80092B5422480448",
      INIT_1E => X"28548009A952A84F0009AB5C284F0009AA53A84F0009AB5A284F8009AB59284F",
      INIT_1F => X"AD5D284F0009AA56284F0009AB56A84F8009AB54A8568009A94FA84F0009AB54",
      INIT_20 => X"8009AC56A8570009AA53284F8009AB54A8560009AA51284F8009AB5BA84F8009",
      INIT_21 => X"284F8009A951A84F8009AD62284F0009AA55A84F0009AB5BA84F8009AB57284F",
      INIT_22 => X"0448AE512A00AA51A84F8009AD60284F0009AA59A84F0009AB57A84F8009AB5D",
      INIT_23 => X"A4000448AB51A40004482651A9000452A751A4000448A951A600044DA951A400",
      INIT_24 => X"2951A3000446A951A500044B2951A3000446AB51A4000448A851A4000448AB51",
      INIT_25 => X"0444AC51A30004462951A3000446AB51A3000446AC51A3000446A651A8000450",
      INIT_26 => X"A2000444AA51A2000444A651A700044F2951A2000444AA51A500044A2951A200",
      INIT_27 => X"A50021002D4BAC001D00AD439F0020002D4AAD00A20004442851A20004442D51",
      INIT_28 => X"8009A54EA8488009274824002D542C002400AD4F2D001F00AD48A50020002D4A",
      INIT_29 => X"A8480009A85A28488009A75728480009A84DA8528009A55028488009A755284D",
      INIT_2A => X"A758A84A0009A853284A0009A94BA8548009A650284A0009A95FA8480009AA60",
      INIT_2B => X"0009A452A8448009A55CA8430009A55628438009A55C28438009A65928438009",
      INIT_2C => X"28440009A557A8448009A555A8448009A64CA84F0009A45328448009A552A84A",
      INIT_2D => X"A755A84D0009A54EA8478009A654A84A8009A35128430009A55828440009A450",
      INIT_2E => X"8009A952284F0009AB40A8538009A750A84D8009A958164F802DA651A84A8009",
      INIT_2F => X"A8598009AF57285B8009AC4EA8568009AD52A8590009AB4EA8538009AC57A856",
      INIT_30 => X"9F00043EA7519E00043CA551A1000843C02300099E46B000B053285F8009AD4D",
      INIT_31 => X"0441AA519F009F50A83C00099F4BA83F00099E41284180002153993F043F2451",
      INIT_32 => X"A83E80099F51283C8009A04DA8438011A9819E00043C24519F00043F2151A000",
      INIT_33 => X"8036A183A20004440000244D04432051A700084F41578009A547004AB251A564",
      INIT_34 => X"083EC02380099F3F003EA0519F4000434023AD00A100A14328478009A500804A",
      INIT_35 => X"A43FA84F00112781A400A445A84B0009A700804F002421829F00043F80002158",
      INIT_36 => X"00002C81A15991430443A4512200284AB0002000A043A8448009A40080480009",
      INIT_37 => X"1F00A8432E001E009E45A83F0009A1008043001123819F00043F80002141083E",
      INIT_38 => X"043E1F51A1000843415780099F45003EAC519F58283C8009A1582B3C043CA251",
      INIT_39 => X"9F46003EAD519F5B023C043CA0511E0091438043001122819F00043F80002159",
      INIT_3A => X"283F0009A100004300099E3FA843001123829F00043F8000215D123EC1448009",
      INIT_3B => X"9D00083B8000BB819E76913C043CA3511F0028432D009E00043CAD519E009E44",
      INIT_3C => X"0443A851A500044A2B51A1000443B2511E009E44283F0009A100004300092582",
      INIT_3D => X"A10004432A51A10004432D51A1000443AC51A1000443A951A500044B2951A100",
      INIT_3E => X"2A51A1000443A951A500044AA751A10004432951A4000448A851A10004432D51",
      INIT_3F => X"0443A851A500044A2951A1000443AD51A1000443B051A10004432C51A1000443",
      INIT_40 => X"A10004432A51A10004432C51A1000443AB51A1000443AA51A500044B2951A100",
      INIT_41 => X"AF51A10004432B51A10004432C51A1000443AD51A1000443A851A1000443B151",
      INIT_42 => X"0009A958A84B0009A440A84F8009A652284B0009A441284F00242982A1000443",
      INIT_43 => X"A84D0009A53F28520009A438A8540009A43EA8500009A441A84F0009A43C2850",
      INIT_44 => X"A344284B0009A33FA84D0009A33B284F0009A54228500009A53CA8520009AA5A",
      INIT_45 => X"8009A75828480009A23CA84B0009A550A8480009A23DA84B0009A346284A0009",
      INIT_46 => X"A8478009A140284A0009A243A8480009A242284A0009A240284B0009A23D284D",
      INIT_47 => X"A7452853802DA750A84D0009A542A84F8009A653A84A8009A341284D0009A554",
      INIT_48 => X"002DA854A84B0009A43F9650802DA552A8480009A23C284B0009A542284D802D",
      INIT_49 => X"964C8009A80000500009A7462850002DAA462857002DAA5516508009A53C9654",
      INIT_4A => X"2A610850C0238009A2490044B251A264913D043D20511F00A844A000A400A442",
      INIT_4B => X"1F519F3F004440232E00A200A24428480009A500804B00112281A80004518000",
      INIT_4C => X"A445A84C8009A80080508024A182A000044000002257083FC0230009A041003F",
      INIT_4D => X"80002A610850C0238009A2480044B051A260913D043D21511F002844A200A400",
      INIT_4E => X"003F20519F41004440232D00A200A241A8480009A500004B00112281A8000451",
      INIT_4F => X"9E009E4328408009A20080448024A282A000044000002258083FC0230009A042",
      INIT_50 => X"A046003F2C519F58283D0009A2572B3D043D21511F00A844AD009E00043D2C51",
      INIT_51 => X"A382A00004400000224A043F00002B829E57283C8011A200225C083DC0230009",
      INIT_52 => X"2B3D043D23511F002844AD009E00043D2C519E009E45A8408009A20000448024",
      INIT_53 => X"2C829E59283C8011A2002259083D40230009A046003F2C519F59283D0009A258",
      INIT_54 => X"A23D284C8009A54FA8490009A240A84C8024A382A00004400000224D043F0000",
      INIT_55 => X"0009A24428490009A23F284B0009A23E284C0009A239A84E0009A651A8490009",
      INIT_56 => X"284B0009A23CA84C8009A555A8480009A23FA84B8009A450A8480009A23F284B",
      INIT_57 => X"A23E284C8009A551A8490009A23DA84C0009A23BA8500009A242A8490009A23F",
      INIT_58 => X"0009A241A8490009A23F284B0009A23DA84C0009A23A284E0009A653A8490009",
      INIT_59 => X"A8500009A24428490009A241A84B0009A240A84C0009A243A8480009A2392850",
      INIT_5A => X"0009A652A8490009A855284E0009A651A8490009A8462400915580550009A23B",
      INIT_5B => X"284B8009A95D28498009AA5F28498009A85D28490009A859A8498009A84DA853",
      INIT_5C => X"A655A8470009A756A8470009A855A84B8009A856A84B8009A94C28550009A751",
      INIT_5D => X"8009A45128450009A654284B8009A452A8450009A659A8478009A554A8470009",
      INIT_5E => X"28448009A55A28458009A45428458009A55BA8450009A657A8450009A74D2850",
      INIT_5F => X"AB59A8530009A853A84B8009A95928508009A552A8470009A85CA84B8009A352",
      INIT_60 => X"A000044000002242083FC0230009A644004B2951A552A84E0009A846A8538009",
      INIT_61 => X"A351A346914E044EA3512800A8553100A100A145A8450009A40080498011A281",
      INIT_62 => X"A844AC009E009E47A8408009A20000440011A500255A0844C0230009A4450046",
      INIT_63 => X"A181A000044000002243083FC0230009A646004B30512561223D043D23511F00",
      INIT_64 => X"0046A351A346914E044EA351280028553100A100A14628450009A40000498011",
      INIT_65 => X"1F00A844AC009E009E46A8408009A20000440011A500255B0844C0230009A442",
      INIT_66 => X"04400000225B043FA051A200084441570009A044003F2E511F5C223D043D2351",
      INIT_67 => X"9E3F003D4023AD009E009E42A8408009A200804480099E41A8448011A282A000",
      INIT_68 => X"C1570009A046003F2E511F5D223D043D22511F00A844A5001E00024480440009",
      INIT_69 => X"8009A200804480099E4028448011A182A000044000002259043FA051A2000844",
      INIT_6A => X"043D21511F00A844A6001E000244004400099E3E003D4023AE009E009E42A840",
      INIT_6B => X"A40080498011A181A000044000002241083F40230009A646004B32512564223D",
      INIT_6C => X"40230009A4420046A351A347914E044EA451280028553000A100A14328450009",
      INIT_6D => X"223D043D23511F00A844AB009E009E48A8408009A20000440011A500255A0844",
      INIT_6E => X"0009A40080498011A181A000044000002241083F40230009A647004B31512562",
      INIT_6F => X"084440230009A4450046A351A347914E044EA351280028553200A100A1452845",
      INIT_70 => X"C64127002C4F08558000AF81A45F003DC023A7001F00914480440011A5002559",
      INIT_71 => X"9E4E0030C55923009E008000100C5800B76F8350CF003500804D00002C000055",
      INIT_72 => X"00002585924B84302330C209004723859E009E61843023304209004720859E00",
      INIT_73 => X"9C001C58232C00002585924B002442091F0015008437803700479C001C5A232C",
      INIT_74 => X"122CC14480241B00223C003CAF001800984D002442091F001500843700370047",
      INIT_75 => X"80241800185C122B41448024190022378037AE001500153F002C8000AF82185F",
      INIT_76 => X"195C122F414400241800223580352F00140014380033000030821B611233C144",
      INIT_77 => X"91300430A1519E00043C255198001852002BC144AE0012001238002F8000AE82",
      INIT_78 => X"C1448024190022370037B000150095529129042922519A000435A6519400943F",
      INIT_79 => X"B15194000429410500111F819B000437305198000430C10580241800185D122B",
      INIT_7A => X"1851002BC144AE001200123B002F8000B0821961122F414480119E8198000430",
      INIT_7B => X"8037AF0015001540002C8000AF82185E122C414480241B00223C803CAF001800",
      INIT_7C => X"1400143A003300002F821B5F1233414480241800185D122BC144802419002237",
      INIT_7D => X"C144B00019612230B5300037C166AE000F00842B802B00241800223500352F00",
      INIT_7E => X"1D821700003241442F00175E222B122B00001A001A5F803080249D8219000037",
      INIT_7F => X"0030C1442E00165D2229122980001E001E600037002428821500223080300024",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 2) => B"00",
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 8) => ram_douta(16 downto 9),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => ram_douta(17),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(11),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_85\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_86\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3700816A663C0000003C5E830047375E2B00001F2B3F8509241F3F0000002C00",
      INIT_01 => X"00093C443F55513F513C000900093C5737545137513300090009335030465130",
      INIT_02 => X"30555130512C000900092C4D293C51295133000900093342373F5137513C0009",
      INIT_03 => X"512C000900092C42304351305135000900093547385951385135000900093555",
      INIT_04 => X"00093A443E58513E2D3A002D00093A593554513551320009000932552E53512E",
      INIT_05 => X"2E53512E512B000900092B4F273A5127513200090009324135405135513A0009",
      INIT_06 => X"512B000900092B442E3F512E5133000900093347375B51375133000900093357",
      INIT_07 => X"000938463C58513C51380009000938583351513351300009000930552C4F512C",
      INIT_08 => X"30545130512C000900092C4F293E512951300009000930423340513351380009",
      INIT_09 => X"512C000900092C42304151305135000900093546385851385135000900093558",
      INIT_0A => X"4651300000816A303C0000373C6183664737610000001F004A85092B1F4A002B",
      INIT_0B => X"3C000937093C475155513F003C00093F093C5751535137003300093709335151",
      INIT_0C => X"09355851545130002C000930092C4D513A5129003300092909333F5140513700",
      INIT_0D => X"52512E002C00092E092C40514051300035000930093546515951380035000938",
      INIT_0E => X"3A000935093A455158513E003A00093E093A5951535135003200093509325651",
      INIT_0F => X"0933585152512E002B00092E092B51513A51270032000927093242513F513500",
      INIT_10 => X"50512C002B00092C092B425141512E003300092E093346515951370033000937",
      INIT_11 => X"380009330938465157513C003800093C09385851545133003000093309305551",
      INIT_12 => X"09355551545130002C000930092C51514151290030000929093044513F513300",
      INIT_13 => X"48002B482C00091F092C43514051300035000930093547515751380035000938",
      INIT_14 => X"3E0000373E49813409374900000037003E43513E32374300001F008282442B00",
      INIT_15 => X"6C304651003E0089813443004E00434E3E00093E51430000450043450083423E",
      INIT_16 => X"334E5133513000090009303F354C513551370009001137555081233330000933",
      INIT_17 => X"4A51350037000935113752518123330000093351304851305132000900093248",
      INIT_18 => X"23330011093352814A51300032000930093249514F5133003000093309304251",
      INIT_19 => X"00093049324851325133000900093352303F5130513500090009354B37555137",
      INIT_1A => X"093350513F5130003500093009354B5152513700330011373352812351300009",
      INIT_1B => X"354C513551370009001137534F8123333000093309304A514A51320033000932",
      INIT_1C => X"8123330000093352304951305132000900093248334F51335130000900093043",
      INIT_1D => X"32000930093249515051330030000933093042514A5135003700093511375651",
      INIT_1E => X"00093352303F5130513500090009354A3755513723330011093352814A513000",
      INIT_1F => X"09354B5156513700330011373350812351300009000930493248513251330009",
      INIT_20 => X"335F00374430002409304B824851320033000932093351514151300035000930",
      INIT_21 => X"355C824400305C0000242C5C38824429330024290037000082443C005F003C5F",
      INIT_22 => X"0032000082443700770037772F770032442B0024242B3E8200002C0035000030",
      INIT_23 => X"00243377508244302B0024304430000000305D8200242B5D3A8244242F002424",
      INIT_24 => X"5F00355F2C5F00304429002424293982000033003C0000373C77824400377700",
      INIT_25 => X"37000032377882440032780000242F784182442B2C00242B0030000082443500",
      INIT_26 => X"233000112430508100002B005E8244302B5E00304424002424243A8200002F00",
      INIT_27 => X"30001129303D812351370009000937453C61513C513000090009304C304E5130",
      INIT_28 => X"2900112B293D8123513000090009304335635135512900090009294D40820529",
      INIT_29 => X"442400242424388200002F0037000032375E824400325E0000242F5E5182442B",
      INIT_2A => X"513000090009304D304B5130233000112430508100002B005D8244302B5D0030",
      INIT_2B => X"512900090009294B3D82052930001129303E812351370009000937453C64513C",
      INIT_2C => X"0032790000242F794F82442B2900112B293E8123513000090009304435655135",
      INIT_2D => X"00002B00758244302B750030442400242424398200002F003700003237798244",
      INIT_2E => X"38824429330024290037000082443C007A003C7A337A00374430002424305382",
      INIT_2F => X"2F5D0032442B0024242B428200002C0035000030357882440030780000242C78",
      INIT_30 => X"4430000000305C8200242B5C3C8244242F00242400320000824437005D00375D",
      INIT_31 => X"24293B82000033003C0000373C5F824400375F000024335F518244302B002430",
      INIT_32 => X"85092B003F002B3F2C00241F00300000824435005F00355F2C5F003044290024",
      INIT_33 => X"000937543351513351300009841C3048000037005E81343C375E003C001F0047",
      INIT_34 => X"3342513351370009000937403C45513C513F000900093F563C59513C51370009",
      INIT_35 => X"51380009000938583558513551300009000930562C4F512C512900090009293B",
      INIT_36 => X"0009355332535132512E000900092E502C41512C513000090009304235485135",
      INIT_37 => X"3245513251350009000935423A44513A513E000900093E573A57513A51350009",
      INIT_38 => X"513700090009375733565133512E000900092E522B4F512B512700090009273C",
      INIT_39 => X"0009335530535130512C000900092C532B42512B512E000900092E4233435133",
      INIT_3A => X"30445130513300090009334138465138513C000900093C5B3856513851330009",
      INIT_3B => X"51380009000938563556513551300009000930532C52512C5129000900092941",
      INIT_3C => X"1F008232442B0000002B4B8200091F4B2C41512C513000090009304235455135",
      INIT_3D => X"002C4782841C2047000037004981343E3749003E0037000943513E003743003E",
      INIT_3E => X"000038004881343F3848003F0038000944513F003844003F20008232442C0000",
      INIT_3F => X"2A39824400340024000038005D82443D385D003D24345D0082443100841C3147",
      INIT_40 => X"24305F0082442C0000242C403100002D4436000000365F825F00315F2A00242D",
      INIT_41 => X"824431005F00315F2500242C2539824400300024000033005F824438335F0038",
      INIT_42 => X"00242A3A38000034443D0000003D6082600038603100243431518244002C0024",
      INIT_43 => X"2C0024302C418244002D0024000031005B824436315B0036242D5B0082442A00",
      INIT_44 => X"315C8244242C5C00824425000024253A330000304438000000385D825D00335D",
      INIT_45 => X"380009310938455162513D003100093D09314B5182053100002431513100002C",
      INIT_46 => X"3100092A09314551635136002A000936092A4E5182052A0000112A3D3E812331",
      INIT_47 => X"002F0024000033006182443833610038242F610082442C0000112C523E81232A",
      INIT_48 => X"4C5131003100093131518205002C0024824431005D00315D2500242C253A8244",
      INIT_49 => X"4D512A002A00092A2A3C82052331001109313E81465138003D000938093D6251",
      INIT_4A => X"620033622C00242F2C508244232A0011092A3D81455131003600093109366351",
      INIT_4B => X"3100002C315E8244242C5E0082442500002425393300002F4438000000386282",
      INIT_4C => X"2A3A824400340024000038006182443D3861003D243461008244310000243150",
      INIT_4D => X"24305D0082442C0000242C3F3100002D4436000000365E825E00315E2A00242D",
      INIT_4E => X"824431005E00315E2500242C253A824400300024000033005D824438335D0038",
      INIT_4F => X"00242A3C38000034443D0000003D6082600038603100243431518244002C0024",
      INIT_50 => X"3F85092C203F002C002D0024000031005E824436315E0036242D5E0082442A00",
      INIT_51 => X"34000938093450514551310000841C313D0000383D5C813447385C0000002000",
      INIT_52 => X"09344351405138003D000938093D4451555140003D000940093D565153513800",
      INIT_53 => X"585139003600093909365851565131002D000931092D4F513C512A003400092A",
      INIT_54 => X"330009360933525152512F002D00092F092D40513F5131003600093109364451",
      INIT_55 => X"09334451415136003B000936093B445159513F003B00093F093B595152513600",
      INIT_56 => X"58513800340009380934575153512F002C00092F092C51513B51280033000928",
      INIT_57 => X"31000934093154514F512D002C00092D092C435140512F003400092F09344651",
      INIT_58 => X"093144514251340039000934093945515A513D003900093D0939565153513400",
      INIT_59 => X"575139003600093909365851555131002D000931092D52513F512A003100092A",
      INIT_5A => X"0020008282442C0049002C492D000920092D4051405131003600093109364551",
      INIT_5B => X"4982443100841C313F0000383F49813409384900000038003F44513F32384400",
      INIT_5C => X"2D5E0031442A0024242A3C82000034003D0000383D5D824400385D000024345D",
      INIT_5D => X"385E824400335E000024305E4282442C2D00242C00310000824436005E00365E",
      INIT_5E => X"2431528200002C005E8244312C5E003144250024242538820000300038000033",
      INIT_5F => X"00242D5F3A82442A3400242A0038000082443D0060003D603460003844310024",
      INIT_60 => X"5E00385E305E0033442C0024242C3F8200002D0036000031365F824400315F00",
      INIT_61 => X"2C0024314431000000315D8200242C5D39824425300024250033000082443800",
      INIT_62 => X"3100112A313D812351380009000938463D64513D513100090009314C51820531",
      INIT_63 => X"2A00112C2A3B8123513100090009314536635136512A000900092A4B3F82052A",
      INIT_64 => X"4425002424253B8200002F0038000033385E824400335E0000242F5E5282442C",
      INIT_65 => X"513D000900093D64314C5131053100092431528200002C005C8244312C5C0031",
      INIT_66 => X"51360009000936642A4D512A052A0009112A3E82812331000009313D38445138",
      INIT_67 => X"82443800600038602F600033442C0024112C4F8281232A0000092A3C31445131",
      INIT_68 => X"68003D682C0024314431000000315E8200242C5E3A8244252F00242500330000",
      INIT_69 => X"2A00001E2A6B8244241E6B000000190053824425195300250031002482443D00",
      INIT_6A => X"2050002C002C0024824438006F00386F2A00242C4436000000367C8200242A7C",
      INIT_6B => X"443100000031758200242575250000192552824424195200000020005082442C",
      INIT_6C => X"241E6B00000019003D824425193D00250031002482443D007E003D7E25002431",
      INIT_6D => X"824438006F00386F2A00242C443600000036798200242A792A00001E2A6B8244",
      INIT_6E => X"00112561250000192555812324195500000020005282442C2052002C002C0024",
      INIT_6F => X"0000000000000000000000000000FF2F2500001925648D411119640081232500",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_85\,
      DOPADOP(2) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_86\,
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(11),
      I1 => addra(10),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    \addra[11]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"7B40020078010440780137593418305B375801440022391A005A000000002655",
      INIT_01 => X"002E002D002D002D002D002C002C002C002C014200007F5601067F5600103F5F",
      INIT_02 => X"002C060000003754281A003F00002655003F002F002F002F002F002E002E002E",
      INIT_03 => X"32402A002A10285500022D40001600042F602B40045500002D5E235545160024",
      INIT_04 => X"2940045400002B17085440480002281100132E142757115304532D5427402855",
      INIT_05 => X"0002255100122C542516115204521F5425002853204027401155001500042220",
      INIT_06 => X"2759285500022D54285500022D40001600042E202B40045500002D5E12154111",
      INIT_07 => X"284028552D402640045336142800045400002A1D085340480002281700133314",
      INIT_08 => X"000227400013000422602540045200002750085200002C602756115304532354",
      INIT_09 => X"255100122D1425162852000227562B5204522254250028533140240024102852",
      INIT_0A => X"1F5424001153001300042220254004520000275604521F542740085341150002",
      INIT_0B => X"2B5204522254250028532C402400241028520002274000130004274027550452",
      INIT_0C => X"045200002756045220542740085341150002255100122D542516285200022755",
      INIT_0D => X"2410285200022740001300042740275604521F14240011530013000422202540",
      INIT_0E => X"4159000222100010271421532852000227562B5204522254250028532D402400",
      INIT_0F => X"114F044F20141F00285020002140115200120004206023400451000025171B11",
      INIT_10 => X"0002241028530004232025400452000027581212411100021F51000F2B141F15",
      INIT_11 => X"084F00002E202157115004502314224028523000204020502851000224000012",
      INIT_12 => X"22141F0028502D001E001E11284F000221400010000422201F40044F0000214F",
      INIT_13 => X"2156044F1F1421400850411500021F50000F2D541F16284F000221562B4F044F",
      INIT_14 => X"00021F51000F2B541F15024F044F1F541E0011500010000421601F40044F0000",
      INIT_15 => X"1E10284F00022140001000021E0F2850000423201F40044F00002156120F4111",
      INIT_16 => X"27601D40084E00002D201E16114F044F22541F0028502C401E00044F2C541E00",
      INIT_17 => X"214004502954250004522B142140045031141E001E10284F0002214000100002",
      INIT_18 => X"2E14214004502A14214004502C54214004502C54214004502954254004522A54",
      INIT_19 => X"04502B54214004502914250004522954214004502A5424000452295421400450",
      INIT_1A => X"214004502A14250004522A54214004502D54214004502F54214004502B542140",
      INIT_1B => X"3014214004502A54214004502C14214004502A54214004502A14254004522954",
      INIT_1C => X"04502F14214004502C54214004502B54214004502D5421400450281421400450",
      INIT_1D => X"285600022B5428550002274E285500022B14285500022750285500092A202140",
      INIT_1E => X"2A1328540002275028550002275128550002275028550002274F28550002274E",
      INIT_1F => X"0002275128550002275028550002274F285500022B1428540002274F28550002",
      INIT_20 => X"285600022B5428550002274F285500022B1328550002274F28550002274E2856",
      INIT_21 => X"275028540002274E28560002275028550002275028550002274F28550002274E",
      INIT_22 => X"2740121341110002274E28560002275128550002275028550002274F28550002",
      INIT_23 => X"1F54274004531F14280004542C54254004521F54274004532954254004522114",
      INIT_24 => X"04521E14264004532714250004521F5426400453225425400452211426400453",
      INIT_25 => X"254004522214250004522214254004521F54264004531E14274004532C142500",
      INIT_26 => X"2114254004521D14264004532D14240004521E54254004522814240004521E54",
      INIT_27 => X"2D10000025562D100000214F2D0E0000251604502254240004521F5425000452",
      INIT_28 => X"28520002240F2853410300002A162D12000027562D12000024122D0F00002512",
      INIT_29 => X"240F28540002241028530002240F28540002291628520002240F285300022654",
      INIT_2A => X"0002251028540002250F285400022A1628530002250F28540002240E28550002",
      INIT_2B => X"28520002220F28520002215028520002215028520002214F28530002214D2853",
      INIT_2C => X"221028520002220F28520002220E28530002275628520002220F285200022514",
      INIT_2D => X"0002265428520002235028530002251528510002214F28520002221128520002",
      INIT_2E => X"28540002274F2855000229542853000226502854000B27541653000225102853",
      INIT_2F => X"2C4F285700022D54285600022B10285600022C54285500022950285600022B14",
      INIT_30 => X"23541F40044F2054204004502A141F401F54284F484D424200022F5528560002",
      INIT_31 => X"21400850404800021E12284F00021F54284F000220522D10000029201E00044F",
      INIT_32 => X"1F11284F00021E10285000022154114F044F25541F00044F27541E00044F2514",
      INIT_33 => X"331004502154214028522640240004522C542400241128520002274000130002",
      INIT_34 => X"1E001E11284F000221400010000425002516085040480002235100112F542257",
      INIT_35 => X"0002275511520852404800022551001230542518220F044F22541F0028502C00",
      INIT_36 => X"115200120004222023400451000025181B114159000222100010255421522852",
      INIT_37 => X"00002157120F411100021F51000F2C541F16114F044F20541F00285020402140",
      INIT_38 => X"1E00044F2D141E001E11284F00022140001000021E0F2850000421601F40044F",
      INIT_39 => X"000221400010000227201D40084E00002C601E16114F044F23141F0028502C40",
      INIT_3A => X"1F51000F2D141F16284F000221562B4F044F22141F0028502E401E001E11284F",
      INIT_3B => X"1F141E0011500010000422201F40044F00002156044F1F542140085041150002",
      INIT_3C => X"25400452285424000452205425401212411100021F51000F2C141F16024F044F",
      INIT_3D => X"2054240004522114250004521E54254004521C14264004532954240004521E54",
      INIT_3E => X"04521F54254004522A14234004511E1425000452285423400451205425000452",
      INIT_3F => X"254004522954240004521E14254004521C142740045321142400045220142500",
      INIT_40 => X"2214240004522114250004521F14254004521C54264004532A14240004521E54",
      INIT_41 => X"04532114240004522014250004521F54254004522214234004511D5427400453",
      INIT_42 => X"285400022553285200022755285300022554285200022757221204521D542740",
      INIT_43 => X"2653285200022917285200022A18285200022817285200022755285200022813",
      INIT_44 => X"0002255628510002265528510002275528520002281528520002291328550002",
      INIT_45 => X"2853000224142851000225542852000224142851000225552851000225152851",
      INIT_46 => X"2354285000022516285100022414285100022516285100022555285100022653",
      INIT_47 => X"0002295516530002265428520002275528530002251428510002265528520002",
      INIT_48 => X"1654000225532852000B28161652000224132851000225542852000226511653",
      INIT_49 => X"261100122A142555285300022811165500022B551655000B28142852000B2A16",
      INIT_4A => X"3040210021112851000224400012000422602000045000002210084F4048000B",
      INIT_4B => X"0011000425402557085140480002241000112254231111530453225428002855",
      INIT_4C => X"00022611001231542558220F044F23541F4028512B401E401E51285000022200",
      INIT_4D => X"28553040210021112851000224400012000421602000045000002211084F4048",
      INIT_4E => X"2200001100042540255608514048000224110011231423111153045324542800",
      INIT_4F => X"411500022011000F2C541F56220F044F22541F4028512C001E401E5128500002",
      INIT_50 => X"00022200001100021E502851000422202000045000002216044F201422000851",
      INIT_51 => X"044F21541F40285125001E400251001100021E0F000F40482E001E401E502850",
      INIT_52 => X"21202000045000002216044F1F1422000851411500022011000F2D141F56220F",
      INIT_53 => X"001100021E0F000F40482C401E401E51285000022200001100021E4F28510004",
      INIT_54 => X"00022615285200022454285100022618220F044F21541F40285126401E400251",
      INIT_55 => X"2851000224552851000225562851000226152851000227142853000224542851",
      INIT_56 => X"2556285100022614285200022414285100022555285200022414285100022556",
      INIT_57 => X"0002261528520002245528510002261628510002281728510002245528510002",
      INIT_58 => X"2851000224542851000225562851000226152851000227152853000224542851",
      INIT_59 => X"2817285100022455285100022555285100022616285100022414285100022818",
      INIT_5A => X"28530002244F28540002271428530002244F2854405100002F60245728510002",
      INIT_5B => X"254F28540002244E28550002245028540002244F28540002244F285400022956",
      INIT_5C => X"0002235028530002234F28540002254F28540002254F285400022A5628530002",
      INIT_5D => X"28520002224F28530002255428520002224F2853000223502852000223502853",
      INIT_5E => X"221028520002225028520002225028520002225028530002224F285300022816",
      INIT_5F => X"0002295428540002254F28540002281528520002234F28540002255528510002",
      INIT_60 => X"21141F4028512100244024502853000228000014000227112854000229512855",
      INIT_61 => X"0012000423202840045400002A580854404800022251001130542218114F044F",
      INIT_62 => X"2216084F404800022010000F20141F50001140482D0022002210285200022540",
      INIT_63 => X"044F20541F402851214024402450285300022800001400092260200004500000",
      INIT_64 => X"25400012000421202840045400002A580854404800022252001132142219114F",
      INIT_65 => X"00002216084F40480002200F000F1F141F4F001140482D402200221028520002",
      INIT_66 => X"1F4028512D401E40044F2B541E401E5028500002220000110009222020000450",
      INIT_67 => X"000422002216084F404800022010000F2D541F56284F000222162B4F044F2254",
      INIT_68 => X"1E502850000222000011000922202000045000002212044F00002C601E56284F",
      INIT_69 => X"000F2D541F56284F000222162B4F044F21541F4028512C401E40044F2D541E40",
      INIT_6A => X"2000045000002213044F00002C201E56284F000422002217084F404800022010",
      INIT_6B => X"30542218114F044F1F541F402851204024402451285300022800001400092160",
      INIT_6C => X"22112852000225400012000422202840045400002A5808544048000222510011",
      INIT_6D => X"22202000045000002215084F404800022010000F21141F50001140482D002200",
      INIT_6E => X"001131542218114F044F20541F40285120402440245028530002280000140009",
      INIT_6F => X"220022112852000225400012000422202840045400002A590854404800022251",
      INIT_70 => X"305300172740244011550015000422002213084F000020601F50001140482C40",
      INIT_71 => X"00111E001E11484C585600300000260034587F4000042A1C7F4B001700003040",
      INIT_72 => X"044C000C00111F211B401B52044E234E424200111E211B401B52044E234E4242",
      INIT_73 => X"42422C001200044C000C00111800180F2349000027611553000B42422D001200",
      INIT_74 => X"1440144E000C00002F201B57120C411100111800180F2349000026211553000B",
      INIT_75 => X"000A41112E001200120E000B00002E601917120B411100091800220D000D2F40",
      INIT_76 => X"2E001540154F000B00002F601817120B411100091B40220F000F304018001814",
      INIT_77 => X"1E601B40044D32141800044C4101000918001817120A411100091900220D000D",
      INIT_78 => X"120E000B000030201918120B411100041F201800044C31541440044A41010004",
      INIT_79 => X"044D25541440144F114C044C23141E00044F261418001814000A41112E401200",
      INIT_7A => X"000918001817120A411100091900220D000D304015401554114A044A22141A40",
      INIT_7B => X"1917120B411100091800220D000D2F001440144E000C00002F601B57120C4111",
      INIT_7C => X"411100091B40220F000F2F4018001814000A41112E401200120E000B00002F60",
      INIT_7D => X"1E18000D0009242000201E001E17234D00001F610F4F000B00002F201817120B",
      INIT_7E => X"120900001B401B57000C000920601600000C41112F401617220A120A00001E00",
      INIT_7F => X"1A401A57000C00091D601940000D411130001958220C120C00002D6015562209",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 15) => B"00000000000000000",
      DIADI(14 downto 8) => dina(13 downto 7),
      DIADI(7) => '0',
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_37\,
      DOADO(14 downto 8) => \douta[31]\(13 downto 7),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\,
      DOADO(6 downto 0) => \douta[31]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[11]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_3_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_3_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(17 downto 0) => dina(17 downto 0),
      ram_douta(17 downto 0) => ram_douta(17 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(31 downto 0) => DOADO(31 downto 0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[31]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    clka : in STD_LOGIC;
    \addra[11]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_3_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      \addra[11]\ => \addra[11]\,
      clka => clka,
      dina(13 downto 0) => dina(13 downto 0),
      \douta[31]\(13 downto 0) => \douta[31]\(13 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_3_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \ramloop[0].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_20\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_21\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_22\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_23\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_24\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_25\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_26\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_27\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_28\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_29\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_30\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_31\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_9\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.blk_mem_gen_3_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(13) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(12) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(11) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(10) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(9) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(8) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_13\,
      DOADO(31) => \ramloop[1].ram.r_n_0\,
      DOADO(30) => \ramloop[1].ram.r_n_1\,
      DOADO(29) => \ramloop[1].ram.r_n_2\,
      DOADO(28) => \ramloop[1].ram.r_n_3\,
      DOADO(27) => \ramloop[1].ram.r_n_4\,
      DOADO(26) => \ramloop[1].ram.r_n_5\,
      DOADO(25) => \ramloop[1].ram.r_n_6\,
      DOADO(24) => \ramloop[1].ram.r_n_7\,
      DOADO(23) => \ramloop[1].ram.r_n_8\,
      DOADO(22) => \ramloop[1].ram.r_n_9\,
      DOADO(21) => \ramloop[1].ram.r_n_10\,
      DOADO(20) => \ramloop[1].ram.r_n_11\,
      DOADO(19) => \ramloop[1].ram.r_n_12\,
      DOADO(18) => \ramloop[1].ram.r_n_13\,
      DOADO(17) => \ramloop[1].ram.r_n_14\,
      DOADO(16) => \ramloop[1].ram.r_n_15\,
      DOADO(15) => \ramloop[1].ram.r_n_16\,
      DOADO(14) => \ramloop[1].ram.r_n_17\,
      DOADO(13) => \ramloop[1].ram.r_n_18\,
      DOADO(12) => \ramloop[1].ram.r_n_19\,
      DOADO(11) => \ramloop[1].ram.r_n_20\,
      DOADO(10) => \ramloop[1].ram.r_n_21\,
      DOADO(9) => \ramloop[1].ram.r_n_22\,
      DOADO(8) => \ramloop[1].ram.r_n_23\,
      DOADO(7) => \ramloop[1].ram.r_n_24\,
      DOADO(6) => \ramloop[1].ram.r_n_25\,
      DOADO(5) => \ramloop[1].ram.r_n_26\,
      DOADO(4) => \ramloop[1].ram.r_n_27\,
      DOADO(3) => \ramloop[1].ram.r_n_28\,
      DOADO(2) => \ramloop[1].ram.r_n_29\,
      DOADO(1) => \ramloop[1].ram.r_n_30\,
      DOADO(0) => \ramloop[1].ram.r_n_31\,
      addra(1 downto 0) => addra(11 downto 10),
      clka => clka,
      douta(31 downto 0) => douta(31 downto 0),
      ram_douta(17 downto 0) => ram_douta(17 downto 0)
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_3_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[0].ram.r_n_18\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(17 downto 0) => dina(17 downto 0),
      ram_douta(17 downto 0) => ram_douta(17 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(31) => \ramloop[1].ram.r_n_0\,
      DOADO(30) => \ramloop[1].ram.r_n_1\,
      DOADO(29) => \ramloop[1].ram.r_n_2\,
      DOADO(28) => \ramloop[1].ram.r_n_3\,
      DOADO(27) => \ramloop[1].ram.r_n_4\,
      DOADO(26) => \ramloop[1].ram.r_n_5\,
      DOADO(25) => \ramloop[1].ram.r_n_6\,
      DOADO(24) => \ramloop[1].ram.r_n_7\,
      DOADO(23) => \ramloop[1].ram.r_n_8\,
      DOADO(22) => \ramloop[1].ram.r_n_9\,
      DOADO(21) => \ramloop[1].ram.r_n_10\,
      DOADO(20) => \ramloop[1].ram.r_n_11\,
      DOADO(19) => \ramloop[1].ram.r_n_12\,
      DOADO(18) => \ramloop[1].ram.r_n_13\,
      DOADO(17) => \ramloop[1].ram.r_n_14\,
      DOADO(16) => \ramloop[1].ram.r_n_15\,
      DOADO(15) => \ramloop[1].ram.r_n_16\,
      DOADO(14) => \ramloop[1].ram.r_n_17\,
      DOADO(13) => \ramloop[1].ram.r_n_18\,
      DOADO(12) => \ramloop[1].ram.r_n_19\,
      DOADO(11) => \ramloop[1].ram.r_n_20\,
      DOADO(10) => \ramloop[1].ram.r_n_21\,
      DOADO(9) => \ramloop[1].ram.r_n_22\,
      DOADO(8) => \ramloop[1].ram.r_n_23\,
      DOADO(7) => \ramloop[1].ram.r_n_24\,
      DOADO(6) => \ramloop[1].ram.r_n_25\,
      DOADO(5) => \ramloop[1].ram.r_n_26\,
      DOADO(4) => \ramloop[1].ram.r_n_27\,
      DOADO(3) => \ramloop[1].ram.r_n_28\,
      DOADO(2) => \ramloop[1].ram.r_n_29\,
      DOADO(1) => \ramloop[1].ram.r_n_30\,
      DOADO(0) => \ramloop[1].ram.r_n_31\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_3_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      \addra[11]\ => \ramloop[0].ram.r_n_18\,
      clka => clka,
      dina(13 downto 0) => dina(31 downto 18),
      \douta[31]\(13) => \ramloop[2].ram.r_n_0\,
      \douta[31]\(12) => \ramloop[2].ram.r_n_1\,
      \douta[31]\(11) => \ramloop[2].ram.r_n_2\,
      \douta[31]\(10) => \ramloop[2].ram.r_n_3\,
      \douta[31]\(9) => \ramloop[2].ram.r_n_4\,
      \douta[31]\(8) => \ramloop[2].ram.r_n_5\,
      \douta[31]\(7) => \ramloop[2].ram.r_n_6\,
      \douta[31]\(6) => \ramloop[2].ram.r_n_7\,
      \douta[31]\(5) => \ramloop[2].ram.r_n_8\,
      \douta[31]\(4) => \ramloop[2].ram.r_n_9\,
      \douta[31]\(3) => \ramloop[2].ram.r_n_10\,
      \douta[31]\(2) => \ramloop[2].ram.r_n_11\,
      \douta[31]\(1) => \ramloop[2].ram.r_n_12\,
      \douta[31]\(0) => \ramloop[2].ram.r_n_13\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_3_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_3_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_v8_3_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_v8_3_3_synth : entity is "blk_mem_gen_v8_3_3_synth";
end blk_mem_gen_3_blk_mem_gen_v8_3_3_synth;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_v8_3_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_3_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3_blk_mem_gen_v8_3_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "Estimated Power for IP     :     4.907063 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 2942;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 2942;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 2942;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 2942;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "READ_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_v8_3_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_3_blk_mem_gen_v8_3_3 : entity is "yes";
end blk_mem_gen_3_blk_mem_gen_v8_3_3;

architecture STRUCTURE of blk_mem_gen_3_blk_mem_gen_v8_3_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_3_blk_mem_gen_v8_3_3_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      dina(31 downto 0) => dina(31 downto 0),
      douta(31 downto 0) => douta(31 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_3 is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_3 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_3 : entity is "blk_mem_gen_3,blk_mem_gen_v8_3_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_3 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_3 : entity is "blk_mem_gen_v8_3_3,Vivado 2016.2";
end blk_mem_gen_3;

architecture STRUCTURE of blk_mem_gen_3 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.907063 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 2942;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 2942;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 2942;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 2942;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "READ_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.blk_mem_gen_3_blk_mem_gen_v8_3_3
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31 downto 0) => NLW_U0_doutb_UNCONNECTED(31 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
