$date
	Sun Oct 12 19:34:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module one_bit_comparator_tb $end
$var wire 1 ! c $end
$var wire 1 " b $end
$var wire 1 # a $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 " b $end
$var wire 1 ! c $end
$var wire 1 $ x $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#5
0!
1#
1%
#10
1"
0#
0%
1$
#15
0"
1!
1%
#20
