$date
  Wed Apr 05 03:01:16 2017
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 4 ! i[3:0] $end
$var reg 4 " o[3:0] $end
$var reg 1 # shift_l $end
$var reg 1 $ shift_r $end
$var reg 1 % clk $end
$var reg 1 & enable $end
$var reg 2 ' sel[1:0] $end
$scope module shift_reg_0 $end
$var reg 4 ( i[3:0] $end
$var reg 1 ) shift_l $end
$var reg 1 * shift_r $end
$var reg 2 + sel[1:0] $end
$var reg 1 , clock $end
$var reg 1 - enable $end
$var reg 4 . o[3:0] $end
$var reg 4 / a[3:0] $end
$upscope $end
$enddefinitions $end
#0
b0001 !
b0000 "
1#
1$
0%
0&
b11 '
b0001 (
1)
1*
b11 +
0,
0-
b0000 .
b0000 /
#1000000
b0110 !
b0110 "
1%
1&
b0110 (
1,
1-
b0110 .
b0110 /
#2000000
b1111 !
0%
b01 '
b1111 (
b01 +
0,
#3000000
b1101 "
1%
1,
b1101 .
b1101 /
#4000000
0#
0$
0%
b10 '
0)
0*
b10 +
0,
#5000000
b0110 "
1%
1,
b0110 .
b0110 /
#6000000
0%
b00 '
b00 +
0,
#7000000
1%
1,
#8000000
1#
1$
0%
1)
1*
0,
#9000000
b0000 "
1%
0&
1,
0-
b0000 .
b0000 /
#10000000
0%
1&
b11 '
b11 +
0,
1-
#11000000
b0010 !
b0010 "
1%
b0010 (
1,
b0010 .
b0010 /
#12000000
b1111 !
0%
b01 '
b1111 (
b01 +
0,
#13000000
b0101 "
1%
1,
b0101 .
b0101 /
#14000000
0#
0$
0%
b10 '
0)
0*
b10 +
0,
#15000000
b0010 "
1%
1,
b0010 .
b0010 /
#16000000
0%
b00 '
b00 +
0,
#17000000
1%
1,
#18000000
1#
1$
0%
1)
1*
0,
#19000000
b0001 !
b0000 "
0#
0$
1%
0&
b0001 (
0)
0*
1,
0-
b0000 .
b0000 /
#20000000
