ARM GAS  /tmp/ccoCKsSN.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM2_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM2_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM2_Init:
  25              	.LFB65:
  26              		.file 1 "Src/tim.c"
   1:Src/tim.c     **** /* USER CODE BEGIN Header */
   2:Src/tim.c     **** /**
   3:Src/tim.c     ****   ******************************************************************************
   4:Src/tim.c     ****   * @file    tim.c
   5:Src/tim.c     ****   * @brief   This file provides code for the configuration
   6:Src/tim.c     ****   *          of the TIM instances.
   7:Src/tim.c     ****   ******************************************************************************
   8:Src/tim.c     ****   * @attention
   9:Src/tim.c     ****   *
  10:Src/tim.c     ****   * Copyright (c) 2024 STMicroelectronics.
  11:Src/tim.c     ****   * All rights reserved.
  12:Src/tim.c     ****   *
  13:Src/tim.c     ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Src/tim.c     ****   * in the root directory of this software component.
  15:Src/tim.c     ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Src/tim.c     ****   *
  17:Src/tim.c     ****   ******************************************************************************
  18:Src/tim.c     ****   */
  19:Src/tim.c     **** /* USER CODE END Header */
  20:Src/tim.c     **** /* Includes ------------------------------------------------------------------*/
  21:Src/tim.c     **** #include "tim.h"
  22:Src/tim.c     **** 
  23:Src/tim.c     **** /* USER CODE BEGIN 0 */
  24:Src/tim.c     **** #define TIM2_IRQ_PRIORITY 5
  25:Src/tim.c     **** #define TIM2_IRQ_SUBPRIORITY 0
  26:Src/tim.c     **** /* USER CODE END 0 */
  27:Src/tim.c     **** 
  28:Src/tim.c     **** TIM_HandleTypeDef htim2;
  29:Src/tim.c     **** TIM_HandleTypeDef htim3;
  30:Src/tim.c     **** 
  31:Src/tim.c     **** /* TIM2 init function */
  32:Src/tim.c     **** void MX_TIM2_Init(void)
ARM GAS  /tmp/ccoCKsSN.s 			page 2


  33:Src/tim.c     **** {
  27              		.loc 1 33 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  34:Src/tim.c     **** 
  35:Src/tim.c     ****   /* USER CODE BEGIN TIM2_Init 0 */
  36:Src/tim.c     **** 
  37:Src/tim.c     ****   /* USER CODE END TIM2_Init 0 */
  38:Src/tim.c     **** 
  39:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 39 3 view .LVU1
  39              		.loc 1 39 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  40:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 40 3 is_stmt 1 view .LVU3
  46              		.loc 1 40 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  41:Src/tim.c     **** 
  42:Src/tim.c     ****   /* USER CODE BEGIN TIM2_Init 1 */
  43:Src/tim.c     **** 
  44:Src/tim.c     ****   /* USER CODE END TIM2_Init 1 */
  45:Src/tim.c     ****   htim2.Instance = TIM2;
  49              		.loc 1 45 3 is_stmt 1 view .LVU5
  50              		.loc 1 45 18 is_stmt 0 view .LVU6
  51 0012 1948     		ldr	r0, .L9
  52 0014 4FF08042 		mov	r2, #1073741824
  53 0018 0260     		str	r2, [r0]
  46:Src/tim.c     ****   htim2.Init.Prescaler = 7200-1;
  54              		.loc 1 46 3 is_stmt 1 view .LVU7
  55              		.loc 1 46 24 is_stmt 0 view .LVU8
  56 001a 41F61F42 		movw	r2, #7199
  57 001e 4260     		str	r2, [r0, #4]
  47:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 47 3 is_stmt 1 view .LVU9
  59              		.loc 1 47 26 is_stmt 0 view .LVU10
  60 0020 8360     		str	r3, [r0, #8]
  48:Src/tim.c     ****   htim2.Init.Period = 1;
  61              		.loc 1 48 3 is_stmt 1 view .LVU11
  62              		.loc 1 48 21 is_stmt 0 view .LVU12
  63 0022 0122     		movs	r2, #1
  64 0024 C260     		str	r2, [r0, #12]
  49:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 49 3 is_stmt 1 view .LVU13
  66              		.loc 1 49 28 is_stmt 0 view .LVU14
ARM GAS  /tmp/ccoCKsSN.s 			page 3


  67 0026 0361     		str	r3, [r0, #16]
  50:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  68              		.loc 1 50 3 is_stmt 1 view .LVU15
  69              		.loc 1 50 32 is_stmt 0 view .LVU16
  70 0028 8361     		str	r3, [r0, #24]
  51:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  71              		.loc 1 51 3 is_stmt 1 view .LVU17
  72              		.loc 1 51 7 is_stmt 0 view .LVU18
  73 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  74              	.LVL0:
  75              		.loc 1 51 6 view .LVU19
  76 002e D0B9     		cbnz	r0, .L6
  77              	.L2:
  52:Src/tim.c     ****   {
  53:Src/tim.c     ****     Error_Handler();
  54:Src/tim.c     ****   }
  55:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  78              		.loc 1 55 3 is_stmt 1 view .LVU20
  79              		.loc 1 55 34 is_stmt 0 view .LVU21
  80 0030 4FF48053 		mov	r3, #4096
  81 0034 0293     		str	r3, [sp, #8]
  56:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  82              		.loc 1 56 3 is_stmt 1 view .LVU22
  83              		.loc 1 56 7 is_stmt 0 view .LVU23
  84 0036 02A9     		add	r1, sp, #8
  85 0038 0F48     		ldr	r0, .L9
  86 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  87              	.LVL1:
  88              		.loc 1 56 6 view .LVU24
  89 003e A8B9     		cbnz	r0, .L7
  90              	.L3:
  57:Src/tim.c     ****   {
  58:Src/tim.c     ****     Error_Handler();
  59:Src/tim.c     ****   }
  60:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  91              		.loc 1 60 3 is_stmt 1 view .LVU25
  92              		.loc 1 60 37 is_stmt 0 view .LVU26
  93 0040 0023     		movs	r3, #0
  94 0042 0093     		str	r3, [sp]
  61:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  95              		.loc 1 61 3 is_stmt 1 view .LVU27
  96              		.loc 1 61 33 is_stmt 0 view .LVU28
  97 0044 0193     		str	r3, [sp, #4]
  62:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  98              		.loc 1 62 3 is_stmt 1 view .LVU29
  99              		.loc 1 62 7 is_stmt 0 view .LVU30
 100 0046 6946     		mov	r1, sp
 101 0048 0B48     		ldr	r0, .L9
 102 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 103              	.LVL2:
 104              		.loc 1 62 6 view .LVU31
 105 004e 80B9     		cbnz	r0, .L8
 106              	.L4:
  63:Src/tim.c     ****   {
  64:Src/tim.c     ****     Error_Handler();
  65:Src/tim.c     ****   }
  66:Src/tim.c     ****   /* USER CODE BEGIN TIM2_Init 2 */
ARM GAS  /tmp/ccoCKsSN.s 			page 4


  67:Src/tim.c     ****   HAL_NVIC_EnableIRQ(TIM2_IRQn);
 107              		.loc 1 67 3 is_stmt 1 view .LVU32
 108 0050 1C20     		movs	r0, #28
 109 0052 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 110              	.LVL3:
  68:Src/tim.c     ****   HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 111              		.loc 1 68 3 view .LVU33
 112 0056 0022     		movs	r2, #0
 113 0058 1146     		mov	r1, r2
 114 005a 1C20     		movs	r0, #28
 115 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 116              	.LVL4:
  69:Src/tim.c     ****   /* USER CODE END TIM2_Init 2 */
  70:Src/tim.c     **** 
  71:Src/tim.c     **** }
 117              		.loc 1 71 1 is_stmt 0 view .LVU34
 118 0060 07B0     		add	sp, sp, #28
 119              	.LCFI2:
 120              		.cfi_remember_state
 121              		.cfi_def_cfa_offset 4
 122              		@ sp needed
 123 0062 5DF804FB 		ldr	pc, [sp], #4
 124              	.L6:
 125              	.LCFI3:
 126              		.cfi_restore_state
  53:Src/tim.c     ****   }
 127              		.loc 1 53 5 is_stmt 1 view .LVU35
 128 0066 FFF7FEFF 		bl	Error_Handler
 129              	.LVL5:
 130 006a E1E7     		b	.L2
 131              	.L7:
  58:Src/tim.c     ****   }
 132              		.loc 1 58 5 view .LVU36
 133 006c FFF7FEFF 		bl	Error_Handler
 134              	.LVL6:
 135 0070 E6E7     		b	.L3
 136              	.L8:
  64:Src/tim.c     ****   }
 137              		.loc 1 64 5 view .LVU37
 138 0072 FFF7FEFF 		bl	Error_Handler
 139              	.LVL7:
 140 0076 EBE7     		b	.L4
 141              	.L10:
 142              		.align	2
 143              	.L9:
 144 0078 00000000 		.word	htim2
 145              		.cfi_endproc
 146              	.LFE65:
 148              		.section	.text.MX_TIM3_Init,"ax",%progbits
 149              		.align	1
 150              		.global	MX_TIM3_Init
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 154              		.fpu softvfp
 156              	MX_TIM3_Init:
 157              	.LFB66:
ARM GAS  /tmp/ccoCKsSN.s 			page 5


  72:Src/tim.c     **** /* TIM3 init function */
  73:Src/tim.c     **** void MX_TIM3_Init(void)
  74:Src/tim.c     **** {
 158              		.loc 1 74 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 24
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162 0000 00B5     		push	{lr}
 163              	.LCFI4:
 164              		.cfi_def_cfa_offset 4
 165              		.cfi_offset 14, -4
 166 0002 87B0     		sub	sp, sp, #28
 167              	.LCFI5:
 168              		.cfi_def_cfa_offset 32
  75:Src/tim.c     **** 
  76:Src/tim.c     ****   /* USER CODE BEGIN TIM3_Init 0 */
  77:Src/tim.c     **** 
  78:Src/tim.c     ****   /* USER CODE END TIM3_Init 0 */
  79:Src/tim.c     **** 
  80:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 169              		.loc 1 80 3 view .LVU39
 170              		.loc 1 80 26 is_stmt 0 view .LVU40
 171 0004 0023     		movs	r3, #0
 172 0006 0293     		str	r3, [sp, #8]
 173 0008 0393     		str	r3, [sp, #12]
 174 000a 0493     		str	r3, [sp, #16]
 175 000c 0593     		str	r3, [sp, #20]
  81:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 176              		.loc 1 81 3 is_stmt 1 view .LVU41
 177              		.loc 1 81 27 is_stmt 0 view .LVU42
 178 000e 0093     		str	r3, [sp]
 179 0010 0193     		str	r3, [sp, #4]
  82:Src/tim.c     **** 
  83:Src/tim.c     ****   /* USER CODE BEGIN TIM3_Init 1 */
  84:Src/tim.c     **** 
  85:Src/tim.c     ****   /* USER CODE END TIM3_Init 1 */
  86:Src/tim.c     ****   htim3.Instance = TIM3;
 180              		.loc 1 86 3 is_stmt 1 view .LVU43
 181              		.loc 1 86 18 is_stmt 0 view .LVU44
 182 0012 1948     		ldr	r0, .L19
 183 0014 194A     		ldr	r2, .L19+4
 184 0016 0260     		str	r2, [r0]
  87:Src/tim.c     ****   htim3.Init.Prescaler = 7200-1;
 185              		.loc 1 87 3 is_stmt 1 view .LVU45
 186              		.loc 1 87 24 is_stmt 0 view .LVU46
 187 0018 41F61F42 		movw	r2, #7199
 188 001c 4260     		str	r2, [r0, #4]
  88:Src/tim.c     ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 189              		.loc 1 88 3 is_stmt 1 view .LVU47
 190              		.loc 1 88 26 is_stmt 0 view .LVU48
 191 001e 8360     		str	r3, [r0, #8]
  89:Src/tim.c     ****   htim3.Init.Period = 100-1;
 192              		.loc 1 89 3 is_stmt 1 view .LVU49
 193              		.loc 1 89 21 is_stmt 0 view .LVU50
 194 0020 6322     		movs	r2, #99
 195 0022 C260     		str	r2, [r0, #12]
  90:Src/tim.c     ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  /tmp/ccoCKsSN.s 			page 6


 196              		.loc 1 90 3 is_stmt 1 view .LVU51
 197              		.loc 1 90 28 is_stmt 0 view .LVU52
 198 0024 0361     		str	r3, [r0, #16]
  91:Src/tim.c     ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 199              		.loc 1 91 3 is_stmt 1 view .LVU53
 200              		.loc 1 91 32 is_stmt 0 view .LVU54
 201 0026 8023     		movs	r3, #128
 202 0028 8361     		str	r3, [r0, #24]
  92:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 203              		.loc 1 92 3 is_stmt 1 view .LVU55
 204              		.loc 1 92 7 is_stmt 0 view .LVU56
 205 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 206              	.LVL8:
 207              		.loc 1 92 6 view .LVU57
 208 002e D0B9     		cbnz	r0, .L16
 209              	.L12:
  93:Src/tim.c     ****   {
  94:Src/tim.c     ****     Error_Handler();
  95:Src/tim.c     ****   }
  96:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 210              		.loc 1 96 3 is_stmt 1 view .LVU58
 211              		.loc 1 96 34 is_stmt 0 view .LVU59
 212 0030 4FF48053 		mov	r3, #4096
 213 0034 0293     		str	r3, [sp, #8]
  97:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 214              		.loc 1 97 3 is_stmt 1 view .LVU60
 215              		.loc 1 97 7 is_stmt 0 view .LVU61
 216 0036 02A9     		add	r1, sp, #8
 217 0038 0F48     		ldr	r0, .L19
 218 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 219              	.LVL9:
 220              		.loc 1 97 6 view .LVU62
 221 003e A8B9     		cbnz	r0, .L17
 222              	.L13:
  98:Src/tim.c     ****   {
  99:Src/tim.c     ****     Error_Handler();
 100:Src/tim.c     ****   }
 101:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 223              		.loc 1 101 3 is_stmt 1 view .LVU63
 224              		.loc 1 101 37 is_stmt 0 view .LVU64
 225 0040 0023     		movs	r3, #0
 226 0042 0093     		str	r3, [sp]
 102:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 227              		.loc 1 102 3 is_stmt 1 view .LVU65
 228              		.loc 1 102 33 is_stmt 0 view .LVU66
 229 0044 0193     		str	r3, [sp, #4]
 103:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 230              		.loc 1 103 3 is_stmt 1 view .LVU67
 231              		.loc 1 103 7 is_stmt 0 view .LVU68
 232 0046 6946     		mov	r1, sp
 233 0048 0B48     		ldr	r0, .L19
 234 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 235              	.LVL10:
 236              		.loc 1 103 6 view .LVU69
 237 004e 80B9     		cbnz	r0, .L18
 238              	.L14:
 104:Src/tim.c     ****   {
ARM GAS  /tmp/ccoCKsSN.s 			page 7


 105:Src/tim.c     ****     Error_Handler();
 106:Src/tim.c     ****   }
 107:Src/tim.c     ****   /* USER CODE BEGIN TIM3_Init 2 */
 108:Src/tim.c     ****   HAL_NVIC_EnableIRQ(TIM3_IRQn);
 239              		.loc 1 108 3 is_stmt 1 view .LVU70
 240 0050 1D20     		movs	r0, #29
 241 0052 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 242              	.LVL11:
 109:Src/tim.c     ****   HAL_NVIC_SetPriority(TIM3_IRQn, 2, 2);
 243              		.loc 1 109 3 view .LVU71
 244 0056 0222     		movs	r2, #2
 245 0058 1146     		mov	r1, r2
 246 005a 1D20     		movs	r0, #29
 247 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 248              	.LVL12:
 110:Src/tim.c     ****   /* USER CODE END TIM3_Init 2 */
 111:Src/tim.c     **** 
 112:Src/tim.c     **** }
 249              		.loc 1 112 1 is_stmt 0 view .LVU72
 250 0060 07B0     		add	sp, sp, #28
 251              	.LCFI6:
 252              		.cfi_remember_state
 253              		.cfi_def_cfa_offset 4
 254              		@ sp needed
 255 0062 5DF804FB 		ldr	pc, [sp], #4
 256              	.L16:
 257              	.LCFI7:
 258              		.cfi_restore_state
  94:Src/tim.c     ****   }
 259              		.loc 1 94 5 is_stmt 1 view .LVU73
 260 0066 FFF7FEFF 		bl	Error_Handler
 261              	.LVL13:
 262 006a E1E7     		b	.L12
 263              	.L17:
  99:Src/tim.c     ****   }
 264              		.loc 1 99 5 view .LVU74
 265 006c FFF7FEFF 		bl	Error_Handler
 266              	.LVL14:
 267 0070 E6E7     		b	.L13
 268              	.L18:
 105:Src/tim.c     ****   }
 269              		.loc 1 105 5 view .LVU75
 270 0072 FFF7FEFF 		bl	Error_Handler
 271              	.LVL15:
 272 0076 EBE7     		b	.L14
 273              	.L20:
 274              		.align	2
 275              	.L19:
 276 0078 00000000 		.word	htim3
 277 007c 00040040 		.word	1073742848
 278              		.cfi_endproc
 279              	.LFE66:
 281              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 282              		.align	1
 283              		.global	HAL_TIM_Base_MspInit
 284              		.syntax unified
 285              		.thumb
ARM GAS  /tmp/ccoCKsSN.s 			page 8


 286              		.thumb_func
 287              		.fpu softvfp
 289              	HAL_TIM_Base_MspInit:
 290              	.LVL16:
 291              	.LFB67:
 113:Src/tim.c     **** 
 114:Src/tim.c     **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 115:Src/tim.c     **** {
 292              		.loc 1 115 1 view -0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 8
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              		@ link register save eliminated.
 297              		.loc 1 115 1 is_stmt 0 view .LVU77
 298 0000 82B0     		sub	sp, sp, #8
 299              	.LCFI8:
 300              		.cfi_def_cfa_offset 8
 116:Src/tim.c     **** 
 117:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM2)
 301              		.loc 1 117 3 is_stmt 1 view .LVU78
 302              		.loc 1 117 20 is_stmt 0 view .LVU79
 303 0002 0368     		ldr	r3, [r0]
 304              		.loc 1 117 5 view .LVU80
 305 0004 B3F1804F 		cmp	r3, #1073741824
 306 0008 04D0     		beq	.L25
 118:Src/tim.c     ****   {
 119:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 120:Src/tim.c     **** 
 121:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 0 */
 122:Src/tim.c     ****     /* TIM2 clock enable */
 123:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_ENABLE();
 124:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 125:Src/tim.c     **** 
 126:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 1 */
 127:Src/tim.c     ****   }
 128:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM3)
 307              		.loc 1 128 8 is_stmt 1 view .LVU81
 308              		.loc 1 128 10 is_stmt 0 view .LVU82
 309 000a 0E4A     		ldr	r2, .L27
 310 000c 9342     		cmp	r3, r2
 311 000e 0DD0     		beq	.L26
 312              	.L21:
 129:Src/tim.c     ****   {
 130:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 131:Src/tim.c     **** 
 132:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 0 */
 133:Src/tim.c     ****     /* TIM3 clock enable */
 134:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_ENABLE();
 135:Src/tim.c     **** 
 136:Src/tim.c     ****     /* TIM3 interrupt Init */
 137:Src/tim.c     **** 
 138:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 139:Src/tim.c     **** 
 140:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 1 */
 141:Src/tim.c     ****   }
 142:Src/tim.c     **** }
 313              		.loc 1 142 1 view .LVU83
ARM GAS  /tmp/ccoCKsSN.s 			page 9


 314 0010 02B0     		add	sp, sp, #8
 315              	.LCFI9:
 316              		.cfi_remember_state
 317              		.cfi_def_cfa_offset 0
 318              		@ sp needed
 319 0012 7047     		bx	lr
 320              	.L25:
 321              	.LCFI10:
 322              		.cfi_restore_state
 123:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 323              		.loc 1 123 5 is_stmt 1 view .LVU84
 324              	.LBB2:
 123:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 325              		.loc 1 123 5 view .LVU85
 123:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 326              		.loc 1 123 5 view .LVU86
 327 0014 03F50433 		add	r3, r3, #135168
 328 0018 DA69     		ldr	r2, [r3, #28]
 329 001a 42F00102 		orr	r2, r2, #1
 330 001e DA61     		str	r2, [r3, #28]
 123:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 331              		.loc 1 123 5 view .LVU87
 332 0020 DB69     		ldr	r3, [r3, #28]
 333 0022 03F00103 		and	r3, r3, #1
 334 0026 0093     		str	r3, [sp]
 123:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 335              		.loc 1 123 5 view .LVU88
 336 0028 009B     		ldr	r3, [sp]
 337              	.LBE2:
 123:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 338              		.loc 1 123 5 view .LVU89
 339 002a F1E7     		b	.L21
 340              	.L26:
 134:Src/tim.c     **** 
 341              		.loc 1 134 5 view .LVU90
 342              	.LBB3:
 134:Src/tim.c     **** 
 343              		.loc 1 134 5 view .LVU91
 134:Src/tim.c     **** 
 344              		.loc 1 134 5 view .LVU92
 345 002c 064B     		ldr	r3, .L27+4
 346 002e DA69     		ldr	r2, [r3, #28]
 347 0030 42F00202 		orr	r2, r2, #2
 348 0034 DA61     		str	r2, [r3, #28]
 134:Src/tim.c     **** 
 349              		.loc 1 134 5 view .LVU93
 350 0036 DB69     		ldr	r3, [r3, #28]
 351 0038 03F00203 		and	r3, r3, #2
 352 003c 0193     		str	r3, [sp, #4]
 134:Src/tim.c     **** 
 353              		.loc 1 134 5 view .LVU94
 354 003e 019B     		ldr	r3, [sp, #4]
 355              	.LBE3:
 134:Src/tim.c     **** 
 356              		.loc 1 134 5 view .LVU95
 357              		.loc 1 142 1 is_stmt 0 view .LVU96
 358 0040 E6E7     		b	.L21
ARM GAS  /tmp/ccoCKsSN.s 			page 10


 359              	.L28:
 360 0042 00BF     		.align	2
 361              	.L27:
 362 0044 00040040 		.word	1073742848
 363 0048 00100240 		.word	1073876992
 364              		.cfi_endproc
 365              	.LFE67:
 367              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 368              		.align	1
 369              		.global	HAL_TIM_Base_MspDeInit
 370              		.syntax unified
 371              		.thumb
 372              		.thumb_func
 373              		.fpu softvfp
 375              	HAL_TIM_Base_MspDeInit:
 376              	.LVL17:
 377              	.LFB68:
 143:Src/tim.c     **** 
 144:Src/tim.c     **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 145:Src/tim.c     **** {
 378              		.loc 1 145 1 is_stmt 1 view -0
 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 0
 381              		@ frame_needed = 0, uses_anonymous_args = 0
 382              		.loc 1 145 1 is_stmt 0 view .LVU98
 383 0000 08B5     		push	{r3, lr}
 384              	.LCFI11:
 385              		.cfi_def_cfa_offset 8
 386              		.cfi_offset 3, -8
 387              		.cfi_offset 14, -4
 146:Src/tim.c     **** 
 147:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM2)
 388              		.loc 1 147 3 is_stmt 1 view .LVU99
 389              		.loc 1 147 20 is_stmt 0 view .LVU100
 390 0002 0368     		ldr	r3, [r0]
 391              		.loc 1 147 5 view .LVU101
 392 0004 B3F1804F 		cmp	r3, #1073741824
 393 0008 03D0     		beq	.L33
 148:Src/tim.c     ****   {
 149:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 150:Src/tim.c     **** 
 151:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 0 */
 152:Src/tim.c     ****     /* Peripheral clock disable */
 153:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_DISABLE();
 154:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 155:Src/tim.c     **** 
 156:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 1 */
 157:Src/tim.c     ****   }
 158:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM3)
 394              		.loc 1 158 8 is_stmt 1 view .LVU102
 395              		.loc 1 158 10 is_stmt 0 view .LVU103
 396 000a 0A4A     		ldr	r2, .L35
 397 000c 9342     		cmp	r3, r2
 398 000e 06D0     		beq	.L34
 399              	.LVL18:
 400              	.L29:
 159:Src/tim.c     ****   {
ARM GAS  /tmp/ccoCKsSN.s 			page 11


 160:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 161:Src/tim.c     **** 
 162:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 0 */
 163:Src/tim.c     ****     /* Peripheral clock disable */
 164:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_DISABLE();
 165:Src/tim.c     **** 
 166:Src/tim.c     ****     /* TIM3 interrupt Deinit */
 167:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 168:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 169:Src/tim.c     **** 
 170:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 1 */
 171:Src/tim.c     ****   }
 172:Src/tim.c     **** }
 401              		.loc 1 172 1 view .LVU104
 402 0010 08BD     		pop	{r3, pc}
 403              	.LVL19:
 404              	.L33:
 153:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 405              		.loc 1 153 5 is_stmt 1 view .LVU105
 406 0012 094A     		ldr	r2, .L35+4
 407 0014 D369     		ldr	r3, [r2, #28]
 408 0016 23F00103 		bic	r3, r3, #1
 409 001a D361     		str	r3, [r2, #28]
 410 001c F8E7     		b	.L29
 411              	.L34:
 164:Src/tim.c     **** 
 412              		.loc 1 164 5 view .LVU106
 413 001e 02F50332 		add	r2, r2, #134144
 414 0022 D369     		ldr	r3, [r2, #28]
 415 0024 23F00203 		bic	r3, r3, #2
 416 0028 D361     		str	r3, [r2, #28]
 167:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 417              		.loc 1 167 5 view .LVU107
 418 002a 1D20     		movs	r0, #29
 419              	.LVL20:
 167:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 420              		.loc 1 167 5 is_stmt 0 view .LVU108
 421 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 422              	.LVL21:
 423              		.loc 1 172 1 view .LVU109
 424 0030 EEE7     		b	.L29
 425              	.L36:
 426 0032 00BF     		.align	2
 427              	.L35:
 428 0034 00040040 		.word	1073742848
 429 0038 00100240 		.word	1073876992
 430              		.cfi_endproc
 431              	.LFE68:
 433              		.comm	htim3,72,4
 434              		.comm	htim2,72,4
 435              		.text
 436              	.Letext0:
 437              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 438              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
 439              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 440              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 441              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
ARM GAS  /tmp/ccoCKsSN.s 			page 12


 442              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 443              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 444              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 445              		.file 10 "Inc/tim.h"
 446              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 447              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 448              		.file 13 "Inc/main.h"
ARM GAS  /tmp/ccoCKsSN.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccoCKsSN.s:16     .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccoCKsSN.s:24     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccoCKsSN.s:144    .text.MX_TIM2_Init:0000000000000078 $d
                            *COM*:0000000000000048 htim2
     /tmp/ccoCKsSN.s:149    .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/ccoCKsSN.s:156    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/ccoCKsSN.s:276    .text.MX_TIM3_Init:0000000000000078 $d
                            *COM*:0000000000000048 htim3
     /tmp/ccoCKsSN.s:282    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccoCKsSN.s:289    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccoCKsSN.s:362    .text.HAL_TIM_Base_MspInit:0000000000000044 $d
     /tmp/ccoCKsSN.s:368    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccoCKsSN.s:375    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccoCKsSN.s:428    .text.HAL_TIM_Base_MspDeInit:0000000000000034 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_NVIC_EnableIRQ
HAL_NVIC_SetPriority
Error_Handler
HAL_NVIC_DisableIRQ
