@conference{dynamicPageMigration,
    author    = "Christoph Scheurich and Michel Dubois",
    title     = "Dynamic Page Migration in Multiprocessors with Distributed Global Memory",
    year      = "1989",
    publisher = "IEEE Transactions on Computers",
}
@misc{iNetworkAdapter,
	author ="Sven Rheindt",
	title ="iNetworkadapter Documenation",
	year = "2016",
}
@misc{ankitThesis,
	author ="Ankit Kalbande",
	title ="Hardware support for configurable cache-coherency in tiled many-core architectures",
	year = "2015",
       publisher = "Master's Thesis in Integrated Systems",
}
@conference{cacheDataPlacement1,
    author    = "C. Kim, D. Burger, and S. W. Keckler",
    title     = "An Adaptive, Non-Uniform Cache Structure for Wire-Delay Dominated On-Chip Caches",
    year      = "2002",
    publisher = "International Conference on Architectural Support for Programming Languages and Operating Systems",
}
@conference{cacheDataPlacement2,
    author    = "C. Fensch and M. Cintra",
    title     = "An OS-based Alternative to Full Hardware Coherence on Tiled CMPs",
    year      = "2008",
    publisher = "International Symposium on High Performance Computer Architecture",
}
@conference{cacheDataPlacement3,
    author    = "M. Zhang and K. Asanovic",
    title     = "Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors",
    year      = "2005",
    publisher = "International Symposium on Computer Architecture",
}
@conference{cacheDataPlacement4,
    author    = "N. Hardavellas, M. Ferdman, B. Falsafi, and A. Ailamaki",
    title     = "Reactive NUCA: Near-Optimal Block Placement and Replication in Distributed Caches",
    year      = "2009",
    publisher = "International Symposium on Computer Architecture",
}
@conference{cacheDataPlacement6,
    author    = "Q. Shi, F. Hijaz and O. Khan",
    title     = "Towards Efficient Dynamic Data Placement in NoC-Based Multicores",
    year      = "2013",
    publisher = "IEEE 31st International Conference on Computer Design (ICCD)",
}
@conference{threadPlacement1,
    author    = "E. Rodrigues, F. Madruga, P. Navaux, and J. Panetta",
    title     = "Multi-core aware process mapping and its impact on communication overhead of parallel applications",
    year      = "2009",
    publisher = "IEEE Symposium on Computers and Communications",
}
@conference{threadPlacement2,
    author    = "R. Koppler",
    title     = "Geometry-Aided Rectilinear Partitioning of Unstructured Meshes",
    year      = "1999",
    publisher = "Lecture Notes in Computer Science",
}
@conference{threadPlacement3,
    author    = "M. Diener, J. Schneider, H.U. Heiss, F.L Madrunga, E. R. Rodrigues, M.A.Y. Alves and P.O.A Navaux",
    title     = "Evaluating Thread Placement Based on Memory Access Patterns for Multi-core Processors",
    year      = "2010",
    publisher = "12th IEEE International Conference on High Performance Computing and Communications",
}
@conference{threadPlacement4,
    author    = "D. Tam, R. Azimi and M. Stumm",
    title     = "Thread Clustering: Sharing-Aware Scheduling on SMP-CMP-SMT Multiprocessors",
    year      = "2007",
    publisher = "Proceedings of the 2nd ACM SIGOPS/EuroSys European Conference on Computer Systems",
}
@conference{datathreadPlacement,
    author    = "N. Beckmann, P. Tsai and D. Sanchez",
    title     = "Scaling Distributed Cache Hierarchies through Computation and Data Co-Scheduling",
    year      = "2015",
    publisher = "Proceedings of the 21st International Symposium on High Performance Computer Architecture (HPCA)",
}
