\hypertarget{class_f_s_m16__control}{}\section{F\+S\+M16\+\_\+control Entity Reference}
\label{class_f_s_m16__control}\index{F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}}


Inheritance diagram for F\+S\+M16\+\_\+control\+:
% FIG 0
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_f_s_m16__control_1_1simple}{simple} architecture
\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_f_s_m16__control_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+E\+E} 
\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_f_s_m16__control_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\item 
\hyperlink{class_f_s_m16__control_a0f5ecc6613f63d07f7963a97b1b26095}{std\+\_\+logic\+\_\+arith}   
\item 
\hyperlink{class_f_s_m16__control_a598da929e807d58939b47499e8bc9fa8}{std\+\_\+logic\+\_\+unsigned}   
\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_f_s_m16__control_a98682ef7de2714e5bab788a2e2ff1b7f}{R\+S\+T}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_f_s_m16__control_ab5d0ea9e968d49d94da9db07a979d402}{C\+L\+K}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_f_s_m16__control_a85be3e029f471189e7375b9096e537b8}{S\+T\+A\+R\+T}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_f_s_m16__control_a2410fb83e713378bb7e0f7ae0b31ea53}{E\+O\+T}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_f_s_m16__control_a55705306de14b0deb930f8f028a6a288}{R\+D\+Y}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_f_s_m16__control_ab1572616d15079c78b7297ae0def7ec0}{S\+E\+L}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_f_s_m16__control_abde88eb8893c125e351db55429f78887}{S\+T\+R}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{class_f_s_m16__control_ab5d0ea9e968d49d94da9db07a979d402}{}\index{F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}!C\+L\+K@{C\+L\+K}}
\index{C\+L\+K@{C\+L\+K}!F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}}
\subsubsection[{C\+L\+K}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+L\+K} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_f_s_m16__control_ab5d0ea9e968d49d94da9db07a979d402}
\hypertarget{class_f_s_m16__control_a2410fb83e713378bb7e0f7ae0b31ea53}{}\index{F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}!E\+O\+T@{E\+O\+T}}
\index{E\+O\+T@{E\+O\+T}!F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}}
\subsubsection[{E\+O\+T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf E\+O\+T} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_f_s_m16__control_a2410fb83e713378bb7e0f7ae0b31ea53}
\hypertarget{class_f_s_m16__control_ae4f03c286607f3181e16b9aa12d0c6d4}{}\index{F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}!I\+E\+E\+E@{I\+E\+E\+E}}
\index{I\+E\+E\+E@{I\+E\+E\+E}!F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}}
\subsubsection[{I\+E\+E\+E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+E\+E\+E}\hspace{0.3cm}{\ttfamily [Library]}}\label{class_f_s_m16__control_ae4f03c286607f3181e16b9aa12d0c6d4}
\hypertarget{class_f_s_m16__control_a55705306de14b0deb930f8f028a6a288}{}\index{F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}!R\+D\+Y@{R\+D\+Y}}
\index{R\+D\+Y@{R\+D\+Y}!F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}}
\subsubsection[{R\+D\+Y}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+D\+Y} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_f_s_m16__control_a55705306de14b0deb930f8f028a6a288}
\hypertarget{class_f_s_m16__control_a98682ef7de2714e5bab788a2e2ff1b7f}{}\index{F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}!R\+S\+T@{R\+S\+T}}
\index{R\+S\+T@{R\+S\+T}!F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}}
\subsubsection[{R\+S\+T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+S\+T} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_f_s_m16__control_a98682ef7de2714e5bab788a2e2ff1b7f}
\hypertarget{class_f_s_m16__control_ab1572616d15079c78b7297ae0def7ec0}{}\index{F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}!S\+E\+L@{S\+E\+L}}
\index{S\+E\+L@{S\+E\+L}!F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}}
\subsubsection[{S\+E\+L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+E\+L} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_f_s_m16__control_ab1572616d15079c78b7297ae0def7ec0}
\hypertarget{class_f_s_m16__control_a85be3e029f471189e7375b9096e537b8}{}\index{F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}!S\+T\+A\+R\+T@{S\+T\+A\+R\+T}}
\index{S\+T\+A\+R\+T@{S\+T\+A\+R\+T}!F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}}
\subsubsection[{S\+T\+A\+R\+T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+R\+T} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_f_s_m16__control_a85be3e029f471189e7375b9096e537b8}
\hypertarget{class_f_s_m16__control_acd03516902501cd1c7296a98e22c6fcb}{}\index{F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}}
\subsubsection[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{class_f_s_m16__control_acd03516902501cd1c7296a98e22c6fcb}
\hypertarget{class_f_s_m16__control_a0f5ecc6613f63d07f7963a97b1b26095}{}\index{F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}!std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}}
\index{std\+\_\+logic\+\_\+arith@{std\+\_\+logic\+\_\+arith}!F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}}
\subsubsection[{std\+\_\+logic\+\_\+arith}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+arith}\hspace{0.3cm}{\ttfamily [Package]}}\label{class_f_s_m16__control_a0f5ecc6613f63d07f7963a97b1b26095}
\hypertarget{class_f_s_m16__control_a598da929e807d58939b47499e8bc9fa8}{}\index{F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}!std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}}
\index{std\+\_\+logic\+\_\+unsigned@{std\+\_\+logic\+\_\+unsigned}!F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}}
\subsubsection[{std\+\_\+logic\+\_\+unsigned}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+unsigned}\hspace{0.3cm}{\ttfamily [Package]}}\label{class_f_s_m16__control_a598da929e807d58939b47499e8bc9fa8}
\hypertarget{class_f_s_m16__control_abde88eb8893c125e351db55429f78887}{}\index{F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}!S\+T\+R@{S\+T\+R}}
\index{S\+T\+R@{S\+T\+R}!F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}}
\subsubsection[{S\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+R} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{class_f_s_m16__control_abde88eb8893c125e351db55429f78887}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
R\+S232\+Write\+\_\+16/\hyperlink{_f_s_m16__control_8vhd}{F\+S\+M16\+\_\+control.\+vhd}\end{DoxyCompactItemize}
