EESchema Schematic File Version 4
LIBS:synth-wavetable-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 7
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3600 3500 1350 1400
U 5DDBDEEA
F0 "Control" 50
F1 "control-mcu.sch" 50
F2 "UART_TX" O R 4950 4050 50 
F3 "UART_RX" I R 4950 4150 50 
F4 "osc1_tune" I L 3600 3550 50 
F5 "osc1_waveshape" I L 3600 3650 50 
F6 "osc2_tune" I L 3600 3750 50 
F7 "osc2_waveshape" I L 3600 3850 50 
F8 "attack" I L 3600 3950 50 
F9 "decay" I L 3600 4050 50 
F10 "sustain" I L 3600 4150 50 
F11 "release" I L 3600 4250 50 
F12 "lfo_rate" I L 3600 4350 50 
F13 "lfo_depth" I L 3600 4450 50 
F14 "global_lfo_rate" I L 3600 4550 50 
F15 "global_lfo_depth" I L 3600 4650 50 
$EndSheet
$Sheet
S 5150 3500 1350 1400
U 5DDC7BB6
F0 "Audio Engine" 50
F1 "audio-engine.sch" 50
F2 "PDN" B R 6500 3700 50 
F3 "I2S_BCLK" B R 6500 3800 50 
F4 "I2S_SDA" B R 6500 3900 50 
F5 "I2S_LRCLK" B R 6500 4000 50 
F6 "I2S_WCLK" B R 6500 4100 50 
F7 "CSN" B R 6500 4200 50 
F8 "I2C_SCL" B R 6500 4300 50 
F9 "I2C_SDA" B R 6500 4400 50 
F10 "DIF0" B R 6500 4500 50 
F11 "DIF1" B R 6500 4600 50 
F12 "DIF2" B R 6500 4700 50 
F13 "MCLK" B R 6500 3600 50 
F14 "CAD1" B R 6500 4800 50 
F15 "UART_TX" O L 5150 4150 50 
F16 "UART_RX" I L 5150 4050 50 
$EndSheet
$Sheet
S 8300 3500 1350 1400
U 5DDC7E61
F0 "Filter" 50
F1 "filter.sch" 50
F2 "AOUT_L" I L 8300 4050 50 
F3 "AOUT_R" I L 8300 4150 50 
$EndSheet
$Sheet
S 900  900  1200 850 
U 5DDC7F6C
F0 "Power" 50
F1 "power.sch" 50
$EndSheet
$Sheet
S 6700 3500 1350 1400
U 5DD9C8DD
F0 "DAC" 50
F1 "dac.sch" 50
F2 "MCLK" B L 6700 3600 50 
F3 "PDN" B L 6700 3700 50 
F4 "I2S_BCLK" B L 6700 3800 50 
F5 "I2S_SDA" B L 6700 3900 50 
F6 "I2S_LRCLK" B L 6700 4000 50 
F7 "I2S_WCLK" B L 6700 4100 50 
F8 "CSN" B L 6700 4200 50 
F9 "I2C_SCL" B L 6700 4300 50 
F10 "I2C_SDA" B L 6700 4400 50 
F11 "DIF0" B L 6700 4500 50 
F12 "DIF1" B L 6700 4600 50 
F13 "DIF2" B L 6700 4700 50 
F14 "CAD1" B L 6700 4800 50 
F15 "AOUT_L" O R 8050 4050 50 
F16 "AOUT_R" O R 8050 4150 50 
$EndSheet
Wire Wire Line
	6500 3600 6700 3600
Wire Wire Line
	6700 3700 6500 3700
Wire Wire Line
	6500 3800 6700 3800
Wire Wire Line
	6700 3900 6500 3900
Wire Wire Line
	6500 4000 6700 4000
Wire Wire Line
	6700 4100 6500 4100
Wire Wire Line
	6500 4200 6700 4200
Wire Wire Line
	6700 4300 6500 4300
Wire Wire Line
	6500 4400 6700 4400
Wire Wire Line
	6700 4500 6500 4500
Wire Wire Line
	6500 4600 6700 4600
Wire Wire Line
	6700 4700 6500 4700
Wire Wire Line
	6500 4800 6700 4800
Wire Wire Line
	8050 4050 8300 4050
Wire Wire Line
	8050 4150 8300 4150
Wire Wire Line
	4950 4150 5150 4150
Wire Wire Line
	5150 4050 4950 4050
$Sheet
S 1950 3500 1350 1400
U 5DDCA8E8
F0 "Connectors" 50
F1 "connectors.sch" 50
F2 "osc1_tune" O R 3300 3550 50 
F3 "osc1_waveshape" O R 3300 3650 50 
F4 "osc2_tune" O R 3300 3750 50 
F5 "osc2_waveshape" O R 3300 3850 50 
F6 "attack" O R 3300 3950 50 
F7 "decay" O R 3300 4050 50 
F8 "sustain" O R 3300 4150 50 
F9 "release" O R 3300 4250 50 
F10 "lfo_rate" O R 3300 4350 50 
F11 "lfo_depth" O R 3300 4450 50 
F12 "global_lfo_rate" O R 3300 4550 50 
F13 "global_lfo_depth" O R 3300 4650 50 
$EndSheet
Wire Wire Line
	3300 3550 3600 3550
Wire Wire Line
	3300 3650 3600 3650
Wire Wire Line
	3300 3750 3600 3750
Wire Wire Line
	3300 3850 3600 3850
Wire Wire Line
	3300 3950 3600 3950
Wire Wire Line
	3300 4050 3600 4050
Wire Wire Line
	3300 4150 3600 4150
Wire Wire Line
	3300 4250 3600 4250
Wire Wire Line
	3300 4350 3600 4350
Wire Wire Line
	3300 4450 3600 4450
Wire Wire Line
	3300 4550 3600 4550
Wire Wire Line
	3300 4650 3600 4650
$EndSCHEMATC
