/** ==================================================================
 *  @file   hdmi_ip_core_system_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   HDMI_IP_CORE_SYSTEM
 *
 *  @Filename:    hdmi_ip_core_system_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __HDMI_IP_CORE_SYSTEM_CRED_H
#define __HDMI_IP_CORE_SYSTEM_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance DSS_SS_FROM_L4_PER__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM of component HDMI_IP_CORE_SYSTEM mapped in MONICA at address 0x48046400
     * Instance DSS_SS_FROM_L3__HDMI__HDMI_IP__HDMI_IP_CORE_SYSTEM of component HDMI_IP_CORE_SYSTEM mapped in MONICA at address 0x58006400
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component HDMI_IP_CORE_SYSTEM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__BKSV
 *
 * @BRIEF        HDCP BKSV Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__BKSV                          0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__BKSV__ELSIZE
 *
 * @BRIEF        BKSV register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__BKSV__ELSIZE                  0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__BKSV__NELEMS
 *
 * @BRIEF        BKSV register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__BKSV__NELEMS                  5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__AN
 *
 * @BRIEF        HDCP AN Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__AN                            0x54ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__AN__ELSIZE
 *
 * @BRIEF        AN register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__AN__ELSIZE                    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__AN__NELEMS
 *
 * @BRIEF        AN register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__AN__NELEMS                    8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__AKSV
 *
 * @BRIEF        HDCP AKSV Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__AKSV                          0x74ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__AKSV__ELSIZE
 *
 * @BRIEF        AKSV register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__AKSV__ELSIZE                  0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__AKSV__NELEMS
 *
 * @BRIEF        AKSV register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__AKSV__NELEMS                  5

    /* 
     *  List of bundle arrays for component HDMI_IP_CORE_SYSTEM
     *
     */

    /* 
     *  List of bundles for component HDMI_IP_CORE_SYSTEM
     *
     */

    /* 
     * List of registers for component HDMI_IP_CORE_SYSTEM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VND_IDL
 *
 * @BRIEF        Vendor ID Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VND_IDL                       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VND_IDH
 *
 * @BRIEF        Vendor ID Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VND_IDH                       0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DEV_IDL
 *
 * @BRIEF        Device ID Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DEV_IDL                       0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DEV_IDH
 *
 * @BRIEF        Device ID Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DEV_IDH                       0xCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DEV_REV
 *
 * @BRIEF        Device Revision Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DEV_REV                       0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SRST
 *
 * @BRIEF        Software Reset Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SRST                          0x14ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RSVD1
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RSVD1                         0x18ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RSVD2
 *
 * @BRIEF        Register description is not available
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RSVD2                         0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL1
 *
 * @BRIEF        System Control Register 1 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1                     0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_STAT
 *
 * @BRIEF        System Status Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_STAT                      0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL3
 *
 * @BRIEF        Legacy Registers  
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL3                     0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL4
 *
 * @BRIEF        System Control Register 4 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL4                     0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DCTL
 *
 * @BRIEF        Data Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DCTL                          0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HDCP_CTRL
 *
 * @BRIEF        HDCP Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HDCP_CTRL                     0x3Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI1
 *
 * @BRIEF        HDCP Ri Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI1                           0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI2
 *
 * @BRIEF        HDCP Ri Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI2                           0x8Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_128_COMP
 *
 * @BRIEF        HDCP Ri 128 Compare Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_128_COMP                   0x90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__I_CNT
 *
 * @BRIEF        HDCP I Counter Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__I_CNT                         0x94ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_STAT
 *
 * @BRIEF        Ri Status Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_STAT                       0x98ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_CMD
 *
 * @BRIEF        Ri Command Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_CMD                        0x9Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_START
 *
 * @BRIEF        Ri Line Start Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_START                      0xA0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_RX_L
 *
 * @BRIEF        Ri From RX Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_RX_L                       0xA4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_RX_H
 *
 * @BRIEF        Ri From RX Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_RX_H                       0xA8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_DEBUG
 *
 * @BRIEF        Ri Debug Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_DEBUG                      0xACul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_DLY
 *
 * @BRIEF        Video DE Delay Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_DLY                        0xC8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_CTRL
 *
 * @BRIEF        Video DE Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_CTRL                       0xCCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_TOP
 *
 * @BRIEF        Video DE Top Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_TOP                        0xD0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_CNTL
 *
 * @BRIEF        Video DE Count Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_CNTL                       0xD8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_CNTH
 *
 * @BRIEF        Video DE Count Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_CNTH                       0xDCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_LINL
 *
 * @BRIEF        Video DE Line Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_LINL                       0xE0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_LINH__1
 *
 * @BRIEF        Video DE Line Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_LINH__1                    0xE4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HRES_L
 *
 * @BRIEF        Video H Resolution Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HRES_L                        0xE8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HRES_H
 *
 * @BRIEF        Video H Resolution Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HRES_H                        0xECul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VRES_L
 *
 * @BRIEF        Video V Refresh Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VRES_L                        0xF0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VRES_H
 *
 * @BRIEF        Video V Refresh Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VRES_H                        0xF4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__IADJUST
 *
 * @BRIEF        Video Interlace Adjustment Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__IADJUST                       0xF8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__POL_DETECT
 *
 * @BRIEF        Video SYNC Polarity Detection Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__POL_DETECT                    0xFCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HBIT_2HSYNC1
 *
 * @BRIEF        Video Hbit to HSYNC Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HBIT_2HSYNC1                  0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HBIT_2HSYNC2
 *
 * @BRIEF        Video Hbit to HSYNC Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HBIT_2HSYNC2                  0x104ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__FLD2_HS_OFSTL
 *
 * @BRIEF        Video Field2 HSYNC Offset Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__FLD2_HS_OFSTL                 0x108ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__FLD2_HS_OFSTH
 *
 * @BRIEF        Video Field2 HSYNC Offset Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__FLD2_HS_OFSTH                 0x10Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HWIDTH1
 *
 * @BRIEF        Video HSYNC Length Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HWIDTH1                       0x110ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HWIDTH2
 *
 * @BRIEF        Video HSYNC Length Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HWIDTH2                       0x114ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VBIT_TO_VSYNC
 *
 * @BRIEF        Video Vbit to VSYNC Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VBIT_TO_VSYNC                 0x118ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VWIDTH
 *
 * @BRIEF        Video VSYNC Length Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VWIDTH                        0x11Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_CTRL
 *
 * @BRIEF        Video Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_CTRL                      0x120ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN
 *
 * @BRIEF        Video Action Enable Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN                      0x124ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_MODE
 *
 * @BRIEF        Video Mode1 Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_MODE                      0x128ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_BLANK1
 *
 * @BRIEF        Video Blanking Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_BLANK1                    0x12Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_BLANK2
 *
 * @BRIEF        Video Blanking Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_BLANK2                    0x130ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_BLANK3
 *
 * @BRIEF        Video Blanking Registers 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_BLANK3                    0x134ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DC_HEADER
 *
 * @BRIEF        Deep Color Header Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DC_HEADER                     0x138ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER
 *
 * @BRIEF        Video Mode2 Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER                    0x13Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT
 *
 * @BRIEF        RGB_2_xvYCC control Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT                  0x140ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__R2Y_COEFF_LOW
 *
 * @BRIEF        RGB_2_xvYCC Conversion R_2_Y Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__R2Y_COEFF_LOW                 0x144ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__R2Y_COEFF_UP
 *
 * @BRIEF        RGB_2_xvYCC Conversion R_2_Y Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__R2Y_COEFF_UP                  0x148ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__G2Y_COEFF_LOW
 *
 * @BRIEF        RGB_2_xvYCC Conversion G_2_Y Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__G2Y_COEFF_LOW                 0x14Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__G2Y_COEFF_UP
 *
 * @BRIEF        RGB_2_xvYCC Conversion G_2_Y Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__G2Y_COEFF_UP                  0x150ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__B2Y_COEFF_LOW
 *
 * @BRIEF        RGB_2_xvYCC Conversion B_2_Y Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__B2Y_COEFF_LOW                 0x154ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__B2Y_COEFF_UP
 *
 * @BRIEF        RGB_2_xvYCC Conversion B_2_Y Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__B2Y_COEFF_UP                  0x158ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__R2CB_COEFF_LOW
 *
 * @BRIEF        RGB_2_xvYCC Conversion R_2_Cb Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__R2CB_COEFF_LOW                0x15Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__R2CB_COEFF_UP
 *
 * @BRIEF        RGB_2_xvYCC Conversion R_2_Cb Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__R2CB_COEFF_UP                 0x160ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__G2CB_COEFF_LOW
 *
 * @BRIEF        RGB_2_xvYCC Conversion G_2_Cb Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__G2CB_COEFF_LOW                0x164ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__G2CB_COEFF_UP
 *
 * @BRIEF        RGB_2_xvYCC Conversion G_2_Cb Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__G2CB_COEFF_UP                 0x168ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__B2CB_COEFF_LOW
 *
 * @BRIEF        RGB_2_xvYCC Conversion B_2_Cb Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__B2CB_COEFF_LOW                0x16Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__B2CB_COEFF_UP
 *
 * @BRIEF        RGB_2_xvYCC Conversion B_2_Cb Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__B2CB_COEFF_UP                 0x170ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__R2CR_COEFF_LOW
 *
 * @BRIEF        RGB_2_xvYCC Conversion R_2_Cr Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__R2CR_COEFF_LOW                0x174ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__R2CR_COEFF_UP
 *
 * @BRIEF        RGB_2_xvYCC Conversion R_2_Cr Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__R2CR_COEFF_UP                 0x178ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__G2CR_COEFF_LOW
 *
 * @BRIEF        RGB_2_xvYCC Conversion G_2_Cr Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__G2CR_COEFF_LOW                0x17Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__G2CR_COEFF_UP
 *
 * @BRIEF        RGB_2_xvYCC Conversion G_2_Cr Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__G2CR_COEFF_UP                 0x180ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__B2CR_COEFF_LOW
 *
 * @BRIEF        RGB_2_xvYCC Conversion B_2_Cr Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__B2CR_COEFF_LOW                0x184ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__B2CR_COEFF_UP
 *
 * @BRIEF        RGB_2_xvYCC Conversion B_2_Cr Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__B2CR_COEFF_UP                 0x188ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RGB_OFFSET_LOW
 *
 * @BRIEF        RGB_2_xvYCC RGB Input Offset Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RGB_OFFSET_LOW                0x18Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RGB_OFFSET_UP
 *
 * @BRIEF        RGB_2_xvYCC RGB Input Offset Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RGB_OFFSET_UP                 0x190ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__Y_OFFSET_LOW
 *
 * @BRIEF        RGB_2_xvYCC Conversion Y Output Offset Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__Y_OFFSET_LOW                  0x194ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__Y_OFFSET_UP
 *
 * @BRIEF        RGB_2_xvYCC Conversion Y Output Offset Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__Y_OFFSET_UP                   0x198ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CBCR_OFFSET_LOW
 *
 * @BRIEF        RGB_2_xvYCC Conversion CbCr Output Offset Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CBCR_OFFSET_LOW               0x19Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CBCR_OFFSET_UP
 *
 * @BRIEF        RGB_2_xvYCC Conversion CbCr Output Offset Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CBCR_OFFSET_UP                0x1A0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR_STATE
 *
 * @BRIEF        Interrupt State Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR_STATE                    0x1C0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR1
 *
 * @BRIEF        Interrupt Source Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR1                         0x1C4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR2
 *
 * @BRIEF        Interrupt Source Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR2                         0x1C8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR3
 *
 * @BRIEF        Interrupt Source Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR3                         0x1CCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR4
 *
 * @BRIEF        Interrupt Source Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR4                         0x1D0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK1
 *
 * @BRIEF        Interrupt Unmask Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1                   0x1D4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK2
 *
 * @BRIEF        Interrupt Unmask Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2                   0x1D8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK3
 *
 * @BRIEF        Interrupt Unmask Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3                   0x1DCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK4
 *
 * @BRIEF        Interrupt Unmask Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK4                   0x1E0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_CTRL
 *
 * @BRIEF        Interrupt Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_CTRL                      0x1E4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__TMDS_CCTRL
 *
 * @BRIEF        TMDS C Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__TMDS_CCTRL                    0x200ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__TMDS_CTRL
 *
 * @BRIEF        TMDS Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL                     0x208ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__TMDS_CTRL2
 *
 * @BRIEF        TMDS Control Register 2   
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL2                    0x20Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__TMDS_CTRL3
 *
 * @BRIEF        TMDS Control Register 3   
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL3                    0x210ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__TMDS_CTRL4
 *
 * @BRIEF        TMDS Control Register 4   
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL4                    0x214ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL
 *
 * @BRIEF        xvYCC_2_RGB Control Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL                 0x240ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__Y2R_COEFF_LOW
 *
 * @BRIEF        xvYCC_2_RGB Conversion Y_2_R Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__Y2R_COEFF_LOW                 0x244ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__Y2R_COEFF_UP
 *
 * @BRIEF        xvYCC_2_RGB Conversion Y_2_R Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__Y2R_COEFF_UP                  0x248ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CR2R_COEFF_LOW
 *
 * @BRIEF        xvYCC_2_RGB Conversion Cr_2_R Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CR2R_COEFF_LOW                0x24Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CR2R_COEFF_UP
 *
 * @BRIEF        xvYCC_2_RGB Conversion Cr_2_R Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CR2R_COEFF_UP                 0x250ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CB2B_COEFF_LOW
 *
 * @BRIEF        xvYCC_2_RGB Conversion Cb_2_B Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CB2B_COEFF_LOW                0x254ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CB2B_COEFF_UP
 *
 * @BRIEF        xvYCC_2_RGB Conversion Cb_2_B Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CB2B_COEFF_UP                 0x258ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CR2G_COEFF_LOW
 *
 * @BRIEF        xvYCC_2_RGB Conversion Cr_2_G Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CR2G_COEFF_LOW                0x25Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CR2G_COEFF_UP
 *
 * @BRIEF        xvYCC_2_RGB Conversion Cr_2_G Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CR2G_COEFF_UP                 0x260ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CB2G_COEFF_LOW
 *
 * @BRIEF        xvYCC_2_RGB Conversion Cb_2_G Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CB2G_COEFF_LOW                0x264ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CB2G_COEFF_UP
 *
 * @BRIEF        xvYCC_2_RGB Conversion Cb_2_G Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CB2G_COEFF_UP                 0x268ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__YOFFSET1_LOW
 *
 * @BRIEF        xvYCC_2_RGB Conversion Y Offset Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__YOFFSET1_LOW                  0x26Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__YOFFSET1_UP
 *
 * @BRIEF        xvYCC_2_RGB Conversion Y Offset Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__YOFFSET1_UP                   0x270ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__OFFSET1_LOW
 *
 * @BRIEF        xvYCC_2_RGB Conversion Offset1 Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__OFFSET1_LOW                   0x274ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__OFFSET1_MID
 *
 * @BRIEF        xvYCC_2_RGB Conversion Offset1 Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__OFFSET1_MID                   0x278ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__OFFSET1_UP
 *
 * @BRIEF        xvYCC_2_RGB Conversion Offset1 Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__OFFSET1_UP                    0x27Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__OFFSET2_LOW
 *
 * @BRIEF        xvYCC_2_RGB Conversion Offset2 Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__OFFSET2_LOW                   0x280ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__OFFSET2_UP
 *
 * @BRIEF        xvYCC_2_RGB Conversion Offset2 Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__OFFSET2_UP                    0x284ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DCLEVEL_LOW
 *
 * @BRIEF        xvYCC_2_RGB Conversion DC Level Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DCLEVEL_LOW                   0x288ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DC_LEVEL_UP
 *
 * @BRIEF        xvYCC_2_RGB Conversion DC Level Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DC_LEVEL_UP                   0x28Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SHA_CTRL
 *
 * @BRIEF        HDCP Repeater Authentication Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SHA_CTRL                      0x330ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_MAN
 *
 * @BRIEF        DDC I2C Manual Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_MAN                       0x3B0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_ADDR
 *
 * @BRIEF        DDC I2C Target Slave Address Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_ADDR                      0x3B4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_SEGM
 *
 * @BRIEF        DDC I2C Target Segment Address Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_SEGM                      0x3B8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_OFFSET
 *
 * @BRIEF        DDC I2C Target Offset Address Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_OFFSET                    0x3BCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_COUNT1
 *
 * @BRIEF        DDC I2C Data Count Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_COUNT1                    0x3C0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_COUNT2
 *
 * @BRIEF        DDC I2C Data Count Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_COUNT2                    0x3C4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_STATUS
 *
 * @BRIEF        DDC I2C Status Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_STATUS                    0x3C8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_CMD
 *
 * @BRIEF        DDC I2C Command Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_CMD                       0x3CCul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_DATA
 *
 * @BRIEF        DDC I2C Data Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_DATA                      0x3D0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_FIFOCNT
 *
 * @BRIEF        DDC I2C FIFO Count Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_FIFOCNT                   0x3D4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__EPST
 *
 * @BRIEF        ROM Status Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__EPST                          0x3E4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__EPCM
 *
 * @BRIEF        ROM Command Register 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__EPCM                          0x3E8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__REG_BANK0__1
 *
 * @BRIEF        Register page selection 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__REG_BANK0__1                  0x3FCul

    /* 
     * List of register bitfields for component HDMI_IP_CORE_SYSTEM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VND_IDL__VND_ID   
 *
 * @BRIEF        Provides unique vendor identification through I2C. Vendor ID 
 *               Low Byte - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VND_IDL__VND_ID          BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__VND_IDL__VND_ID__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VND_IDH__VND_ID   
 *
 * @BRIEF        Provides unique vendor identification through I2C. Vendor ID 
 *               High Byte - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VND_IDH__VND_ID          BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__VND_IDH__VND_ID__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DEV_IDL__DEV_ID   
 *
 * @BRIEF        Provides unique device type identification through I2C. 
 *               Device ID Low Byte;  - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DEV_IDL__DEV_ID          BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__DEV_IDL__DEV_ID__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DEV_IDH__DEV_ID   
 *
 * @BRIEF        Provides unique device type identification through I2C. 
 *               Device ID High Byte - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DEV_IDH__DEV_ID          BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__DEV_IDH__DEV_ID__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DEV_REV__DEV_REV   
 *
 * @BRIEF        Allows distinction between revisions of same device. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DEV_REV__DEV_REV         BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__DEV_REV__DEV_REV__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SRST__FIFORST   
 *
 * @BRIEF        Audio FIFO reset: 
 *               0 = Normal operation, 
 *               1 = Reset (flush) audio FIFO, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SRST__FIFORST            BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__SRST__FIFORST__POS       1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SRST__SWRST   
 *
 * @BRIEF        Software reset: 
 *               0 = Normal Operation, 
 *               1 = Reset all sections; including audio FIFO; but not 
 *               writable registers or HDCP - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SRST__SWRST              BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__SRST__SWRST__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RSVD1__RSVD0   
 *
 * @BRIEF        Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RSVD1__RSVD0             BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__RSVD1__RSVD0__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RSVD2__RSVD0   
 *
 * @BRIEF        Reserved. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RSVD2__RSVD0             BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__RSVD2__RSVD0__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL1__VSYNC   
 *
 * @BRIEF        The current status of the VSYNC input pin. Refer to the 
 *               INTR2 register for an interrupt tied to VSYNC active edge. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__VSYNC         BITFIELD(6, 6)
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__VSYNC__POS    6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL1__VEN   
 *
 * @BRIEF        VSYNC enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__VEN           BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__VEN__POS      5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL1__HEN   
 *
 * @BRIEF        HSYNC enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__HEN           BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__HEN__POS      4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL1__BSEL   
 *
 * @BRIEF        Input Bus Select - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__BSEL          BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__BSEL__POS     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL1__EDGE   
 *
 * @BRIEF        Edge select - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__EDGE          BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__EDGE__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL1__PD   
 *
 * @BRIEF        Power down mode: 
 *               HIGH is normal operation. 
 *               When LOW; interrupts are in power-down mode. 
 *               Most other register values are not affected by assertion of 
 *               the PD bit. For exceptions; see page 128. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__PD            BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__PD__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_STAT__VLOW   
 *
 * @BRIEF        VREF mode. Always HIGH. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_STAT__VLOW           BITFIELD(7, 7)
#define HDMI_IP_CORE_SYSTEM__SYS_STAT__VLOW__POS      7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_STAT__RSEN   
 *
 * @BRIEF        Receiver Sense (works in DC-coupled systems only): 
 *               0 = No Receiver connected, 
 *               1 = Receiver is connected and powered on, 
 *               RSEN is active when the TMDS link is terminated; usually 
 *               into a powered-on TMDS Receiver chip.  An active RSEN 
 *               implies an active Hot Plug Detect; as the link must also be 
 *               physically connected. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_STAT__RSEN           BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__SYS_STAT__RSEN__POS      2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_STAT__HPD   
 *
 * @BRIEF        Hot Plug Detect: The state of the Hot Plug Detect pin can be 
 *               read here. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_STAT__HPD            BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__SYS_STAT__HPD__POS       1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_STAT__P_STABLE   
 *
 * @BRIEF        IDCK (io_pclkpin) to TMDS clock (v_ck2x) is stable and the 
 *               Transmitter can send reliable data on the TMDS link. A 
 *               change to the IDCK sets this bit LOW. After a subsequent LOW 
 *               to HIGH transition; indicating a stable input clock; a 
 *               software reset is recommended. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_STAT__P_STABLE       BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__SYS_STAT__P_STABLE__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL3__CTL   
 *
 * @BRIEF        The states of these control bits are transmitted across the 
 *               TMDS link during blanking times for DVI 1.0 mode only.  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL3__CTL           BITFIELD(2, 1)
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL3__CTL__POS      1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL4__PLLF   
 *
 * @BRIEF        Not used. Used only if 3rd Parth IP is getting integrated 
 *               with Digital IP. Not application for OMAP4/ATTILA. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL4__PLLF          BITFIELD(4, 1)
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL4__PLLF__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL4__PFEN   
 *
 * @BRIEF        Not used. Used only if 3rd Parth IP is getting integrated 
 *               with Digital IP. Not applicable for OMAP4/ATTILA. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL4__PFEN          BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL4__PFEN__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DCTL__VID_BLANK   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DCTL__VID_BLANK          BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__DCTL__VID_BLANK__POS     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DCTL__AUD_MUTE   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DCTL__AUD_MUTE           BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__DCTL__AUD_MUTE__POS      1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DCTL__HDCP_SEL   
 *
 * @BRIEF        This register gets the value of the pin io_hdcp_sel.  
 *               When connected to 1 b0; enables firmware to take the 
 *               decision whether to send unencrypted data or not. By 
 *               connecting to 1 b1; HDMI Tx will be able to send ONLY 
 *               encrypted data. , - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DCTL__HDCP_SEL           BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__DCTL__HDCP_SEL__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HDCP_CTRL__ENC_ON   
 *
 * @BRIEF        Encryption status: 
 *               1 = Encryption enabled and in progress, 
 *               0 = Encryption disabled or not in progress, - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HDCP_CTRL__ENC_ON        BITFIELD(6, 6)
#define HDMI_IP_CORE_SYSTEM__HDCP_CTRL__ENC_ON__POS   6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HDCP_CTRL__BKSV_ERR   
 *
 * @BRIEF        BKSV error:  
 *               0 = No error in BKSV format, 
 *               1 = Error in BKSV format , 
 *               To clear BKSV_ERR; the firmware must first set the TX_ANSTOP 
 *               bit; then perform an authentication twice with a valid BKSV 
 *               value. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HDCP_CTRL__BKSV_ERR      BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__HDCP_CTRL__BKSV_ERR__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HDCP_CTRL__RX_RPTR   
 *
 * @BRIEF        Repeater:  
 *               0 = Single HDMI Receiver.  , 
 *               1 = HDMI Receiver is a Repeater, 
 *               If the HDMI Receiver is in a Repeater; write this bit to 1 
 *               before beginning the authentication process. 
 *               Note: This bit is written when the Source device detects an 
 *               attached HDCP Repeater device. This is a necessary step in 
 *               the computation of shared values in the HDCP protocol. Refer 
 *               to the HDCP 1.0 Specification; Section 2.2. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HDCP_CTRL__RX_RPTR       BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__HDCP_CTRL__RX_RPTR__POS  4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HDCP_CTRL__TX_ANSTOP   
 *
 * @BRIEF        AN control: 
 *               When cleared; the cipher engine is allowed to free run and 
 *               the AN registers cycle through pseudo-random values. 
 *               When set; the cipher engines stops and the AN register may 
 *               be read and initialized in the HDCP-capable Receiver. 
 *               To clear this bit; toggle the RX_RPTR bit. This bit is also 
 *               cleared when the hardware is reset or BKSV_ERR is set. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HDCP_CTRL__TX_ANSTOP     BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__HDCP_CTRL__TX_ANSTOP__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HDCP_CTRL__CP_RESTN   
 *
 * @BRIEF        Content protection reset: 
 *               0 = Reset, 
 *               1 = Normal operation , - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HDCP_CTRL__CP_RESTN      BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__HDCP_CTRL__CP_RESTN__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HDCP_CTRL__RI_RDY   
 *
 * @BRIEF        Ri Ready:  
 *               1 = Ri first value is ready in the HDMI Transmitter. Cleared 
 *               by a hardware reset. 
 *               This bit is also cleared when the first byte of BKSV is 
 *               written into the HDMI Transmitter (performed at the 
 *               beginning of the next authentication process). - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HDCP_CTRL__RI_RDY        BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__HDCP_CTRL__RI_RDY__POS   1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HDCP_CTRL__ENC_EN   
 *
 * @BRIEF        0 = Encryption disabled 
 *               1 = Encryption enabled, 
 *               Note: See description of HDCP_SEL bit-field in DCTL 
 *               register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HDCP_CTRL__ENC_EN        BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__HDCP_CTRL__ENC_EN__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__BKSV__BKSV   
 *
 * @BRIEF        Write : Written with the HDCP Receiver Key Selection Vector 
 *               register value. Writing 5th BKSV byte triggers the 
 *               authentication logic in the HDMI Transmitter. Write this 
 *               byte last. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__BKSV__BKSV               BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__BKSV__BKSV__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__AN__AN   
 *
 * @BRIEF        AN value is an HDCP 64-Bit pseudo-random value. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__AN__AN                   BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__AN__AN__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__AKSV__AKSV   
 *
 * @BRIEF        HDCP-capable Transmitter s Key Selection Vector. 5th AKSV 
 *               Byte triggers the authentication logic in the Receiver. 
 *               Write this byte last. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__AKSV__AKSV               BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__AKSV__AKSV__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI1__RI   
 *
 * @BRIEF        Ri Register. The value of this register should be read and 
 *               compared with the HDMI Receiver s Ri  value. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI1__RI                  BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__RI1__RI__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI2__RI   
 *
 * @BRIEF        Ri Register. The value of this register should be read and 
 *               compared with the HDMI Receiver s Ri  value. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI2__RI                  BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__RI2__RI__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_128_COMP__RI_128_COMP   
 *
 * @BRIEF        Limit counter for Ri comparison. 
 *               ,When the frame counter (I_CNT) reaches the index set in 
 *               this register; an RI_128 interrupt is generated. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_128_COMP__RI_128_COMP BITFIELD(6, 0)
#define HDMI_IP_CORE_SYSTEM__RI_128_COMP__RI_128_COMP__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__I_CNT__I_CNT   
 *
 * @BRIEF        Current value of I counter. This register counts frames from 
 *               0 to 127; then rolls over to zero. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__I_CNT__I_CNT             BITFIELD(6, 0)
#define HDMI_IP_CORE_SYSTEM__I_CNT__I_CNT__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_STAT__RI_STARTED   
 *
 * @BRIEF        Ri check started status. 
 *               This signal is used for handshaking between the firmware and 
 *               the hardware. After the Ri check is enabled; the hardware 
 *               waits for the DDC master to finish the current transaction 
 *               before taking control. After this bit is set; the firmware 
 *               loses the ability to use the DDC Master; unless it disables 
 *               Ri Check and this bit resets to 0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_STAT__RI_STARTED      BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__RI_STAT__RI_STARTED__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_CMD__STR_1STST_EN   
 *
 * @BRIEF        Not used - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_CMD__STR_1STST_EN     BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__RI_CMD__STR_1STST_EN__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_CMD__BCAP_EN   
 *
 * @BRIEF        Enable polling of the BCAP_DONE bit (in the register INTR2). 
 *               Note: To poll the BCAP_DONE bit; the ENC_EN (in HDPC_CTRL 
 *               register) bit and the Ri_EN (in RI_CMD register) bit must be 
 *               enabled on the HDMI Transmitter. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_CMD__BCAP_EN          BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__RI_CMD__BCAP_EN__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_CMD__RI_EN   
 *
 * @BRIEF        Enable Ri check. Check bit RI_STARTED of the Ri_STAT 
 *               register  for firmware and hardware DDC control handshaking. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_CMD__RI_EN            BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__RI_CMD__RI_EN__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_START__RI_LINE_START   
 *
 * @BRIEF        Indicates at what line within frame 127 or 0 to start the Ri 
 *               Check.  
 *               Note: The value for this register bit represents the power 
 *               of 2; 2 LSB is 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_START__RI_LINE_START  BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__RI_START__RI_LINE_START__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_RX_L__RI_RX   
 *
 * @BRIEF        This value represents the HDMI Receiver s Ri value if any of 
 *               the Ri Check errors occurred.Ri_RX[15:8] and Ri_RX[7:0] - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_RX_L__RI_RX           BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__RI_RX_L__RI_RX__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_RX_H__RI_RX   
 *
 * @BRIEF        This value represents the HDMI Receiver s Ri value if any of 
 *               the Ri Check errors occurred.Ri_RX[15:8] and Ri_RX[7:0] - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_RX_H__RI_RX           BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__RI_RX_H__RI_RX__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_DEBUG__RI_DBG_TRASH   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_DEBUG__RI_DBG_TRASH   BITFIELD(7, 7)
#define HDMI_IP_CORE_SYSTEM__RI_DEBUG__RI_DBG_TRASH__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_DEBUG__RI_DBG_HOLD   
 *
 * @BRIEF        Bitfield description is not available - (RW)
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_DEBUG__RI_DBG_HOLD    BITFIELD(6, 6)
#define HDMI_IP_CORE_SYSTEM__RI_DEBUG__RI_DBG_HOLD__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_DLY__DE_DLY   
 *
 * @BRIEF        Width of the area to the left of the active display.  The 
 *               unit of measure is pixels. This register should be set to 
 *               the sum of (HSYNC width) + (horizontal back porch) + 
 *               (horizontal left border); and is used only for DE 
 *               generation. DE_DLY[7:0] 
 *               The bit-field defines DE_DLY[7:0]. The value DE_DLY[11:8] is 
 *               defined in DE_CTRL register. 
 *               The valid range is 1-4095.  0 is invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_DLY__DE_DLY           BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__DE_DLY__DE_DLY__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_CTRL__DE_GEN   
 *
 * @BRIEF        Generate DE signal - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_CTRL__DE_GEN          BITFIELD(6, 6)
#define HDMI_IP_CORE_SYSTEM__DE_CTRL__DE_GEN__POS     6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_CTRL__VS_POL   
 *
 * @BRIEF        VSYNC polarity: 
 *               0 = Positive polarity (leading edge rises). 
 *               1 = Negative polarity (leading edge falls). , 
 *               Set this bit to the input VSYNC polarity for the source that 
 *               provides VSYNC. For embedded syncs; set this bit to the 
 *               desired VSYNC polarity that is generated from the embedded 
 *               sync codes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_CTRL__VS_POL          BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__DE_CTRL__VS_POL__POS     5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_CTRL__HS_POL   
 *
 * @BRIEF        HSYNC polarity: 
 *               0 = Positive polarity (leading edge rises). 
 *               1 = Negative polarity (leading edge falls). , 
 *               Set this bit to the input HSYNC polarity for the source that 
 *               provides HSYNC. For embedded syncs; set this bit to the 
 *               desired HSYNC polarity that is generated from the embedded 
 *               sync codes. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_CTRL__HS_POL          BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__DE_CTRL__HS_POL__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_CTRL__DE_DLY   
 *
 * @BRIEF        The bit-field defines DE_DLY[11:8]. The value DE_DLY[7:0] is 
 *               defined in DE_DLY register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_CTRL__DE_DLY          BITFIELD(3, 0)
#define HDMI_IP_CORE_SYSTEM__DE_CTRL__DE_DLY__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_TOP__DE_TOP   
 *
 * @BRIEF        Defines the height of the area above the active display. The 
 *               unit of measure is lines (HSYNC pulses). This register 
 *               should be set to the sum of (VSYNC width) + (vertical back 
 *               porch) + (vertical top border).  
 *               The valid range is 1-127. 0 is invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_TOP__DE_TOP           BITFIELD(6, 0)
#define HDMI_IP_CORE_SYSTEM__DE_TOP__DE_TOP__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_CNTL__DE_CNT   
 *
 * @BRIEF        Defines the width of the active display. The unit of measure 
 *               is pixels. This register should be set to the desired 
 *               horizontal resolution. The valid range is 1-4095. 0 is 
 *               invalid. 
 *               The bit-field defines DE_CNT[7:0]. The value DE_CNT[11:8] is 
 *               defined in DE_CNTH register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_CNTL__DE_CNT          BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__DE_CNTL__DE_CNT__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_CNTH__DE_CNT   
 *
 * @BRIEF        Defines the width of the active display. The unit of measure 
 *               is pixels. This register should be set to the desired 
 *               horizontal resolution. The valid range is 1-4095. 0 is 
 *               invalid. 
 *               The bit-field defines DE_CNT[11:8]. The value DE_CNT[7:0] is 
 *               defined in DE_CNTL register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_CNTH__DE_CNT          BITFIELD(3, 0)
#define HDMI_IP_CORE_SYSTEM__DE_CNTH__DE_CNT__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_LINL__DE_LIN   
 *
 * @BRIEF        Defines the height of the active display. The unit of 
 *               measure is lines (HSYNC pulses). Set this register to the 
 *               desired vertical resolution. For interlaced modes; set this 
 *               register to the number of lines per field; which is half the 
 *               overall vertical resolution. The valid range is 1-2047. 0 is 
 *               invalid. 
 *               The bit-field defines DE_LIN[7:0]. The value DE_LIN[10:8] is 
 *               defined in DE_LINH register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_LINL__DE_LIN          BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__DE_LINL__DE_LIN__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_LINH__1__DE_LIN   
 *
 * @BRIEF        Defines the height of the active display. The unit of 
 *               measure is lines (HSYNC pulses). Set this register to the 
 *               desired vertical resolution. For interlaced modes; set this 
 *               register to the number of lines per field; which is half the 
 *               overall vertical resolution. The valid range is 1-2047. 0 is 
 *               invalid. 
 *               The bit-field defines DE_LIN[10:8]. The value DE_LIN[7:0] is 
 *               defined in DE_LINL register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_LINH__1__DE_LIN       BITFIELD(2, 0)
#define HDMI_IP_CORE_SYSTEM__DE_LINH__1__DE_LIN__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HRES_L__H_RES   
 *
 * @BRIEF        Measures the time between two HSYNC active edges. The unit 
 *               of measure is pixels. 
 *               The bit-field defines H_RES[7:0]. The value H_RES[12:8] is 
 *               defined in H_RESH register. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HRES_L__H_RES            BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__HRES_L__H_RES__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HRES_H__H_RES   
 *
 * @BRIEF        Measures the time between two HSYNC active edges. The unit 
 *               of measure is pixels. 
 *               The bit-field defines H_RES[12:8]. The value H_RES[7:0] is 
 *               defined in H_RESL register. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HRES_H__H_RES            BITFIELD(4, 0)
#define HDMI_IP_CORE_SYSTEM__HRES_H__H_RES__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VRES_L__V_RES   
 *
 * @BRIEF        Measures the time between two VSYNC active edges. The unit 
 *               of measure is lines. 
 *               The bit-field defines VRES[7:0]. The value VRES[10:8] is 
 *               defined in VRES_H register. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VRES_L__V_RES            BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__VRES_L__V_RES__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VRES_H__V_RES   
 *
 * @BRIEF        Measures the time between two VSYNC active edges. The unit 
 *               of measure is lines. 
 *               The bit-field defines VRES[10:8]. The value VRES[7:0] is 
 *               defined in VRES_L register. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VRES_H__V_RES            BITFIELD(2, 0)
#define HDMI_IP_CORE_SYSTEM__VRES_H__V_RES__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__IADJUST__DE_ADJ   
 *
 * @BRIEF        0 = Enable VSYNC 
 *               1 = Disable VSYNC, 
 *               Setting this bit HIGH disables VSYNC adjustments and sets 
 *               the DE generator to be more compatible with the existing 
 *               Transmitters. Clearing this bit enables detection circuits 
 *               to locate the position of VSYNC relative to HSYNC and only 
 *               include HSYNC edges that are greater than 3/4 lines from 
 *               VSYNC in the line count for DE_TOP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__IADJUST__DE_ADJ          BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__IADJUST__DE_ADJ__POS     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__IADJUST__F2VADJ   
 *
 * @BRIEF        If this bit is set; the VBIT_TO_VSYNC value (in register 
 *               VBIT_TO_VSYNC) is adjusted during field 2 of an interlace 
 *               frame according to the setting of the F2VOFST bit.  
 *               This bit defaults to 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__IADJUST__F2VADJ          BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__IADJUST__F2VADJ__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__IADJUST__F2VOFST   
 *
 * @BRIEF        0 = If F2VADJ and this bit is cleared; VBIT_TO_VSYNC (in 
 *               register VBIT_TO_VSYNC) is decremented by one during field 2 
 *               of an interlace frame 
 *               1 = If F2VADJ and this bit is set; VBIT_TO_VSYNC is 
 *               incremented by one during field 2 of an interlace frame, - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__IADJUST__F2VOFST         BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__IADJUST__F2VOFST__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__POL_DETECT__I_DET   
 *
 * @BRIEF        Interlace detect. 
 *               This bit is set by checking for a varying VSYNC timing 
 *               characteristic of interlaced modes. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__POL_DETECT__I_DET        BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__POL_DETECT__I_DET__POS   2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__POL_DETECT__VPOL_DET   
 *
 * @BRIEF        Detected input VSYNC polarity; using internal circuit. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__POL_DETECT__VPOL_DET     BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__POL_DETECT__VPOL_DET__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__POL_DETECT__HPOL_DET   
 *
 * @BRIEF        Detected input HSYNC polarity; using internal circuit. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__POL_DETECT__HPOL_DET     BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__POL_DETECT__HPOL_DET__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HBIT_2HSYNC1__HBIT_TO_HSYNC   
 *
 * @BRIEF        Creates HSYNC pulses. Set this register to the delay from 
 *               the detection of an EAV sequence (H bit change from 1 to 0) 
 *               to the active edge of HSYNC. The unit of measure is pixels. 
 *               HBIT_TO_HSYNC[9:0] - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HBIT_2HSYNC1__HBIT_TO_HSYNC BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__HBIT_2HSYNC1__HBIT_TO_HSYNC__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HBIT_2HSYNC2__HBIT_TO_HSYNC   
 *
 * @BRIEF        Creates HSYNC pulses. Set this register to the delay from 
 *               the detection of an EAV sequence (H bit change from 1 to 0) 
 *               to the active edge of HSYNC. The unit of measure is pixels. 
 *               HBIT_TO_HSYNC[9:0] 
 *               The valid range is 1-1023.  0 is invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HBIT_2HSYNC2__HBIT_TO_HSYNC BITFIELD(1, 0)
#define HDMI_IP_CORE_SYSTEM__HBIT_2HSYNC2__HBIT_TO_HSYNC__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__FLD2_HS_OFSTL__FIELD2_OFST   
 *
 * @BRIEF        Determines VSYNC pixel offset for the odd field of an 
 *               interlaced source. Set this to half the number of 
 *               pixels/line.  The valid range is 1-4095.  0 is invalid. 
 *               FIELD2_OFST[11:0]  
 *               The bit-field defines FIELD2_OFST[7:0]. The value 
 *               FIELD2_OFST[11:8] is defined in FLD2_HS_OFSTH register. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__FLD2_HS_OFSTL__FIELD2_OFST BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__FLD2_HS_OFSTL__FIELD2_OFST__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__FLD2_HS_OFSTH__FIELD2_OFST   
 *
 * @BRIEF        Determines VSYNC pixel offset for the odd field of an 
 *               interlaced source. Set this to half the number of 
 *               pixels/line.  The valid range is 1-4095.  0 is invalid. 
 *               FIELD2_OFST[11:0]  
 *               The bit-field defines FIELD2_OFST[11:8]. The value 
 *               FIELD2_OFST[7:0] is defined in FLD2_HS_OFSTL register. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__FLD2_HS_OFSTH__FIELD2_OFST BITFIELD(3, 0)
#define HDMI_IP_CORE_SYSTEM__FLD2_HS_OFSTH__FIELD2_OFST__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HWIDTH1__HWIDTH   
 *
 * @BRIEF        Sets the width of the HSYNC pulses. Set this register to the 
 *               desired HSYNC pulse width. The unit of measure is pixels.  - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HWIDTH1__HWIDTH          BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__HWIDTH1__HWIDTH__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__HWIDTH2__HWIDTH   
 *
 * @BRIEF        Sets the width of the HSYNC pulses. Set this register to the 
 *               desired HSYNC pulse width. The unit of measure is pixels.  
 *               The valid range is 1-1023. 0 is invalid. HWIDTH[9:0], - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__HWIDTH2__HWIDTH          BITFIELD(1, 0)
#define HDMI_IP_CORE_SYSTEM__HWIDTH2__HWIDTH__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VBIT_TO_VSYNC__VBIT_TO_VSYNC   
 *
 * @BRIEF        Sets the delay from the detection of V bit changing from 1 
 *               to 0 in an EAV sequence; to the asserting edge of VSYNC. The 
 *               unit of measure is lines.  
 *               ,The valid range is 1-63. 0 is invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VBIT_TO_VSYNC__VBIT_TO_VSYNC BITFIELD(5, 0)
#define HDMI_IP_CORE_SYSTEM__VBIT_TO_VSYNC__VBIT_TO_VSYNC__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VWIDTH__VWIDTH   
 *
 * @BRIEF        Sets the width of VSYNC pulse. The unit of measure is lines. 
 *               The valid range is 1-63. 0 is invalid. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VWIDTH__VWIDTH           BITFIELD(5, 0)
#define HDMI_IP_CORE_SYSTEM__VWIDTH__VWIDTH__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_CTRL__IFPOL   
 *
 * @BRIEF        Invert field polarity:  
 *               0 = Do not invert field bit , 
 *               1 = Invert field bit, 
 *               This bit is used when the 656 Flag bit is opposite the 
 *               standard polarity for Field1 and Field2. Inverting the field 
 *               polarity causes the sync extraction to format HSYNC and 
 *               VSYNC properly based on the F bit. In embedded sync mode; 
 *               the HDMI Transmitter does not detect even from odd field; 
 *               except based on the setting of the F bit. With explicit 
 *               syncs; the HDMI Transmitter encodes HSYNC and VSYNC across 
 *               the HDMI/TMDS link regardless of field sequence. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_CTRL__IFPOL          BITFIELD(7, 7)
#define HDMI_IP_CORE_SYSTEM__VID_CTRL__IFPOL__POS     7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_CTRL__RSVDRW   
 *
 * @BRIEF        Do not write this bit to 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_CTRL__RSVDRW         BITFIELD(6, 6)
#define HDMI_IP_CORE_SYSTEM__VID_CTRL__RSVDRW__POS    6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_CTRL__EXTN   
 *
 * @BRIEF        Extended Bit mode: 
 *               0 = All 8-bit input modes, 
 *               1 = All 12-bit 4:2:2 input modes, 
 *               For 4:2:2 inputs wider than 8 bits but less than 12 bits; 
 *               the unused bits should be set to 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_CTRL__EXTN           BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__VID_CTRL__EXTN__POS      5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_CTRL__CSCSEL   
 *
 * @BRIEF        Color Space Conversion Standard select: 
 *               0 = BT.601 conversion, 
 *               1 = BT.709 conversion, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_CTRL__CSCSEL         BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__VID_CTRL__CSCSEL__POS    4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_CTRL__ICLK   
 *
 * @BRIEF        Clock mode: 
 *               0b00 = Pixel data is not replicated , 
 *               0b01 = Pixels are replicated once (each sent twice), 
 *               0b10 = RSVD, 
 *               0b11 = Pixels are replicated 4 times (each sent four times), 
 *               Note: If the DEMUX bit in the VID_MODE register is set to 0; 
 *               set ICLK and the pixel replication field of the AVI v2 data 
 *               byte 5 to the same value. If the DEMUX bit is set to 1; set 
 *               the pixel replication field of the AVI v2 data byte 5 to the 
 *               next higher pixel replication rate. For example; if DEMUX = 
 *               1 and ICLK = 0b01; set the pixel replication field of AVI v2 
 *               data byte 5 to 0b11. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_CTRL__ICLK           BITFIELD(1, 0)
#define HDMI_IP_CORE_SYSTEM__VID_CTRL__ICLK__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__WIDE_BUS   
 *
 * @BRIEF        Identifies the number of bits per input video channel - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__WIDE_BUS       BITFIELD(7, 6)
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__WIDE_BUS__POS  6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__CLIP_CS_ID   
 *
 * @BRIEF        Identifies the output color space on the link - used by the 
 *               Clipper block to determine which way to clip - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__CLIP_CS_ID     BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__CLIP_CS_ID__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__RANGE_CLIP   
 *
 * @BRIEF        Enable Range Clip from 16 to 235 (RGB and Y)/ 240 (CbCr) - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__RANGE_CLIP     BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__RANGE_CLIP__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__RGB_2_YCBCR   
 *
 * @BRIEF        Enable RGB to YCbCr color-space converter - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__RGB_2_YCBCR    BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__RGB_2_YCBCR__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__RANGE_CMPS   
 *
 * @BRIEF        Enable Range Compress 0-255 to 16-234 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__RANGE_CMPS     BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__RANGE_CMPS__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__DOWN_SMPL   
 *
 * @BRIEF        Enable down sampler 4:4:4 to 4:2:2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__DOWN_SMPL      BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__DOWN_SMPL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_MODE__DITHER_MODE   
 *
 * @BRIEF        Identifies the number of bits per output video channel: 
 *               0b00 = Dither to 8 bits , 
 *               0b01 = Dither to 10 bits, 
 *               0b10 = Dither to 12 bits, 
 *               0b11 = Reserved, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_MODE__DITHER_MODE    BITFIELD(7, 6)
#define HDMI_IP_CORE_SYSTEM__VID_MODE__DITHER_MODE__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_MODE__DITHER   
 *
 * @BRIEF        0 = Dither disabled; the video output is truncated to the 
 *               output width specified in DITHER_MODE [7:6] 
 *               1 = Dither enabled; the video output is dithered to the 
 *               output width specified in DITHER_MODE [7:6], - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_MODE__DITHER         BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__VID_MODE__DITHER__POS    5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_MODE__RANGE   
 *
 * @BRIEF        Data Range 16-to-235 to 0-to-255 expansion:  
 *               0 = Disabled, 
 *               1 = Enabled, 
 *               When this bit is set; the HDMI Transmitter expands the range 
 *               of pixel data values from 16-235 into the full 8-bit range 
 *               of 0-255. This is suitable for translating input YCbCr data 
 *               into output RGB data in PC modes that use the complete 
 *               range. The HDMI Specification allows one non-CEA-861D mode 
 *               in the first and only 18-byte descriptor of the Sink s EDID 
 *               1.3. This is the native resolution of the Sink; which may be 
 *               RGB. It may be a standard PC resolution (XGA; SXGA; WXGA; 
 *               and so on); or a specific native resolution. In these cases 
 *               (or for a Sink with the Type B HDMI connector; which allows 
 *               multiple PC modes); when the HDMI Transmitter receives YCbCr 
 *               data; the data must be expanded to full range for outputting 
 *               RGB full-range modes. See the HDMI Specification. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_MODE__RANGE          BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__VID_MODE__RANGE__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_MODE__CSC   
 *
 * @BRIEF        YcbCr to RGB Color Space Conversion:  
 *               0 = Disabled, 
 *               1 = Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_MODE__CSC            BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__VID_MODE__CSC__POS       3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_MODE__UPSMP   
 *
 * @BRIEF        Upsampling 4:2:2 to 4:4:4:  
 *               0 = Disabled, 
 *               1 = Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_MODE__UPSMP          BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__VID_MODE__UPSMP__POS     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_MODE__DEMUX   
 *
 * @BRIEF        One- to Two-Data-Channel Demux:  
 *               0 = Disabled, 
 *               1 = Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_MODE__DEMUX          BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__VID_MODE__DEMUX__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_MODE__SYNCEX   
 *
 * @BRIEF        Embedded Sync Extraction:  
 *               0 = Disabled, 
 *               1 = Enabled, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_MODE__SYNCEX         BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__VID_MODE__SYNCEX__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_BLANK1__VID_BLANK1   
 *
 * @BRIEF        Defines the video blanking value for Channel 1 (Blue). - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_BLANK1__VID_BLANK1   BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__VID_BLANK1__VID_BLANK1__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_BLANK2__VID_BLANK2   
 *
 * @BRIEF        Defines the video blanking value for Channel 2 (Green). - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_BLANK2__VID_BLANK2   BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__VID_BLANK2__VID_BLANK2__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_BLANK3__VID_BLANK3   
 *
 * @BRIEF        Defines the video blanking value for Channel 3 (Red). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_BLANK3__VID_BLANK3   BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__VID_BLANK3__VID_BLANK3__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DC_HEADER__DC_HEADER   
 *
 * @BRIEF        This is the least siginificant byte of the deep color header 
 *               that sends the TMDS dynamic phase once per frame.  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DC_HEADER__DC_HEADER     BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__DC_HEADER__DC_HEADER__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__M_D2   
 *
 * @BRIEF        Dither + round option - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__M_D2         BITFIELD(6, 6)
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__M_D2__POS    6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__UP2   
 *
 * @BRIEF        Dither + 2 b10 option - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__UP2          BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__UP2__POS     5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__STR_422_EN   
 *
 * @BRIEF        Enable Mode 4:2:2 for Dithering and Clipping - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__STR_422_EN   BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__STR_422_EN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__D_BC_EN   
 *
 * @BRIEF        Enable adding random number on Blue channel data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__D_BC_EN      BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__D_BC_EN__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__D_GC_EN   
 *
 * @BRIEF        Enable adding random number on Green channel data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__D_GC_EN      BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__D_GC_EN__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__D_RC_EN   
 *
 * @BRIEF        Enable adding random number on Red channel data. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__D_RC_EN      BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__D_RC_EN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__DRD   
 *
 * @BRIEF        Dither round: Add random number + 2b10 then truncate the LSB 
 *               2-bit. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__DRD          BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__DRD__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_CO_OV   
 *
 * @BRIEF        Override internal CSC coefficients  with register 51 to XX 
 *               values - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_CO_OV   BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_CO_OV__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_FUS   
 *
 * @BRIEF        xvYCC Fullscale mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_FUS     BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_FUS__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_EN   
 *
 * @BRIEF        xvYCC Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_EN      BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_EN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__R2Y_COEFF_LOW__R2YCOEFF_L   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               R to Y coefficient lower byte (override internal CSC value 
 *               when program reg RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__R2Y_COEFF_LOW__R2YCOEFF_L BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__R2Y_COEFF_LOW__R2YCOEFF_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__R2Y_COEFF_UP__R2YCOEFF_H   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               R to Y coefficient upper byte (override internal CSC value 
 *               when program RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__R2Y_COEFF_UP__R2YCOEFF_H BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__R2Y_COEFF_UP__R2YCOEFF_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__G2Y_COEFF_LOW__G2YCOEFF_L   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               G to Y coefficient lower byte (override internal CSC value 
 *               when program reg RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__G2Y_COEFF_LOW__G2YCOEFF_L BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__G2Y_COEFF_LOW__G2YCOEFF_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__G2Y_COEFF_UP__G2YCOEFF_H   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               G to Y coefficient upper byte (override internal CSC value 
 *               when program RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__G2Y_COEFF_UP__G2YCOEFF_H BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__G2Y_COEFF_UP__G2YCOEFF_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__B2Y_COEFF_LOW__B2YCOEFF_L   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               B to Y coefficient lower byte (override internal CSC value 
 *               when program reg RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__B2Y_COEFF_LOW__B2YCOEFF_L BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__B2Y_COEFF_LOW__B2YCOEFF_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__B2Y_COEFF_UP__B2YCOEFF_H   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               B to Y coefficient upper byte (override internal CSC value 
 *               when program RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__B2Y_COEFF_UP__B2YCOEFF_H BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__B2Y_COEFF_UP__B2YCOEFF_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__R2CB_COEFF_LOW__R2CBCOEFF_L   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               R to Cb coefficient lower byte (override internal CSC value 
 *               when program reg RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__R2CB_COEFF_LOW__R2CBCOEFF_L BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__R2CB_COEFF_LOW__R2CBCOEFF_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__R2CB_COEFF_UP__R2CBCOEFF_H   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               R to Cb coefficient upper byte (override internal CSC value 
 *               when program RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__R2CB_COEFF_UP__R2CBCOEFF_H BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__R2CB_COEFF_UP__R2CBCOEFF_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__G2CB_COEFF_LOW__G2CBCOEFF_L   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               G to Cb coefficient lower byte (override internal CSC value 
 *               when program reg RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__G2CB_COEFF_LOW__G2CBCOEFF_L BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__G2CB_COEFF_LOW__G2CBCOEFF_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__G2CB_COEFF_UP__G2CBCOEFF_H   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               G to Cb coefficient upper byte (override internal CSC value 
 *               when program RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__G2CB_COEFF_UP__G2CBCOEFF_H BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__G2CB_COEFF_UP__G2CBCOEFF_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__B2CB_COEFF_LOW__B2CBCOEFF_L   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               B to Cb coefficient lower byte (override internal CSC value 
 *               when program reg RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__B2CB_COEFF_LOW__B2CBCOEFF_L BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__B2CB_COEFF_LOW__B2CBCOEFF_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__B2CB_COEFF_UP__B2CBCOEFF_H   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               B to Cb coefficient upper byte (override internal CSC value 
 *               when program RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__B2CB_COEFF_UP__B2CBCOEFF_H BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__B2CB_COEFF_UP__B2CBCOEFF_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__R2CR_COEFF_LOW__R2CRCOEFF_L   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               R to Cr coefficient lower byte (override internal CSC value 
 *               when program reg RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__R2CR_COEFF_LOW__R2CRCOEFF_L BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__R2CR_COEFF_LOW__R2CRCOEFF_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__R2CR_COEFF_UP__R2CRCOEFF_H   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               R to Cr coefficient upper byte (override internal CSC value 
 *               when program RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__R2CR_COEFF_UP__R2CRCOEFF_H BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__R2CR_COEFF_UP__R2CRCOEFF_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__G2CR_COEFF_LOW__G2CRCOEFF_L   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               G to Cr coefficient lower byte (override internal CSC value 
 *               when program reg RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__G2CR_COEFF_LOW__G2CRCOEFF_L BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__G2CR_COEFF_LOW__G2CRCOEFF_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__G2CR_COEFF_UP__G2CRCOEFF_H   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               G to Cr coefficient upper byte (override internal CSC value 
 *               when program RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__G2CR_COEFF_UP__G2CRCOEFF_H BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__G2CR_COEFF_UP__G2CRCOEFF_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__B2CR_COEFF_LOW__B2CRCOEFF_L   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               B to Cr coefficient lower byte (override internal CSC value 
 *               when program reg RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__B2CR_COEFF_LOW__B2CRCOEFF_L BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__B2CR_COEFF_LOW__B2CRCOEFF_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__B2CR_COEFF_UP__B2CRCOEFF_H   
 *
 * @BRIEF        RGB to xvYCC conversion  
 *               B to Cr coefficient upper byte (override internal CSC value 
 *               when program RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__B2CR_COEFF_UP__B2CRCOEFF_H BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__B2CR_COEFF_UP__B2CRCOEFF_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RGB_OFFSET_LOW__RGB_OFFS_L   
 *
 * @BRIEF        Input RGB offset value lower byte (override internal CSC 
 *               value when program reg RGB_2_XVYCC.XV_CO_OV = 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RGB_OFFSET_LOW__RGB_OFFS_L BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__RGB_OFFSET_LOW__RGB_OFFS_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RGB_OFFSET_UP__RGB_OFFS_H   
 *
 * @BRIEF        Input RGB offset value upper byte (override internal CSC 
 *               value when program reg RGB_2_XVYCC.XV_CO_OV = 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RGB_OFFSET_UP__RGB_OFFS_H BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__RGB_OFFSET_UP__RGB_OFFS_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__Y_OFFSET_LOW__Y_OFFS_L   
 *
 * @BRIEF        Output Y offset value lower 7 bits (override internal CSC 
 *               value when program reg RGB_2_XVYCC.XV_CO_OV = 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__Y_OFFSET_LOW__Y_OFFS_L   BITFIELD(6, 0)
#define HDMI_IP_CORE_SYSTEM__Y_OFFSET_LOW__Y_OFFS_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__Y_OFFSET_UP__Y_OFFS_H   
 *
 * @BRIEF        Output Y offset value upper 7 bits (override internal CSC 
 *               value when program reg RGB_2_XVYCC.XV_CO_OV = 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__Y_OFFSET_UP__Y_OFFS_H    BITFIELD(6, 0)
#define HDMI_IP_CORE_SYSTEM__Y_OFFSET_UP__Y_OFFS_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CBCR_OFFSET_LOW__CBCR_OFFS_L   
 *
 * @BRIEF        Output CbCr offset value lower 7 bits (override internal CSC 
 *               value when program reg RGB_2_XVYCC.XV_CO_OV = 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CBCR_OFFSET_LOW__CBCR_OFFS_L BITFIELD(6, 0)
#define HDMI_IP_CORE_SYSTEM__CBCR_OFFSET_LOW__CBCR_OFFS_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CBCR_OFFSET_UP__CBCR_OFFS_H   
 *
 * @BRIEF        Output CbCr offset value upper 7bits (override internal CSC 
 *               value when program RGB_2_XVYCC.XV_CO_OV = 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CBCR_OFFSET_UP__CBCR_OFFS_H BITFIELD(6, 0)
#define HDMI_IP_CORE_SYSTEM__CBCR_OFFSET_UP__CBCR_OFFS_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR_STATE__INTR   
 *
 * @BRIEF        Interrupt State. When an interrupt is asserted; this bit is 
 *               set to 1. The polarity of the INT output signal is set using 
 *               this bit and the POLARITY bit in the INT_CTRL register. Only 
 *               INTR1; INTR2; INTR3; and INTR4 bits with matching set bits 
 *               in INT_UNMASK can contribute to setting the INTR bit. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR_STATE__INTR         BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__INTR_STATE__INTR__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR1__SOFT   
 *
 * @BRIEF        Software Induced Interrupt - allows the firmware to generate 
 *               an interrupt directly. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR1__SOFT              BITFIELD(7, 7)
#define HDMI_IP_CORE_SYSTEM__INTR1__SOFT__POS         7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR1__HPD   
 *
 * @BRIEF        Monitor Detect Interrupt - asserted if Hot Plug Detect has 
 *               changed state. 
 *               ,The HDMI Transmitter signals a change in the connectivity 
 *               to a Sink; either unplug or plug. HDMI specifies that Hot 
 *               Plug be active only when the Sink s EDID is ready to be read 
 *               and that Hot Plug be toggled any time there is a change in 
 *               connectivity downstream of an attached Repeater. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR1__HPD               BITFIELD(6, 6)
#define HDMI_IP_CORE_SYSTEM__INTR1__HPD__POS          6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR1__RSEN   
 *
 * @BRIEF        Receiver Sense Interrupt asserted if RSEN has changed. 
 *               ,This interrupt is set whenever VCC is applied to; or 
 *               removed from; the attached HDMI Receiver chip.  A Receiver 
 *               with multiple input ports can also disconnect the TMDS 
 *               termination to the unused port; which triggers this RSEN 
 *               interrupt. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR1__RSEN              BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__INTR1__RSEN__POS         5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR1__DROP_SAMPLE   
 *
 * @BRIEF        New preamble forced to drop sample (S/PDIF input only). 
 *               ,If the HDMI Transmitter detects an 8-bit preamble in the 
 *               S/PDIF input stream before the subframe has been captured; 
 *               this interrupt is set. A S/PDIF input that stops signaling 
 *               or a flat line condition can create such a premature 
 *               preamble. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR1__DROP_SAMPLE       BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__INTR1__DROP_SAMPLE__POS  4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR1__BIP_HASE_ERR   
 *
 * @BRIEF        Input S/PDIF stream has bi-phase error. This can occur when 
 *               there is noise or an Fs rate change on the S/PDIF input. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR1__BIP_HASE_ERR      BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__INTR1__BIP_HASE_ERR__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR1__RI_128   
 *
 * @BRIEF        Input counted past frame count threshold set in RI_128_COMP 
 *               register. 
 *               ,This interrupt occurs when the count written to register 
 *               RI_128_COMP is matched by the VSYNC (frame) counter in the 
 *               HDMI Transmitter. It should trigger the firmware to perform 
 *               a link integrity check. Such a match occurs every 128 
 *               frames. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR1__RI_128            BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__INTR1__RI_128__POS       2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR1__OVER_RUN   
 *
 * @BRIEF        Audio FIFO Overflow. 
 *               ,This interrupt occurs if the audio FIFO overflows when more 
 *               samples are written into it than are drawn out across the 
 *               HDMI link. Such a condition can occur from a transient 
 *               change in the Fs or pixel clock rate. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR1__OVER_RUN          BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__INTR1__OVER_RUN__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR1__UNDER_RUN   
 *
 * @BRIEF        Audio FIFO Underflow. 
 *               ,Similar to OVER_RUN.  This interrupt occurs when the audio 
 *               FIFO empties. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR1__UNDER_RUN         BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__INTR1__UNDER_RUN__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR2__BCAP_DONE   
 *
 * @BRIEF        If set; this interrupt detected that the FIFORDY bit 
 *               (0x74:0x40[5]) is set to 1. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR2__BCAP_DONE         BITFIELD(7, 7)
#define HDMI_IP_CORE_SYSTEM__INTR2__BCAP_DONE__POS    7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR2__SPDIF_PAR   
 *
 * @BRIEF        S/PDIF Parity Error. 
 *               ,The S/PDIF stream includes a parity (P) bit at the end of 
 *               each sub-frame. An interrupt occurs if the calculated parity 
 *               does not match the state of this bit. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR2__SPDIF_PAR         BITFIELD(6, 6)
#define HDMI_IP_CORE_SYSTEM__INTR2__SPDIF_PAR__POS    6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR2__ENC_DIS   
 *
 * @BRIEF        The ENC_EN bit (in register HDCP_CTRL) changed from 1 to 0. 
 *               ,This interrupt occurs if encryption is turned off. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR2__ENC_DIS           BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__INTR2__ENC_DIS__POS      5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR2__PREAM_ERR   
 *
 * @BRIEF        This condition is the opposite of the condition that causes 
 *               DROP_SAMPLE (in register INTR1). This interrupt occurs if a 
 *               preamble is expected but not found when decoding the S/PDIF 
 *               stream. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR2__PREAM_ERR         BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__INTR2__PREAM_ERR__POS    4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR2__CTS_CHG   
 *
 * @BRIEF        Change in ACR CTS Value. 
 *               ,This interrupt occurs when the change is of an unexpected 
 *               magnitude. Such an interrupt should be expected when 
 *               changing Fs or pixel clock frequency. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR2__CTS_CHG           BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__INTR2__CTS_CHG__POS      3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR2__ACR_OVR   
 *
 * @BRIEF        ACR Packet Overwrite. 
 *               ,This interrupt occurs if the HDMI Transmitter puts a NCTS 
 *               packet into the queue before the previous NCTS packet has 
 *               been sent. This can happen if very long active data times do 
 *               not allow for sufficient NCTS packet bandwidth. For all 
 *               CEA-861D modes; no ACR_OVR interrupt should occur. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR2__ACR_OVR           BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__INTR2__ACR_OVR__POS      2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR2__TCLK_STBL   
 *
 * @BRIEF        TCLK_STABLE (register SYS_STA.P_STABLE) changes state. 
 *               ,Whenever IDCK changes; there is a temporary instability in 
 *               the internal clocking. This interrupt is set when the 
 *               internal clocking has stabilized. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR2__TCLK_STBL         BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__INTR2__TCLK_STBL__POS    1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR2__VSYNC_REC   
 *
 * @BRIEF        Asserted when VSYNC active edge is recognized. It is useful 
 *               for triggering firmware actions that occur during vertical 
 *               blanking. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR2__VSYNC_REC         BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__INTR2__VSYNC_REC__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR3__RI_ERR_3   
 *
 * @BRIEF        Ri and Ri  do not match during frame 127 (ICNT .1). - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR3__RI_ERR_3          BITFIELD(7, 7)
#define HDMI_IP_CORE_SYSTEM__INTR3__RI_ERR_3__POS     7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR3__RI_ERR_2   
 *
 * @BRIEF        Ri and Ri  do not match during frame 0 (ICNT). - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR3__RI_ERR_2          BITFIELD(6, 6)
#define HDMI_IP_CORE_SYSTEM__INTR3__RI_ERR_2__POS     6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR3__RI_ERR_1   
 *
 * @BRIEF        Ri did not change between frame 127 and 0. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR3__RI_ERR_1          BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__INTR3__RI_ERR_1__POS     5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR3__RI_ERR_0   
 *
 * @BRIEF        Ri not read within one frame. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR3__RI_ERR_0          BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__INTR3__RI_ERR_0__POS     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR3__DDC_CMD_DONE   
 *
 * @BRIEF        DDC command is complete. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR3__DDC_CMD_DONE      BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__INTR3__DDC_CMD_DONE__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR3__DDC_FIFO_HALF   
 *
 * @BRIEF        DDC FIFO is half full. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR3__DDC_FIFO_HALF     BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__INTR3__DDC_FIFO_HALF__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR3__DDC_FIFO_FULL   
 *
 * @BRIEF        DDC FIFO is full. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR3__DDC_FIFO_FULL     BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__INTR3__DDC_FIFO_FULL__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR3__DDC_FIFO_EMPTY   
 *
 * @BRIEF        DDC FIFO is empty. 
 *               Reset value is 0, but can be set after reset since the fifo 
 *               is empty. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR3__DDC_FIFO_EMPTY    BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__INTR3__DDC_FIFO_EMPTY__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR4__REG_INTR4_STAT3   
 *
 * @BRIEF        CEC interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR4__REG_INTR4_STAT3   BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__INTR4__REG_INTR4_STAT3__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR4__REG_INTR4_STAT2   
 *
 * @BRIEF        For each interrupt bit: 1 = Interrupt asserted 0 = No 
 *               interrupt occurred Write any bit to 1 to clear the bit and 
 *               the interrupt. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR4__REG_INTR4_STAT2   BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__INTR4__REG_INTR4_STAT2__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR4__REG_INTR4_STAT1   
 *
 * @BRIEF        For each interrupt bit: 1 = Interrupt asserted 0 = No 
 *               interrupt occurred Write any bit to 1 to clear the bit and 
 *               the interrupt. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR4__REG_INTR4_STAT1   BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__INTR4__REG_INTR4_STAT1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INTR4__DSD_INVALID   
 *
 * @BRIEF        DSD stream got invalid sequence: more then 24 bits of the 
 *               same value. Asserted if set to 1. Write 1 to clear - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INTR4__DSD_INVALID       BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__INTR4__DSD_INVALID__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK1__SOFT   
 *
 * @BRIEF        Software Induced Interrupt - allows the firmware to generate 
 *               an interrupt directly. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__SOFT        BITFIELD(7, 7)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__SOFT__POS   7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK1__HPD   
 *
 * @BRIEF        Monitor Detect Interrupt - asserted if Hot Plug Detect has 
 *               changed state. 
 *               ,The HDMI Transmitter signals a change in the connectivity 
 *               to a Sink; either unplug or plug. HDMI specifies that Hot 
 *               Plug be active only when the Sink s EDID is ready to be read 
 *               and that Hot Plug be toggled any time there is a change in 
 *               connectivity downstream of an attached Repeater. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__HPD         BITFIELD(6, 6)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__HPD__POS    6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK1__RSEN   
 *
 * @BRIEF        Receiver Sense Interrupt asserted if RSEN has changed. 
 *               ,This interrupt is set whenever VCC is applied to; or 
 *               removed from; the attached HDMI Receiver chip.  A Receiver 
 *               with multiple input ports can also disconnect the TMDS 
 *               termination to the unused port; which triggers this RSEN 
 *               interrupt. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__RSEN        BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__RSEN__POS   5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK1__DROP_SAMPLE   
 *
 * @BRIEF        New preamble forced to drop sample (S/PDIF input only). 
 *               ,If the HDMI Transmitter detects an 8-bit preamble in the 
 *               S/PDIF input stream before the subframe has been captured; 
 *               this interrupt is set. A S/PDIF input that stops signaling 
 *               or a flat line condition can create such a premature 
 *               preamble. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__DROP_SAMPLE BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__DROP_SAMPLE__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK1__BIP_HASE_ERR   
 *
 * @BRIEF        Input S/PDIF stream has bi-phase error. This can occur when 
 *               there is noise or an Fs rate change on the S/PDIF input. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__BIP_HASE_ERR BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__BIP_HASE_ERR__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK1__RI_128   
 *
 * @BRIEF        Input counted past frame count threshold set in RI_128_COMP 
 *               register. 
 *               ,This interrupt occurs when the count written to register 
 *               RI_128_COMP is matched by the VSYNC (frame) counter in the 
 *               HDMI Transmitter. It should trigger the firmware to perform 
 *               a link integrity check. Such a match occurs every 128 
 *               frames. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__RI_128      BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__RI_128__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK1__OVER_RUN   
 *
 * @BRIEF        Audio FIFO Overflow. 
 *               ,This interrupt occurs if the audio FIFO overflows when more 
 *               samples are written into it than are drawn out across the 
 *               HDMI link. Such a condition can occur from a transient 
 *               change in the Fs or pixel clock rate. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__OVER_RUN    BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__OVER_RUN__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK1__UNDER_RUN   
 *
 * @BRIEF        Audio FIFO Underflow. 
 *               ,Similar to OVER_RUN.  This interrupt occurs when the audio 
 *               FIFO empties. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__UNDER_RUN   BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK1__UNDER_RUN__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK2__BCAP_DONE   
 *
 * @BRIEF        If set; this interrupt detected that the FIFORDY bit 
 *               (0x74:0x40[5]) is set to 1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__BCAP_DONE   BITFIELD(7, 7)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__BCAP_DONE__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK2__SPDIF_PAR   
 *
 * @BRIEF        S/PDIF Parity Error. 
 *               ,The S/PDIF stream includes a parity (P) bit at the end of 
 *               each sub-frame. An interrupt occurs if the calculated parity 
 *               does not match the state of this bit. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__SPDIF_PAR   BITFIELD(6, 6)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__SPDIF_PAR__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK2__ENC_DIS   
 *
 * @BRIEF        The ENC_EN bit (in register HDCP_CTRL) changed from 1 to 0. 
 *               ,This interrupt occurs if encryption is turned off. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__ENC_DIS     BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__ENC_DIS__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK2__PREAM_ERR   
 *
 * @BRIEF        This condition is the opposite of the condition that causes 
 *               DROP_SAMPLE (in register INTR1). This interrupt occurs if a 
 *               preamble is expected but not found when decoding the S/PDIF 
 *               stream. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__PREAM_ERR   BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__PREAM_ERR__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK2__CTS_CHG   
 *
 * @BRIEF        Change in ACR CTS Value. 
 *               ,This interrupt occurs when the change is of an unexpected 
 *               magnitude. Such an interrupt should be expected when 
 *               changing Fs or pixel clock frequency. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__CTS_CHG     BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__CTS_CHG__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK2__ACR_OVR   
 *
 * @BRIEF        ACR Packet Overwrite. 
 *               ,This interrupt occurs if the HDMI Transmitter puts a NCTS 
 *               packet into the queue before the previous NCTS packet has 
 *               been sent. This can happen if very long active data times do 
 *               not allow for sufficient NCTS packet bandwidth. For all 
 *               CEA-861D modes; no ACR_OVR interrupt should occur. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__ACR_OVR     BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__ACR_OVR__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK2__TCLK_STBL   
 *
 * @BRIEF        TCLK_STABLE (register SYS_STA.P_STABLE) changes state. 
 *               ,Whenever IDCK changes; there is a temporary instability in 
 *               the internal clocking. This interrupt is set when the 
 *               internal clocking has stabilized. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__TCLK_STBL   BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__TCLK_STBL__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK2__VSYNC_REC   
 *
 * @BRIEF        Asserted when VSYNC active edge is recognized. It is useful 
 *               for triggering firmware actions that occur during vertical 
 *               blanking. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__VSYNC_REC   BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK2__VSYNC_REC__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK3__RI_ERR_3   
 *
 * @BRIEF        Ri and Ri  do not match during frame 127 (ICNT .1). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__RI_ERR_3    BITFIELD(7, 7)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__RI_ERR_3__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK3__RI_ERR_2   
 *
 * @BRIEF        Ri and Ri  do not match during frame 0 (ICNT). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__RI_ERR_2    BITFIELD(6, 6)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__RI_ERR_2__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK3__RI_ERR_1   
 *
 * @BRIEF        Ri did not change between frame 127 and 0. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__RI_ERR_1    BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__RI_ERR_1__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK3__RI_ERR_0   
 *
 * @BRIEF        Ri not read within one frame. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__RI_ERR_0    BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__RI_ERR_0__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK3__DDC_CMD_DONE   
 *
 * @BRIEF        DDC command is complete. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__DDC_CMD_DONE BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__DDC_CMD_DONE__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK3__DDC_FIFO_HALF   
 *
 * @BRIEF        DDC FIFO is half full. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__DDC_FIFO_HALF BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__DDC_FIFO_HALF__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK3__DDC_FIFO_FULL   
 *
 * @BRIEF        DDC FIFO is full. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__DDC_FIFO_FULL BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__DDC_FIFO_FULL__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK3__DDC_FIFO_EMPTY   
 *
 * @BRIEF        DDC FIFO is empty. 
 *               Reset value is 0, but can be set after reset since the fifo 
 *               is empty. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__DDC_FIFO_EMPTY BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK3__DDC_FIFO_EMPTY__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK4__REG_INTR4_STAT3   
 *
 * @BRIEF        CEC interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK4__REG_INTR4_STAT3 BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK4__REG_INTR4_STAT3__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK4__REG_INTR4_STAT2   
 *
 * @BRIEF        For each interrupt bit: 1 = Interrupt asserted 0 = No 
 *               interrupt occurred Write any bit to 1 to clear the bit and 
 *               the interrupt. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK4__REG_INTR4_STAT2 BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK4__REG_INTR4_STAT2__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK4__REG_INTR4_STAT1   
 *
 * @BRIEF        For each interrupt bit: 1 = Interrupt asserted 0 = No 
 *               interrupt occurred Write any bit to 1 to clear the bit and 
 *               the interrupt. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK4__REG_INTR4_STAT1 BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK4__REG_INTR4_STAT1__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_UNMASK4__DSD_INVALID   
 *
 * @BRIEF        DSD stream got invalid sequence: more then 24 bits of the 
 *               same value. Asserted if set to 1. Write 1 to clear - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK4__DSD_INVALID BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__INT_UNMASK4__DSD_INVALID__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_CTRL__SOFT_INTR   
 *
 * @BRIEF        Set software interrupt:  
 *               0 = Clear interrupt, 
 *               1 = Set interrupt, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_CTRL__SOFT_INTR      BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__INT_CTRL__SOFT_INTR__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_CTRL__OPEN_DRAIN   
 *
 * @BRIEF        INT pin output type:  
 *               0 = Push/Pull, 
 *               1 = Open Drain pin, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_CTRL__OPEN_DRAIN     BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__INT_CTRL__OPEN_DRAIN__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__INT_CTRL__POLARITY   
 *
 * @BRIEF        INT pin assertion level:  
 *               0 = Assert HIGH, 
 *               1 = Assert LOW, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__INT_CTRL__POLARITY       BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__INT_CTRL__POLARITY__POS  1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__TMDS_CCTRL__FAPOSTCOUNT   
 *
 * @BRIEF        Not used. Used only if 3rd party PHY IP is getting 
 *               integrated with Digital IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__TMDS_CCTRL__FAPOSTCOUNT  BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__TMDS_CCTRL__FAPOSTCOUNT__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__TMDS_CTRL__TCLKSEL   
 *
 * @BRIEF        Selects FPLL multiple of the IDCK: 
 *               ,0b00 = FPLL is 0.5*IDCK, 
 *               ,0b01 = FPLL is 1.0*IDCK, 
 *               ,0b10 = FPLL is 2.0*IDCK, 
 *               ,0b11 = FPLL is 4.0*IDCK, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL__TCLKSEL       BITFIELD(6, 5)
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL__TCLKSEL__POS  5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__TMDS_CTRL__LVBIAS   
 *
 * @BRIEF        Not used. Used only if 3rd party PHY IP is getting 
 *               integrated with Digital IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL__LVBIAS        BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL__LVBIAS__POS   2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__TMDS_CTRL__STERM   
 *
 * @BRIEF        Not used. Used only if 3rd party PHY IP is getting 
 *               integrated with Digital IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL__STERM         BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL__STERM__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__TMDS_CTRL2__POST_COUNT   
 *
 * @BRIEF        Not used. Used only if  SIMG Phy IP is getting integrated 
 *               with Digital IP. Please contact SIMG if you are using Phy 
 *               IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL2__POST_COUNT   BITFIELD(7, 6)
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL2__POST_COUNT__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__TMDS_CTRL2__FFB_COUNT   
 *
 * @BRIEF        Not used. Used only if  SIMG Phy IP is getting integrated 
 *               with Digital IP. Please contact SIMG if you are using Phy 
 *               IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL2__FFB_COUNT    BITFIELD(5, 3)
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL2__FFB_COUNT__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__TMDS_CTRL2__FFR_COUNT   
 *
 * @BRIEF        Not used. Used only if  SIMG Phy IP is getting integrated 
 *               with Digital IP. Please contact SIMG if you are using Phy 
 *               IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL2__FFR_COUNT    BITFIELD(2, 0)
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL2__FFR_COUNT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__TMDS_CTRL3__ITPLL   
 *
 * @BRIEF        Not used. Used only if  SIMG Phy IP is getting integrated 
 *               with Digital IP. Please contact SIMG if you are using Phy 
 *               IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL3__ITPLL        BITFIELD(6, 3)
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL3__ITPLL__POS   3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__TMDS_CTRL3__FPOST_COUNT   
 *
 * @BRIEF        Not used. Used only if  SIMG Phy IP is getting integrated 
 *               with Digital IP. Please contact SIMG if you are using Phy 
 *               IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL3__FPOST_COUNT  BITFIELD(2, 0)
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL3__FPOST_COUNT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__TMDS_CTRL4__TFR_COUNT   
 *
 * @BRIEF        Not used. Used only if  SIMG Phy IP is getting integrated 
 *               with Digital IP. Please contact SIMG if you are using Phy 
 *               IP. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL4__TFR_COUNT    BITFIELD(1, 0)
#define HDMI_IP_CORE_SYSTEM__TMDS_CTRL4__TFR_COUNT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL__EXP_ONLY   
 *
 * @BRIEF        This bit high indicates the internal CSC will be bypassed 
 *               and only range expansion is on. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL__EXP_ONLY  BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL__EXP_ONLY__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL__BYP_ALL   
 *
 * @BRIEF        This bit indicates all the functions will be bypassed when 
 *               1. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL__BYP_ALL   BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL__BYP_ALL__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL__SW_OVR   
 *
 * @BRIEF        Software Over Ride. When turned on; all coefficients and 
 *               offsets are coming from registers not internal hardware 
 *               decision. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL__SW_OVR    BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL__SW_OVR__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL__FULLRANGE   
 *
 * @BRIEF        xvYCC full-range expansion enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL__FULLRANGE BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL__FULLRANGE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL__XVYCCSEL   
 *
 * @BRIEF        This bit indicates the source is xvYCC when 1; YcbCr when 0. 
 *               It can be configured by firmware. Under Auto Video Configure 
 *               (AVC) mode; this control comes from HDMI packet decodeing. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL__XVYCCSEL  BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__XVYCC2RGB_CTL__XVYCCSEL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__Y2R_COEFF_LOW__Y2RCOEFF_L   
 *
 * @BRIEF        xvYCC to RGB conversion  
 *               Y to R coefficient lower byte (override internal CSC value 
 *               when program reg XVYCC_2_RGB.SW_OVR = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__Y2R_COEFF_LOW__Y2RCOEFF_L BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__Y2R_COEFF_LOW__Y2RCOEFF_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__Y2R_COEFF_UP__Y2RCOEFF_H   
 *
 * @BRIEF        xvYCC to RGB conversion  
 *               Y to R coefficient upper byte (override internal CSC value 
 *               when program RGB_2_XVYCC.XV_CO_OV = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__Y2R_COEFF_UP__Y2RCOEFF_H BITFIELD(4, 0)
#define HDMI_IP_CORE_SYSTEM__Y2R_COEFF_UP__Y2RCOEFF_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CR2R_COEFF_LOW__CR2RCOEFF_L   
 *
 * @BRIEF        xvYCC to RGB conversion  
 *               Cr to R coefficient lower byte (override internal CSC value 
 *               when program reg XVYCC_2_RGB.SW_OVR = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CR2R_COEFF_LOW__CR2RCOEFF_L BITFIELD(4, 0)
#define HDMI_IP_CORE_SYSTEM__CR2R_COEFF_LOW__CR2RCOEFF_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CR2R_COEFF_UP__CR2RCOEFF_H   
 *
 * @BRIEF        xvYCC to RGB conversion  
 *               Cr to R coefficient upper byte (override internal CSC value 
 *               when program XVYCC_2_RGB.SW_OVR = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CR2R_COEFF_UP__CR2RCOEFF_H BITFIELD(4, 0)
#define HDMI_IP_CORE_SYSTEM__CR2R_COEFF_UP__CR2RCOEFF_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CB2B_COEFF_LOW__CB2BCOEFF_L   
 *
 * @BRIEF        xvYCC to RGB conversion  
 *               Cb to B coefficient lower byte (override internal CSC value 
 *               when program reg XVYCC_2_RGB.SW_OVR = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CB2B_COEFF_LOW__CB2BCOEFF_L BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__CB2B_COEFF_LOW__CB2BCOEFF_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CB2B_COEFF_UP__CB2BCOEFF_H   
 *
 * @BRIEF        xvYCC to RGB conversion  
 *               Cb to B coefficient upper byte (override internal CSC value 
 *               when program XVYCC_2_RGB.SW_OVR = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CB2B_COEFF_UP__CB2BCOEFF_H BITFIELD(4, 0)
#define HDMI_IP_CORE_SYSTEM__CB2B_COEFF_UP__CB2BCOEFF_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CR2G_COEFF_LOW__CR2GCOEFF_L   
 *
 * @BRIEF        xvYCC to RGB conversion  
 *               Cr to G coefficient lower byte (override internal CSC value 
 *               when program reg XVYCC_2_RGB.SW_OVR = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CR2G_COEFF_LOW__CR2GCOEFF_L BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__CR2G_COEFF_LOW__CR2GCOEFF_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CR2G_COEFF_UP__CR2GCOEFF_H   
 *
 * @BRIEF        xvYCC to RGB conversion  
 *               Cr to G coefficient upper byte (override internal CSC value 
 *               when program XVYCC_2_RGB.SW_OVR = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CR2G_COEFF_UP__CR2GCOEFF_H BITFIELD(4, 0)
#define HDMI_IP_CORE_SYSTEM__CR2G_COEFF_UP__CR2GCOEFF_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CB2G_COEFF_LOW__CB2GCOEFF_L   
 *
 * @BRIEF        xvYCC to RGB conversion  
 *               Cb to G coefficient lower byte (override internal CSC value 
 *               when program reg XVYCC_2_RGB.SW_OVR = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CB2G_COEFF_LOW__CB2GCOEFF_L BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__CB2G_COEFF_LOW__CB2GCOEFF_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__CB2G_COEFF_UP__CB2GCOEFF_H   
 *
 * @BRIEF        xvYCC to RGB conversion  
 *               Cb to G coefficient upper byte (override internal CSC value 
 *               when program XVYCC_2_RGB.SW_OVR = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__CB2G_COEFF_UP__CB2GCOEFF_H BITFIELD(4, 0)
#define HDMI_IP_CORE_SYSTEM__CB2G_COEFF_UP__CB2GCOEFF_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__YOFFSET1_LOW__YOFFS1_L   
 *
 * @BRIEF        xvYCC2RGB Y Offset Coefficient lower byte (override internal 
 *               CSC value when program XVYCC2RGB_CTL.SW_OVR = 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__YOFFSET1_LOW__YOFFS1_L   BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__YOFFSET1_LOW__YOFFS1_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__YOFFSET1_UP__YOFFS1_H   
 *
 * @BRIEF        xvYCC2RGB Y Offset Coefficient upper byte (override internal 
 *               CSC value when program XVYCC2RGB_CTL.SW_OVR = 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__YOFFSET1_UP__YOFFS1_H    BITFIELD(3, 0)
#define HDMI_IP_CORE_SYSTEM__YOFFSET1_UP__YOFFS1_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__OFFSET1_LOW__OFFS1_L   
 *
 * @BRIEF        xvYCC2RGB Offset1 Coefficient lower byte Offset for RGB 
 *               channel before right shifting which is subtractive if 
 *               software override is on. 
 *               (override internal CSC value when program 
 *               XVYCC2RGB_CTL.SW_OVR = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__OFFSET1_LOW__OFFS1_L     BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__OFFSET1_LOW__OFFS1_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__OFFSET1_MID__OFFS1_M   
 *
 * @BRIEF        xvYCC2RGB Y Offset Coefficient mid byte (override internal 
 *               CSC value when program XVYCC2RGB_CTL.SW_OVR = 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__OFFSET1_MID__OFFS1_M     BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__OFFSET1_MID__OFFS1_M__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__OFFSET1_UP__OFFS1_H   
 *
 * @BRIEF        xvYCC2RGB Y Offset Coefficient upper byte (override internal 
 *               CSC value when program XVYCC2RGB_CTL.SW_OVR = 1) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__OFFSET1_UP__OFFS1_H      BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__OFFSET1_UP__OFFS1_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__OFFSET2_LOW__OFFS2_L   
 *
 * @BRIEF        xvYCC2RGB Offset2 Coefficient lower byte Offset for RGB 
 *               channel after right shifting which is additive if software 
 *               override is on. 
 *                (override internal CSC value when program 
 *               XVYCC2RGB_CTL.SW_OVR = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__OFFSET2_LOW__OFFS2_L     BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__OFFSET2_LOW__OFFS2_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__OFFSET2_UP__OFFS2_H   
 *
 * @BRIEF        xvYCC2RGB Offset1 Coefficient uper byte  
 *               See above, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__OFFSET2_UP__OFFS2_H      BITFIELD(3, 0)
#define HDMI_IP_CORE_SYSTEM__OFFSET2_UP__OFFS2_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DCLEVEL_LOW__DC_LEV_L   
 *
 * @BRIEF        xvYCC2RGB DC lelvel coefficient lower byte  
 *                (override internal CSC value when program 
 *               XVYCC2RGB_CTL.SW_OVR = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DCLEVEL_LOW__DC_LEV_L    BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__DCLEVEL_LOW__DC_LEV_L__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DC_LEVEL_UP__DC_LEV_H   
 *
 * @BRIEF        xvYCC2RGB DC lelvel coefficient upper byte  
 *                (override internal CSC value when program 
 *               rXVYCC2RGB_CTL.SW_OVR = 1), - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DC_LEVEL_UP__DC_LEV_H    BITFIELD(5, 0)
#define HDMI_IP_CORE_SYSTEM__DC_LEVEL_UP__DC_LEV_H__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SHA_CTRL__M0_RD_EN   
 *
 * @BRIEF        M0 mode: 
 *               ,1 = M0 external mode (M0 readable over I2C), 
 *               ,0 = M0 internal mode (M0 non-reable over I2C), 
 *               ,IMPORTANT:, 
 *               ,This bit MUST be set in repeater mode. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SHA_CTRL__M0_RD_EN       BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__SHA_CTRL__M0_RD_EN__POS  3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_MAN__MAN_OVR   
 *
 * @BRIEF        Manual Override of SCL and SDA output: 
 *               ,0 = Normal operation, 
 *               ,1 = Override port with MAN_SCL and MAN_SDA states, - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_MAN__MAN_OVR         BITFIELD(7, 7)
#define HDMI_IP_CORE_SYSTEM__DDC_MAN__MAN_OVR__POS    7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_MAN__MAN_SDA   
 *
 * @BRIEF        Manual SDA output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_MAN__MAN_SDA         BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__DDC_MAN__MAN_SDA__POS    5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_MAN__MAN_SCL   
 *
 * @BRIEF        Manual SCL output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_MAN__MAN_SCL         BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__DDC_MAN__MAN_SCL__POS    4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_MAN__IO_SCL   
 *
 * @BRIEF        DDC SCL input state. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_MAN__IO_SCL          BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__DDC_MAN__IO_SCL__POS     1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_MAN__IO_SDA   
 *
 * @BRIEF        DDC SDA input state. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_MAN__IO_SDA          BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__DDC_MAN__IO_SDA__POS     0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_ADDR__DDC_ADDR   
 *
 * @BRIEF        DDC device address. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_ADDR__DDC_ADDR       BITFIELD(7, 1)
#define HDMI_IP_CORE_SYSTEM__DDC_ADDR__DDC_ADDR__POS  1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_SEGM__DDC_SEGM   
 *
 * @BRIEF        DDC segment address. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_SEGM__DDC_SEGM       BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__DDC_SEGM__DDC_SEGM__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_OFFSET__DDC_OFFSET   
 *
 * @BRIEF        DDC offset address. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_OFFSET__DDC_OFFSET   BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__DDC_OFFSET__DDC_OFFSET__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_COUNT1__DDC_COUNT   
 *
 * @BRIEF        The total number of bytes to be read from the slave or 
 *               written to the slave before a Stop bit is sent on the DDC 
 *               bus. For example; if the HDCP KSV FIFO length is 635 bytes 
 *               (127 devices x 5 bytes/KSV); the DDC_COUNT must be 0x27B. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_COUNT1__DDC_COUNT    BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__DDC_COUNT1__DDC_COUNT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_COUNT2__DDC_COUNT   
 *
 * @BRIEF        The total number of bytes to be read from the slave or 
 *               written to the slave before a Stop bit is sent on the DDC 
 *               bus. For example; if the HDCP KSV FIFO length is 635 bytes 
 *               (127 devices x 5 bytes/KSV); the DDC_COUNT must be 0x27B. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_COUNT2__DDC_COUNT    BITFIELD(1, 0)
#define HDMI_IP_CORE_SYSTEM__DDC_COUNT2__DDC_COUNT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_STATUS__BUS_LOW   
 *
 * @BRIEF        1 = I2C transaction did not start because I2C bus is pulled 
 *               LOW by an external device - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_STATUS__BUS_LOW      BITFIELD(6, 6)
#define HDMI_IP_CORE_SYSTEM__DDC_STATUS__BUS_LOW__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_STATUS__NO_ACK   
 *
 * @BRIEF        1 = HDMI Transmitter did not receive an ACK from slave 
 *               device during address or data write - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_STATUS__NO_ACK       BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__DDC_STATUS__NO_ACK__POS  5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_STATUS__IN_PROG   
 *
 * @BRIEF        1 = DDC operation in progress - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_STATUS__IN_PROG      BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__DDC_STATUS__IN_PROG__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_STATUS__FIFO_FULL   
 *
 * @BRIEF        1 = DDC FIFO Full - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_STATUS__FIFO_FULL    BITFIELD(3, 3)
#define HDMI_IP_CORE_SYSTEM__DDC_STATUS__FIFO_FULL__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_STATUS__FIFO_EMP   
 *
 * @BRIEF        1 = DDC FIFO Empty - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_STATUS__FIFO_EMP     BITFIELD(2, 2)
#define HDMI_IP_CORE_SYSTEM__DDC_STATUS__FIFO_EMP__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_STATUS__FRD_USE   
 *
 * @BRIEF        1 = DDC FIFO Read In Use - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_STATUS__FRD_USE      BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__DDC_STATUS__FRD_USE__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_STATUS__FWT_USE   
 *
 * @BRIEF        1 = DDC FIFO Write In Use - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_STATUS__FWT_USE      BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__DDC_STATUS__FWT_USE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_CMD__DDC_FLT_EN   
 *
 * @BRIEF        Enable the DDC delay: 
 *               ,0 = Enabled, 
 *               ,1 = Disabled, 
 *               ,A DDC delay is inserted into the SDA line to create a 300ns 
 *               delay for the falling edge of the DDC SDA signal to avoid an 
 *               erroneous I2C START condition. The real start condition must 
 *               have a setup time of 600ns so that this delay of 300ns does 
 *               not remove the real START condition. Filtering is done using 
 *               a Ring Oscillator. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_CMD__DDC_FLT_EN      BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__DDC_CMD__DDC_FLT_EN__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_CMD__SDA_DEL_EN   
 *
 * @BRIEF        Enable 3ns glitch filtering on the DDC clock and data line: 
 *               ,0 = Enabled, 
 *               ,1 = Disabled, 
 *               ,Filtering is done using a Ring Oscillator. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_CMD__SDA_DEL_EN      BITFIELD(4, 4)
#define HDMI_IP_CORE_SYSTEM__DDC_CMD__SDA_DEL_EN__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_CMD__DDC_CMD   
 *
 * @BRIEF        DDC command: 
 *               ,0b1111 = Abort Transaction, 
 *               ,0b1001 = Clear FIFO, 
 *               ,0b1010 = Clock SCL, 
 *               ,0b0000 = Current Address Read with no ACK on last byte, 
 *               ,0b0010 = Sequential Read with no ACK on last byte, 
 *               ,0b0100 = Enhanced DDC Read with no ACK on last byte, 
 *               ,0b0110 = Sequential Write ignoring ACK on last byte, 
 *               ,0b0111 = Sequential Write requiring ACK on last byte, 
 *               ,Writing to this register immediately initiates the I2C 
 *               transaction on the DDC bus. 
 *               ,Note: The Clear FIFO command resets the FIFO read and write 
 *               pointers to zero. Data formerly loaded into the FIFO cannot 
 *               be re-read after a Clear FIFO; as the FIFO will be empty. 
 *               Other command codes are reserved and may cause the DDC bus 
 *               to hang if used. 
 *               ,The Clock SCL command resets any I2C devices on the DDC 
 *               lines. This should be initiated once before initiating the 
 *               DDC commands. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_CMD__DDC_CMD         BITFIELD(3, 0)
#define HDMI_IP_CORE_SYSTEM__DDC_CMD__DDC_CMD__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_DATA__DDC_DATA   
 *
 * @BRIEF        DDC data input. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_DATA__DDC_DATA       BITFIELD(7, 0)
#define HDMI_IP_CORE_SYSTEM__DDC_DATA__DDC_DATA__POS  0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DDC_FIFOCNT__DDC_FIFOCNT   
 *
 * @BRIEF        FIFO data byte count (the number of bytes in the FIFO). 
 *               ,The DDC FIFO size is 16. The maximum value for DDC_FIFOCNT 
 *               is 0x10. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DDC_FIFOCNT__DDC_FIFOCNT BITFIELD(4, 0)
#define HDMI_IP_CORE_SYSTEM__DDC_FIFOCNT__DDC_FIFOCNT__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__EPST__BIST2_ERR   
 *
 * @BRIEF        1 = BIST self authentication test 2 error - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__EPST__BIST2_ERR          BITFIELD(6, 6)
#define HDMI_IP_CORE_SYSTEM__EPST__BIST2_ERR__POS     6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__EPST__BIST1_ERR   
 *
 * @BRIEF        1 = BIST self authentication test 1 error - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__EPST__BIST1_ERR          BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__EPST__BIST1_ERR__POS     5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__EPST__CRC_ERR   
 *
 * @BRIEF        1 = CRC error - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__EPST__CRC_ERR            BITFIELD(1, 1)
#define HDMI_IP_CORE_SYSTEM__EPST__CRC_ERR__POS       1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__EPST__CMDD   
 *
 * @BRIEF        1 = Command Done (last operation completed successfully) 
 *               0 after reset. 
 *               1 once the KSV keys are read (when osclk is running) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__EPST__CMDD               BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__EPST__CMDD__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__EPCM__LD_KSV   
 *
 * @BRIEF        1 = Enable loading of KSV from OTP 
 *               Write 0 before enabling again. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__EPCM__LD_KSV             BITFIELD(5, 5)
#define HDMI_IP_CORE_SYSTEM__EPCM__LD_KSV__POS        5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__EPCM__EPCM   
 *
 * @BRIEF        Command: 
 *               0b00011 = Run all BIST tests, 
 *               0b00100 = Run only CRC test, 
 *               0b01000 = Run only BIST self authentication test 1 (16-bit 
 *               CRC to verify OTP contents), 
 *               0b10000 = Run only BIST self authentication test 2 (2 pass 
 *               authentication to verify the HDCP cipher engine), 
 *               All other values are reserved. 
 *               Before writing a new value into this register; verify that 
 *               the previous command is complete by checking the bit-field 
 *               CMDD in the register EPST. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__EPCM__EPCM               BITFIELD(4, 0)
#define HDMI_IP_CORE_SYSTEM__EPCM__EPCM__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__REG_BANK0__1__BANK   
 *
 * @BRIEF        Register bank selection (Automatically done by HDMI wrapper 
 *               HW) 
 *               0: bank0 (HDMI_IP_CORE_SYSTEM), 
 *               1: bank1 (HDMI_IP_CORE_GAMUT) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__REG_BANK0__1__BANK       BITFIELD(0, 0)
#define HDMI_IP_CORE_SYSTEM__REG_BANK0__1__BANK__POS  0

    /* 
     * List of register bitfields values for component HDMI_IP_CORE_SYSTEM
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL1__VEN__FIXEDLOW
 *
 * @BRIEF        Fixed LOW - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__VEN__FIXEDLOW 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL1__VEN__FOLLOWVSYNC
 *
 * @BRIEF        Follow VSYNC input - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__VEN__FOLLOWVSYNC 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL1__HEN__FIXEDLOW
 *
 * @BRIEF        Fixed LOW - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__HEN__FIXEDLOW 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL1__HEN__FOLLOWHSYNC
 *
 * @BRIEF        Follow HSYNC input - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__HEN__FOLLOWHSYNC 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL1__BSEL__12BITBUS
 *
 * @BRIEF        12 Bit Data Bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__BSEL__12BITBUS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL1__BSEL__24BITBUS
 *
 * @BRIEF        24 Bit Data Bus - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__BSEL__24BITBUS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL1__EDGE__FALLINGEDGE
 *
 * @BRIEF        Latch Input on Falling Edge - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__EDGE__FALLINGEDGE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__SYS_CTRL1__EDGE__RISINGEDGE
 *
 * @BRIEF        Latch Input on Rising Edge - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__SYS_CTRL1__EDGE__RISINGEDGE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DCTL__VID_BLANK__NORMALOPERATION
 *
 * @BRIEF        Normal operation (video output is not blanked) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DCTL__VID_BLANK__NORMALOPERATION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DCTL__VID_BLANK__BLANKEDOUTPUT
 *
 * @BRIEF        Video output is blanked and the colors sent are those 
 *               specified in registers VID_BLANK1, VID_BLANK2 and 
 *               VID_BLANK3. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DCTL__VID_BLANK__BLANKEDOUTPUT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DCTL__AUD_MUTE__NOZEROSAUDIOPACKET
 *
 * @BRIEF        Do not send zeros in audio packet - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DCTL__AUD_MUTE__NOZEROSAUDIOPACKET 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DCTL__AUD_MUTE__ZEROSAUDIOPACKET
 *
 * @BRIEF        Send zeros in audio packet - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DCTL__AUD_MUTE__ZEROSAUDIOPACKET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_CMD__BCAP_EN__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_CMD__BCAP_EN__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_CMD__BCAP_EN__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_CMD__BCAP_EN__ENABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_CMD__RI_EN__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_CMD__RI_EN__DISABLE   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_CMD__RI_EN__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_CMD__RI_EN__ENABLE    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_DEBUG__RI_DBG_TRASH__CONTINUE
 *
 * @BRIEF        Continue with regular updates to Ri - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_DEBUG__RI_DBG_TRASH__CONTINUE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_DEBUG__RI_DBG_TRASH__FORCE
 *
 * @BRIEF        Force a corruption of the Ri values - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_DEBUG__RI_DBG_TRASH__FORCE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_DEBUG__RI_DBG_HOLD__CONTINUE
 *
 * @BRIEF        Continue with regular updates to Ri - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_DEBUG__RI_DBG_HOLD__CONTINUE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RI_DEBUG__RI_DBG_HOLD__HOLD
 *
 * @BRIEF        Hold the Ri value steady; stop updating - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RI_DEBUG__RI_DBG_HOLD__HOLD 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_CTRL__DE_GEN__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_CTRL__DE_GEN__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__DE_CTRL__DE_GEN__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__DE_CTRL__DE_GEN__ENABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__POL_DETECT__I_DET__PROGRESSIVE
 *
 * @BRIEF        Non-interlaced video - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__POL_DETECT__I_DET__PROGRESSIVE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__POL_DETECT__I_DET__INTERLACE
 *
 * @BRIEF        Interlaced video - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__POL_DETECT__I_DET__INTERLACE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__POL_DETECT__VPOL_DET__ACTIVEHIGH
 *
 * @BRIEF        Active high (leading edge rises) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__POL_DETECT__VPOL_DET__ACTIVEHIGH 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__POL_DETECT__VPOL_DET__ACTIVELOW
 *
 * @BRIEF        Active low (leading edge falls) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__POL_DETECT__VPOL_DET__ACTIVELOW 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__POL_DETECT__HPOL_DET__ACTIVEHIGH
 *
 * @BRIEF        Active HIGH (leading edge rises) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__POL_DETECT__HPOL_DET__ACTIVEHIGH 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__POL_DETECT__HPOL_DET__ACTIVELOW
 *
 * @BRIEF        Active LOW (leading edge falls) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__POL_DETECT__HPOL_DET__ACTIVELOW 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__WIDE_BUS__8BITS_24BITS
 *
 * @BRIEF        8 bits per channel or 24-bit bus mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__WIDE_BUS__8BITS_24BITS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__WIDE_BUS__10BITS_30BITS
 *
 * @BRIEF        10 bits per channel or 30-bit bus mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__WIDE_BUS__10BITS_30BITS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__WIDE_BUS__12BITS_36BITS
 *
 * @BRIEF        12 bits per channel or 36-bit bus mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__WIDE_BUS__12BITS_36BITS 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__CLIP_CS_ID__RGBOUTPUT
 *
 * @BRIEF        Output color space is RGB - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__CLIP_CS_ID__RGBOUTPUT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__CLIP_CS_ID__YCBCROUTPUT
 *
 * @BRIEF        Output color space is YCbCr - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__CLIP_CS_ID__YCBCROUTPUT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__RANGE_CLIP__DISABLED
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__RANGE_CLIP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__RANGE_CLIP__ENABLED
 *
 * @BRIEF        Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__RANGE_CLIP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__RGB_2_YCBCR__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__RGB_2_YCBCR__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__RGB_2_YCBCR__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__RGB_2_YCBCR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__RANGE_CMPS__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__RANGE_CMPS__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__RANGE_CMPS__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__RANGE_CMPS__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__DOWN_SMPL__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__DOWN_SMPL__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_ACEN__DOWN_SMPL__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_ACEN__DOWN_SMPL__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__M_D2__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__M_D2__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__M_D2__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__M_D2__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__UP2__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__UP2__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__UP2__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__UP2__ENABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__STR_422_EN__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__STR_422_EN__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__STR_422_EN__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__STR_422_EN__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__D_BC_EN__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__D_BC_EN__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__D_BC_EN__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__D_BC_EN__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__D_GC_EN__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__D_GC_EN__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__D_GC_EN__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__D_GC_EN__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__D_RC_EN__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__D_RC_EN__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__D_RC_EN__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__D_RC_EN__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__DRD__DISABLE
 *
 * @BRIEF        Disable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__DRD__DISABLE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__VID_DITHER__DRD__ENABLE
 *
 * @BRIEF        Enable - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__VID_DITHER__DRD__ENABLE  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_CO_OV__DISABLED
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_CO_OV__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_CO_OV__ENABLED
 *
 * @BRIEF        Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_CO_OV__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_FUS__DISABLED
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_FUS__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_FUS__ENABLED
 *
 * @BRIEF        Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_FUS__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_EN__DISABLED
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_EN__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_EN__ENABLED
 *
 * @BRIEF        Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define HDMI_IP_CORE_SYSTEM__RGB2XVYCC_CT__XV_EN__ENABLED 0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __HDMI_IP_CORE_SYSTEM_CRED_H 
                                                            */
