module dflipflopp_iv(d_in,clr,clk,present,q_out);
input d_in,prst,clr,clk;
wire term, term1,term2;
dlatchsync onbbjj(d_in,clr,clk,present,term,term1);
dlatchsync onngll(term,clr,clk,present,q_out)
assign term2=~q_out;
endmodule

