[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Directives/slpp_all/surelog.log".
[ERR:PP0124] ${SURELOG_DIR}/tests/Directives/dut.sv:70: Illegal directive `elseif, correct directive is `elsif.
[ERR:PP0124] ${SURELOG_DIR}/tests/Directives/dut.sv:90: Illegal directive `elseif, correct directive is `elsif.
[ERR:PP0124] ${SURELOG_DIR}/tests/Directives/dut.sv:95: Illegal directive `elseif, correct directive is `elsif.
[ERR:PP0124] ${SURELOG_DIR}/tests/Directives/dut.sv:104: Illegal directive `elseif, correct directive is `elsif.
[ERR:PP0124] ${SURELOG_DIR}/tests/Directives/dut.sv:108: Illegal directive `elseif, correct directive is `elsif.
[ERR:PP0102] ${SURELOG_DIR}/tests/Directives/dut.sv:119:12: Unknown macro "RESET_ACTIVE_lOW".
[ERR:PP0124] ${SURELOG_DIR}/tests/Directives/dut.sv:125: Illegal directive `elseif, correct directive is `elsif.
[ERR:PP0124] ${SURELOG_DIR}/tests/Directives/dut.sv:129: Illegal directive `elseif, correct directive is `elsif.
AST_DEBUG_BEGIN
Count: 120
LIB: work
FILE: ${SURELOG_DIR}/tests/Directives/dut.sv
INCL f<65>: ${SURELOG_DIR}/tests/Directives/defines.svh
n<> u<119> t<Top_level_rule> c<1> l<29:1> el<143:12>
  n<> u<1> t<Null_rule> p<119> s<2> l<29:1> el<29:1>
  n<// The lines between ifndef & define above should be stripped.> u<2> t<LINE_COMMENT> p<119> s<3> l<5:1> el<5:63>
  n<// Include macros at global scope> u<3> t<LINE_COMMENT> p<119> s<4> f<65> l<8:3> el<7:36>
  n<// Ifdefs shouldn't be indented but the content should be> u<4> t<LINE_COMMENT> p<119> s<5> l<9:1> el<9:58>
  n<// The lines between ifdef, define and endif below should be stripped> u<5> t<LINE_COMMENT> p<119> s<117> l<10:1> el<10:70>
  n<> u<117> t<Source_text> p<119> c<49> s<118> l<29:1> el<141:10>
    n<> u<49> t<Description> p<117> c<48> s<116> l<29:1> el<33:11>
      n<> u<48> t<Package_declaration> p<49> c<6> l<29:1> el<33:11>
        n<> u<6> t<PACKAGE> p<48> s<7> l<29:1> el<29:8>
        n<my_pkg> u<7> t<STRING_CONST> p<48> s<31> l<29:9> el<29:15>
        n<> u<31> t<Package_item> p<48> c<30> s<46> l<30:1> el<30:53>
          n<> u<30> t<Package_or_generate_item_declaration> p<31> c<29> l<30:1> el<30:53>
            n<> u<29> t<Data_declaration> p<30> c<28> l<30:1> el<30:53>
              n<> u<28> t<Type_declaration> p<29> c<26> l<30:1> el<30:53>
                n<> u<26> t<Data_type> p<28> c<19> s<27> l<30:9> el<30:44>
                  n<> u<19> t<Enum_base_type> p<26> c<8> s<21> l<30:14> el<30:25>
                    n<> u<8> t<IntVec_TypeLogic> p<19> s<18> l<30:14> el<30:19>
                    n<> u<18> t<Packed_dimension> p<19> c<17> l<30:20> el<30:25>
                      n<> u<17> t<Constant_range> p<18> c<12> l<30:21> el<30:24>
                        n<> u<12> t<Constant_expression> p<17> c<11> s<16> l<30:21> el<30:22>
                          n<> u<11> t<Constant_primary> p<12> c<10> l<30:21> el<30:22>
                            n<> u<10> t<Primary_literal> p<11> c<9> l<30:21> el<30:22>
                              n<1> u<9> t<INT_CONST> p<10> l<30:21> el<30:22>
                        n<> u<16> t<Constant_expression> p<17> c<15> l<30:23> el<30:24>
                          n<> u<15> t<Constant_primary> p<16> c<14> l<30:23> el<30:24>
                            n<> u<14> t<Primary_literal> p<15> c<13> l<30:23> el<30:24>
                              n<0> u<13> t<INT_CONST> p<14> l<30:23> el<30:24>
                  n<> u<21> t<Enum_name_declaration> p<26> c<20> s<23> l<30:27> el<30:31>
                    n<IDLE> u<20> t<STRING_CONST> p<21> l<30:27> el<30:31>
                  n<> u<23> t<Enum_name_declaration> p<26> c<22> s<25> l<30:33> el<30:37>
                    n<BUSY> u<22> t<STRING_CONST> p<23> l<30:33> el<30:37>
                  n<> u<25> t<Enum_name_declaration> p<26> c<24> l<30:39> el<30:43>
                    n<DONE> u<24> t<STRING_CONST> p<25> l<30:39> el<30:43>
                n<state_t> u<27> t<STRING_CONST> p<28> l<30:45> el<30:52>
        n<> u<46> t<Package_item> p<48> c<45> s<47> l<31:1> el<31:30>
          n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<31:1> el<31:30>
            n<> u<44> t<Parameter_declaration> p<45> c<34> l<31:1> el<31:29>
              n<> u<34> t<Data_type_or_implicit> p<44> c<33> s<43> l<31:11> el<31:14>
                n<> u<33> t<Data_type> p<34> c<32> l<31:11> el<31:14>
                  n<> u<32> t<IntegerAtomType_Int> p<33> l<31:11> el<31:14>
              n<> u<43> t<Param_assignment_list> p<44> c<42> l<31:15> el<31:29>
                n<> u<42> t<Param_assignment> p<43> c<35> l<31:15> el<31:29>
                  n<MY_PARAM> u<35> t<STRING_CONST> p<42> s<41> l<31:15> el<31:23>
                  n<> u<41> t<Constant_param_expression> p<42> c<40> l<31:26> el<31:29>
                    n<> u<40> t<Constant_mintypmax_expression> p<41> c<39> l<31:26> el<31:29>
                      n<> u<39> t<Constant_expression> p<40> c<38> l<31:26> el<31:29>
                        n<> u<38> t<Constant_primary> p<39> c<37> l<31:26> el<31:29>
                          n<> u<37> t<Primary_literal> p<38> c<36> l<31:26> el<31:29>
                            n<100> u<36> t<INT_CONST> p<37> l<31:26> el<31:29>
        n<> u<47> t<ENDPACKAGE> p<48> l<33:1> el<33:11>
    n<> u<116> t<Description> p<117> c<115> l<35:1> el<141:10>
      n<> u<115> t<Module_declaration> p<116> c<53> l<35:1> el<141:10>
        n<> u<53> t<Module_ansi_header> p<115> c<50> s<62> l<35:1> el<35:12>
          n<module> u<50> t<Module_keyword> p<53> s<51> l<35:1> el<35:7>
          n<top> u<51> t<STRING_CONST> p<53> s<52> l<35:8> el<35:11>
          n<> u<52> t<Package_import_declaration_list> p<53> l<35:11> el<35:11>
        n<> u<62> t<Non_port_module_item> p<115> c<61> s<63> l<36:2> el<36:19>
          n<> u<61> t<Module_or_generate_item> p<62> c<60> l<36:2> el<36:19>
            n<> u<60> t<Module_common_item> p<61> c<59> l<36:2> el<36:19>
              n<> u<59> t<Module_or_generate_item_declaration> p<60> c<58> l<36:2> el<36:19>
                n<> u<58> t<Package_or_generate_item_declaration> p<59> c<57> l<36:2> el<36:19>
                  n<> u<57> t<Data_declaration> p<58> c<56> l<36:2> el<36:19>
                    n<> u<56> t<Package_import_declaration> p<57> c<55> l<36:2> el<36:19>
                      n<> u<55> t<Package_import_item> p<56> c<54> l<36:9> el<36:18>
                        n<my_pkg> u<54> t<STRING_CONST> p<55> l<36:9> el<36:15>
        n<// Import everything from my_pkg> u<63> t<LINE_COMMENT> p<115> s<64> l<36:21> el<36:53>
        n<// following undef should be on consecutive lines> u<64> t<LINE_COMMENT> p<115> s<65> l<40:1> el<40:50>
        n<// The defines and undef above should be grouped into two separate blocks with a line between them> u<65> t<LINE_COMMENT> p<115> s<66> l<46:2> el<46:100>
        n<//ifdef> u<66> t<LINE_COMMENT> p<115> s<67> l<48:1> el<48:8>
        n<//nested ifdef> u<67> t<LINE_COMMENT> p<115> s<68> l<53:1> el<53:15>
        n<//ifdef-elseif> u<68> t<LINE_COMMENT> p<115> s<69> l<63:1> el<63:15>
        n<//ifdef-elsif> u<69> t<LINE_COMMENT> p<115> s<70> l<76:1> el<76:14>
        n<//nested if-elseif in if> u<70> t<LINE_COMMENT> p<115> s<71> l<85:1> el<85:25>
        n<//nested if-elseif in else> u<71> t<LINE_COMMENT> p<115> s<100> l<101:1> el<101:27>
        n<> u<100> t<Non_port_module_item> p<115> c<99> s<104> l<117:2> el<119:9>
          n<> u<99> t<Module_or_generate_item> p<100> c<98> l<117:2> el<119:9>
            n<> u<98> t<Module_common_item> p<99> c<97> l<117:2> el<119:9>
              n<> u<97> t<Initial_construct> p<98> c<96> l<117:2> el<119:9>
                n<> u<96> t<Statement_or_null> p<97> c<95> l<117:10> el<119:9>
                  n<> u<95> t<Statement> p<96> c<94> l<117:10> el<119:9>
                    n<> u<94> t<Statement_item> p<95> c<93> l<117:10> el<119:9>
                      n<> u<93> t<Seq_block> p<94> c<83> l<117:10> el<119:9>
                        n<> u<83> t<Block_item_declaration> p<93> c<82> s<84> l<118:2> el<118:32>
                          n<> u<82> t<Data_declaration> p<83> c<81> l<118:2> el<118:32>
                            n<> u<81> t<Variable_declaration> p<82> c<73> l<118:2> el<118:32>
                              n<> u<73> t<Data_type> p<81> c<72> s<80> l<118:2> el<118:5>
                                n<> u<72> t<IntegerAtomType_Int> p<73> l<118:2> el<118:5>
                              n<> u<80> t<Variable_decl_assignment_list> p<81> c<79> l<118:6> el<118:31>
                                n<> u<79> t<Variable_decl_assignment> p<80> c<74> l<118:6> el<118:31>
                                  n<high> u<74> t<STRING_CONST> p<79> s<78> l<118:6> el<118:10>
                                  n<> u<78> t<Expression> p<79> c<77> f<65> l<4:27> el<4:28>
                                    n<> u<77> t<Primary> p<78> c<76> f<65> l<4:27> el<4:28>
                                      n<> u<76> t<Primary_literal> p<77> c<75> f<65> l<4:27> el<4:28>
                                        n<1> u<75> t<INT_CONST> p<76> f<65> l<4:27> el<4:28>
                        n<//declare variable high> u<84> t<LINE_COMMENT> p<93> s<92> l<118:33> el<125:56>
                        n<> u<92> t<Block_item_declaration> p<93> c<91> l<119:2> el<119:9>
                          n<> u<91> t<Data_declaration> p<92> c<90> l<119:2> el<119:9>
                            n<> u<90> t<Variable_declaration> p<91> c<86> l<119:2> el<119:9>
                              n<> u<86> t<Data_type> p<90> c<85> s<89> l<119:2> el<119:5>
                                n<> u<85> t<IntegerAtomType_Int> p<86> l<119:2> el<119:5>
                              n<> u<89> t<Variable_decl_assignment_list> p<90> c<88> l<119:6> el<119:9>
                                n<> u<88> t<Variable_decl_assignment> p<89> c<87> l<119:6> el<119:9>
                                  n<low> u<87> t<STRING_CONST> p<88> l<119:6> el<119:9>
        n<> u<104> t<Non_port_module_item> p<115> c<103> s<106> l<119:10> el<119:11>
          n<> u<103> t<Module_or_generate_item> p<104> c<102> l<119:10> el<119:11>
            n<> u<102> t<Module_common_item> p<103> c<101> l<119:10> el<119:11>
              n<> u<101> t<Continuous_assign> p<102> l<119:10> el<119:11>
        n<> u<106> t<Non_port_module_item> p<115> c<105> s<111> l<119:12> el<119:57>
          n<> u<105> t<Surelog_macro_not_defined> p<106> l<119:12> el<119:57>
        n<> u<111> t<Non_port_module_item> p<115> c<110> s<112> l<119:58> el<119:59>
          n<> u<110> t<Module_or_generate_item> p<111> c<109> l<119:58> el<119:59>
            n<> u<109> t<Module_common_item> p<110> c<108> l<119:58> el<119:59>
              n<> u<108> t<Module_or_generate_item_declaration> p<109> c<107> l<119:58> el<119:59>
                n<> u<107> t<Package_or_generate_item_declaration> p<108> l<119:58> el<119:59>
        n<//declare variable low> u<112> t<LINE_COMMENT> p<115> s<113> l<119:60> el<119:82>
        n<//nested if-elseif> u<113> t<LINE_COMMENT> p<115> s<114> l<122:2> el<122:20>
        n<> u<114> t<ENDMODULE> p<115> l<141:1> el<141:10>
  n<// DUT_SV> u<118> t<LINE_COMMENT> p<119> l<143:3> el<143:12>
AST_DEBUG_END
[SNT:PA0207] ${SURELOG_DIR}/tests/Directives/dut.sv:119:11: Syntax error: no viable alternative at input '= SURELOG_MACRO_NOT_DEFINED:RESET_ACTIVE_lOW!!!',
 int low = SURELOG_MACRO_NOT_DEFINED:RESET_ACTIVE_lOW!!! ; //declare variable low
           ^-- ${SURELOG_DIR}/tests/Directives/dut.sv:119:11:.
[SNT:PA0207] ${SURELOG_DIR}/tests/Directives/dut.sv:119:11: Syntax error: mismatched input 'SURELOG_MACRO_NOT_DEFINED:RESET_ACTIVE_lOW!!!' expecting {POUND_POUND_DELAY, POUND_DELAY, 'type', 'local', 'super', '{', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', DOLLAR_UNIT, '#', ''', 'this', DOLLAR_ROOT, 'randomize', 'sample', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER},
 int low = SURELOG_MACRO_NOT_DEFINED:RESET_ACTIVE_lOW!!! ; //declare variable low
           ^-- ${SURELOG_DIR}/tests/Directives/dut.sv:119:11:.
[SNT:PA0207] ${SURELOG_DIR}/tests/Directives/dut.sv:120:1: Syntax error: extraneous input 'end' expecting {';', 'default', 'module', 'endmodule', 'extern', 'macromodule', 'interface', 'program', 'virtual', 'class', 'timeunit', 'timeprecision', 'checker', 'type', 'clocking', 'defparam', 'bind', 'const', 'function', 'static', 'constraint', 'if', 'automatic', 'localparam', 'parameter', 'specparam', 'import', 'genvar', 'typedef', 'enum', 'struct', 'union', 'string', 'chandle', 'event', '[', 'byte', 'shortint', 'int', 'longint', 'integer', 'time', 'bit', 'logic', 'reg', 'shortreal', 'real', 'realtime', 'supply0', 'supply1', 'tri', 'triand', 'trior', 'tri0', 'tri1', 'wire', 'uwire', 'wand', 'wor', 'trireg', 'signed', 'unsigned', 'interconnect', 'var', '$', 'export', DOLLAR_UNIT, '(*', 'assert', 'property', 'assume', 'cover', 'not', 'or', 'and', 'sequence', 'covergroup', 'pulldown', 'pullup', 'cmos', 'rcmos', 'bufif0', 'bufif1', 'notif0', 'notif1', 'nmos', 'pmos', 'rnmos', 'rpmos', 'nand', 'nor', 'xor', 'xnor', 'buf', 'tranif0', 'tranif1', 'rtranif1', 'rtranif0', 'tran', 'rtran', 'generate', 'case', 'for', 'global', 'initial', 'assign', 'alias', 'always', 'always_comb', 'always_latch', 'always_ff', 'restrict', 'let', 'this', 'randomize', 'final', 'task', 'specify', 'sample', '=', 'nettype', ESCAPED_IDENTIFIER, SIMPLE_IDENTIFIER, '`pragma', SURELOG_MACRO_NOT_DEFINED},
 end
 ^-- ${SURELOG_DIR}/tests/Directives/dut.sv:120:1:.
[ERR:PA0203] ${SURELOG_DIR}/tests/Directives/dut.sv:119: Unknown macro "RESET_ACTIVE_lOW".
[WRN:PA0215] Invalid VObject location.
[  FATAL] : 0
[ SYNTAX] : 3
[  ERROR] : 9
[WARNING] : 1
[   NOTE] : 0
