{
  "Features": {
    "Bitness": 64,
    "EnabledHostFeatures": [
      "CRYPTO"
    ],
    "DisabledHostFeatures": [
      "SVE128",
      "SVE256",
      "AFP"
    ]
  },
  "Instructions": {
    "sha1nexte xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x38 0xc8"
      ],
      "ExpectedArm64ASM": [
        "dup v2.4s, v16.s[3]",
        "sha1h s2, s2",
        "dup v2.4s, v2.s[0]",
        "add v2.4s, v17.4s, v2.4s",
        "mov v16.16b, v17.16b",
        "mov v16.s[3], v2.s[3]"
      ]
    },
    "sha1msg2 xmm0, xmm1": {
      "ExpectedInstructionCount": 6,
      "Comment": [
        "0x66 0x0f 0x38 0xca"
      ],
      "ExpectedArm64ASM": [
        "ldr x0, [x28, #2096]",
        "ldr q2, [x0, #432]",
        "tbl v3.16b, {v16.16b}, v2.16b",
        "tbl v4.16b, {v17.16b}, v2.16b",
        "sha1su1 v3.4s, v4.4s",
        "tbl v16.16b, {v3.16b}, v2.16b"
      ]
    },
    "sha256rnds2 xmm0, xmm1": {
      "ExpectedInstructionCount": 56,
      "Comment": [
        "0x66 0x0f 0x38 0xcb"
      ],
      "ExpectedArm64ASM": [
        "mov w20, v17.s[1]",
        "mov w21, v17.s[0]",
        "mov w22, v16.s[1]",
        "and w23, w20, w21",
        "bic w22, w22, w20",
        "eor w22, w23, w22",
        "ror w23, w20, #6",
        "eor w23, w23, w20, ror #11",
        "eor w23, w23, w20, ror #25",
        "add w22, w22, w23",
        "mov w23, v16.s[0]",
        "add w22, w22, w23",
        "mov w23, v16.s[0]",
        "add w22, w22, w23",
        "mov w23, v17.s[3]",
        "mov w24, v17.s[2]",
        "mov w25, v16.s[3]",
        "and w30, w24, w25",
        "orr w25, w24, w25",
        "and w25, w23, w25",
        "orr w25, w25, w30",
        "add w25, w22, w25",
        "ror w30, w23, #2",
        "eor w30, w30, w23, ror #13",
        "eor w30, w30, w23, ror #22",
        "add w25, w25, w30",
        "mov w30, v16.s[2]",
        "add w22, w22, w30",
        "and w20, w22, w20",
        "bic w21, w21, w22",
        "eor w20, w20, w21",
        "ror w21, w22, #6",
        "eor w21, w21, w22, ror #11",
        "eor w21, w21, w22, ror #25",
        "add w20, w20, w21",
        "mov w21, v16.s[1]",
        "add w20, w20, w21",
        "mov w21, v16.s[1]",
        "add w20, w20, w21",
        "and w21, w23, w24",
        "orr w23, w23, w24",
        "and w23, w25, w23",
        "orr w21, w23, w21",
        "add w21, w20, w21",
        "ror w23, w25, #2",
        "eor w23, w23, w25, ror #13",
        "eor w23, w23, w25, ror #22",
        "add w21, w21, w23",
        "mov w23, v16.s[3]",
        "add w20, w20, w23",
        "mov v2.16b, v16.16b",
        "mov v2.s[3], w21",
        "mov v2.s[2], w25",
        "mov v2.s[1], w20",
        "mov v16.16b, v2.16b",
        "mov v16.s[0], w22"
      ]
    },
    "sha256msg1 xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Comment": [
        "0x66 0x0f 0x38 0xcc"
      ],
      "ExpectedArm64ASM": [
        "sha256su0 v16.4s, v17.4s"
      ]
    },
    "sha256msg2 xmm0, xmm1": {
      "ExpectedInstructionCount": 5,
      "Comment": [
        "0x66 0x0f 0x38 0xcd"
      ],
      "ExpectedArm64ASM": [
        "ext v2.16b, v16.16b, v16.16b, #12",
        "dup v3.4s, v16.s[3]",
        "zip2 v3.2d, v3.2d, v17.2d",
        "movi v16.2d, #0x0",
        "sha256su1 v16.4s, v2.4s, v3.4s"
      ]
    },
    "aesimc xmm0, xmm1": {
      "ExpectedInstructionCount": 1,
      "Comment": [
        "0x66 0x0f 0x38 0xdb"
      ],
      "ExpectedArm64ASM": [
        "aesimc v16.16b, v17.16b"
      ]
    },
    "aesenc xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0xdc"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "aese v16.16b, v2.16b",
        "aesmc v16.16b, v16.16b",
        "eor v16.16b, v16.16b, v17.16b"
      ]
    },
    "aesenclast xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x66 0x0f 0x38 0xdd"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "aese v16.16b, v2.16b",
        "eor v16.16b, v16.16b, v17.16b"
      ]
    },
    "aesdec xmm0, xmm1": {
      "ExpectedInstructionCount": 4,
      "Comment": [
        "0x66 0x0f 0x38 0xde"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "aesd v16.16b, v2.16b",
        "aesimc v16.16b, v16.16b",
        "eor v16.16b, v16.16b, v17.16b"
      ]
    },
    "aesdeclast xmm0, xmm1": {
      "ExpectedInstructionCount": 3,
      "Comment": [
        "0x66 0x0f 0x38 0xdf"
      ],
      "ExpectedArm64ASM": [
        "movi v2.2d, #0x0",
        "aesd v16.16b, v2.16b",
        "eor v16.16b, v16.16b, v17.16b"
      ]
    },
    "crc32 eax, bl": {
      "ExpectedInstructionCount": 1,
      "Comment": [
        "0xf2 0x0f 0x38 0xf0"
      ],
      "ExpectedArm64ASM": [
        "crc32cb w4, w4, w6"
      ]
    },
    "crc32 eax, bx": {
      "ExpectedInstructionCount": 1,
      "Comment": [
        "0xf2 0x0f 0x38 0xf1"
      ],
      "ExpectedArm64ASM": [
        "crc32ch w4, w4, w6"
      ]
    },
    "crc32 eax, ebx": {
      "ExpectedInstructionCount": 1,
      "Comment": [
        "0xf2 0x0f 0x38 0xf1"
      ],
      "ExpectedArm64ASM": [
        "crc32cw w4, w4, w6"
      ]
    },
    "crc32 rax, bl": {
      "ExpectedInstructionCount": 1,
      "Comment": [
        "0xf2 0x0f 0x38 0xf0"
      ],
      "ExpectedArm64ASM": [
        "crc32cb w4, w4, w6"
      ]
    },
    "crc32 rax, rbx": {
      "ExpectedInstructionCount": 1,
      "Comment": [
        "0xf2 0x0f 0x38 0xf1"
      ],
      "ExpectedArm64ASM": [
        "crc32cx w4, w4, x6"
      ]
    }
  }
}
