<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags="INTERNAL_COMPONENT=false"
   categories="HLS" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element resize_internal_inst
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CEFA9F23I7" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface
   name="call"
   internal="resize_internal_inst.call"
   type="conduit"
   dir="end">
  <port name="start" internal="start" />
  <port name="busy" internal="busy" />
 </interface>
 <interface
   name="clock"
   internal="resize_internal_inst.clock"
   type="clock"
   dir="end">
  <port name="clock" internal="clock" />
 </interface>
 <interface
   name="cols"
   internal="resize_internal_inst.cols"
   type="conduit"
   dir="end">
  <port name="cols" internal="cols" />
 </interface>
 <interface
   name="original_image"
   internal="resize_internal_inst.original_image"
   type="avalon_streaming"
   dir="end">
  <port name="original_image_data" internal="original_image_data" />
  <port name="original_image_ready" internal="original_image_ready" />
  <port name="original_image_valid" internal="original_image_valid" />
 </interface>
 <interface
   name="ratio"
   internal="resize_internal_inst.ratio"
   type="conduit"
   dir="end">
  <port name="ratio" internal="ratio" />
 </interface>
 <interface
   name="reset"
   internal="resize_internal_inst.reset"
   type="reset"
   dir="end">
  <port name="resetn" internal="resetn" />
 </interface>
 <interface
   name="resized_image"
   internal="resize_internal_inst.resized_image"
   type="avalon_streaming"
   dir="start">
  <port name="resized_image_data" internal="resized_image_data" />
  <port name="resized_image_ready" internal="resized_image_ready" />
  <port name="resized_image_valid" internal="resized_image_valid" />
 </interface>
 <interface
   name="return"
   internal="resize_internal_inst.return"
   type="conduit"
   dir="end">
  <port name="done" internal="done" />
  <port name="stall" internal="stall" />
 </interface>
 <interface
   name="rows"
   internal="resize_internal_inst.rows"
   type="conduit"
   dir="end">
  <port name="rows" internal="rows" />
 </interface>
 <module
   name="resize_internal_inst"
   kind="resize_internal"
   version="1.0"
   enabled="1"
   autoexport="1" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
