library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity FreqDivider is
	port (clkIn  : in  std_logic;
		  k      : in  std_logic_vector(31 downto 0);
		  clkOut : out std_logic
	);
end FreqDivider;

architecture Behavioral of FreqDivider is
	signal s_counter : (unsigned(31 downto 0));
	signal s_halfWay : (unsigned(31 downto 0));
begin
	s_halfWay
end Behavioral;
