Analysis & Synthesis report for customComputer
Sun May 21 00:23:25 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_0|altsyncram_fds1:auto_generated
 17. Source assignments for vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_1|altsyncram_fds1:auto_generated
 18. Source assignments for vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_0|altsyncram_jds1:auto_generated
 19. Source assignments for vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_1|altsyncram_jds1:auto_generated
 20. Source assignments for ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated
 21. Parameter Settings for User Entity Instance: Top-level Entity: |customComputer
 22. Parameter Settings for User Entity Instance: ram:ram_inst
 23. Parameter Settings for User Entity Instance: rom:rom_inst
 24. Parameter Settings for User Entity Instance: vga_pll:clkControl|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i
 25. Parameter Settings for User Entity Instance: vgaController:vC
 26. Parameter Settings for User Entity Instance: vgaController:vC|vram:vram_L1
 27. Parameter Settings for User Entity Instance: vgaController:vC|vram:vram_L2
 28. Parameter Settings for User Entity Instance: vgaController:vC|cramController:cRram_inst
 29. Parameter Settings for User Entity Instance: vgaController:vC|cramController:cRram_inst|cram:cram1
 30. Parameter Settings for User Entity Instance: vgaController:vC|cramController:cRram_inst|cram:cram2
 31. Parameter Settings for User Entity Instance: vgaController:vC|cramController:cRram_inst|cram:cram3
 32. Parameter Settings for User Entity Instance: vgaController:vC|cramController:cRram_inst|cram:cram4
 33. Parameter Settings for User Entity Instance: vgaController:vC|charRom:charRom_inst
 34. Parameter Settings for User Entity Instance: vgaController:vC|spriteRom:spriteRom_inst
 35. Parameter Settings for Inferred Entity Instance: vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_0
 36. Parameter Settings for Inferred Entity Instance: vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_1
 37. Parameter Settings for Inferred Entity Instance: vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_0
 38. Parameter Settings for Inferred Entity Instance: vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_1
 39. Parameter Settings for Inferred Entity Instance: ram:ram_inst|altsyncram:mem_rtl_0
 40. altsyncram Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "vgaController:vC|charRom:charRom_inst"
 42. Port Connectivity Checks: "ram:ram_inst"
 43. Port Connectivity Checks: "z80_top_direct_n:inst1|alu:alu_"
 44. Port Connectivity Checks: "z80_top_direct_n:inst1|alu_flags:alu_flags_|alu_mux_4:b2v_inst_mux_cf2"
 45. Port Connectivity Checks: "z80_top_direct_n:inst1|alu_control:alu_control_|alu_mux_8:b2v_inst_shift_mux"
 46. Port Connectivity Checks: "z80_top_direct_n:inst1|memory_ifc:memory_ifc_"
 47. Port Connectivity Checks: "z80_top_direct_n:inst1"
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages
 51. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 21 00:23:25 2023          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; customComputer                                 ;
; Top-level Entity Name           ; customComputer                                 ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 627                                            ;
; Total pins                      ; 28                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 300,544                                        ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; customComputer     ; customComputer     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 16                 ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation attempted to use more processors than were available, which may cause increased compilation time. For lowest compilation time, correct your settings.
+----------------------------------------------+
; Parallel Compilation                         ;
+--------------------------------+-------------+
; Processors                     ; Number      ;
+--------------------------------+-------------+
; Number detected on machine     ; 6           ;
; Maximum allowed                ; 16          ;
;                                ;             ;
; Average used                   ; 1.00        ;
; Maximum used                   ; 16          ;
;                                ;             ;
; Usage by Processor             ; % Time Used ;
;     Processor 1                ; 100.0%      ;
;     Processor 2                ;   0.0%      ;
;     Processor 3                ;   0.0%      ;
;     Processor 4                ;   0.0%      ;
;     Processor 5                ;   0.0%      ;
;     Processor 6                ;   0.0%      ;
;     Processors 7 (overused)    ;   0.0%      ;
;     Processors 8-16 (overused) ;   0.0%      ;
+--------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                               ; Library ;
+----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+
; z80_top_direct_n.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/z80_top_direct_n.v                           ;         ;
; sequencer.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/sequencer.v                                  ;         ;
; resets.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/resets.v                                     ;         ;
; reg_latch.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_latch.v                                  ;         ;
; reg_file.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v                                   ;         ;
; reg_control.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_control.v                                ;         ;
; ram.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ram.v                                        ;         ;
; pla_decode.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/pla_decode.v                                 ;         ;
; pin_control.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/pin_control.v                                ;         ;
; memory_ifc.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/memory_ifc.v                                 ;         ;
; ir.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ir.v                                         ;         ;
; interrupts.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/interrupts.v                                 ;         ;
; inc_dec_2bit.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/inc_dec_2bit.v                               ;         ;
; inc_dec.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/inc_dec.v                                    ;         ;
; execute.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/execute.v                                    ;         ;
; decode_state.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/decode_state.v                               ;         ;
; data_switch_mask.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_switch_mask.v                           ;         ;
; data_switch.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_switch.v                                ;         ;
; data_pins.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_pins.v                                  ;         ;
; control_pins_n.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/control_pins_n.v                             ;         ;
; clk_delay.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/clk_delay.v                                  ;         ;
; bus_switch.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/bus_switch.v                                 ;         ;
; bus_control.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/bus_control.v                                ;         ;
; alu_slice.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_slice.v                                  ;         ;
; alu_shifter_core.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_shifter_core.v                           ;         ;
; alu_select.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_select.v                                 ;         ;
; alu_prep_daa.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_prep_daa.v                               ;         ;
; alu_mux_8.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_8.v                                  ;         ;
; alu_mux_4.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_4.v                                  ;         ;
; alu_mux_3z.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_3z.v                                 ;         ;
; alu_mux_2z.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_2z.v                                 ;         ;
; alu_mux_2.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_2.v                                  ;         ;
; alu_flags.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_flags.v                                  ;         ;
; alu_core.v                                   ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_core.v                                   ;         ;
; alu_control.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v                                ;         ;
; alu_bit_select.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_bit_select.v                             ;         ;
; alu.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v                                        ;         ;
; address_pins.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v                               ;         ;
; address_mux.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_mux.v                                ;         ;
; address_latch.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_latch.v                              ;         ;
; customComputer.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v                             ;         ;
; rom.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/rom.v                                        ;         ;
; vga_pll.v                                    ; yes             ; User Wizard-Generated File                            ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vga_pll.v                                    ; vga_pll ;
; vga_pll/vga_pll_0002.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vga_pll/vga_pll_0002.v                       ; vga_pll ;
; vgaController.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v                              ;         ;
; vram.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vram.v                                       ;         ;
; spriteRom.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/spriteRom.v                                  ;         ;
; cram.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cram.v                                       ;         ;
; cramController.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v                             ;         ;
; charRom.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/charRom.v                                    ;         ;
; exec_matrix_compiled.vh                      ; yes             ; Auto-Found Unspecified File                           ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/exec_matrix_compiled.vh                      ;         ;
; temp_wires.vh                                ; yes             ; Auto-Found Unspecified File                           ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/temp_wires.vh                                ;         ;
; exec_zero.vh                                 ; yes             ; Auto-Found Unspecified File                           ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/exec_zero.vh                                 ;         ;
; exec_module.vh                               ; yes             ; Auto-Found Unspecified File                           ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/exec_module.vh                               ;         ;
; core.vh                                      ; yes             ; Auto-Found Unspecified File                           ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/core.vh                                      ;         ;
; globals.vh                                   ; yes             ; Auto-Found Unspecified File                           ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/globals.vh                                   ;         ;
; coremodules.vh                               ; yes             ; Auto-Found Unspecified File                           ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh                               ;         ;
; altera_pll.v                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v                                     ;         ;
; altsyncram.tdf                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; aglobal221.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                   ;         ;
; a_rdenreg.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; altdpram.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; db/altsyncram_fds1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_fds1.tdf                       ;         ;
; db/customcomputer.ram0_vram_2e5ea71f.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/customcomputer.ram0_vram_2e5ea71f.hdl.mif ;         ;
; db/altsyncram_jds1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_jds1.tdf                       ;         ;
; db/customcomputer.ram0_vram_d43fda77.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/customcomputer.ram0_vram_d43fda77.hdl.mif ;         ;
; db/altsyncram_9bs1.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf                       ;         ;
; db/customcomputer.ram0_ram_4b7593a9.hdl.mif  ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/customcomputer.ram0_ram_4b7593a9.hdl.mif  ;         ;
; db/decode_cla.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/decode_cla.tdf                            ;         ;
; db/mux_sfb.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/mux_sfb.tdf                               ;         ;
+----------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                           ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Estimate of Logic utilization (ALMs needed) ; 11315                   ;
;                                             ;                         ;
; Combinational ALUT usage for logic          ; 13909                   ;
;     -- 7 input functions                    ; 1670                    ;
;     -- 6 input functions                    ; 7011                    ;
;     -- 5 input functions                    ; 2110                    ;
;     -- 4 input functions                    ; 1730                    ;
;     -- <=3 input functions                  ; 1388                    ;
;                                             ;                         ;
; Dedicated logic registers                   ; 627                     ;
;                                             ;                         ;
; I/O pins                                    ; 28                      ;
; Total MLAB memory bits                      ; 0                       ;
; Total block memory bits                     ; 300544                  ;
;                                             ;                         ;
; Total DSP Blocks                            ; 0                       ;
;                                             ;                         ;
; Total PLLs                                  ; 1                       ;
;     -- PLLs                                 ; 1                       ;
;                                             ;                         ;
; Maximum fan-out node                        ; vgaController:vC|Add8~1 ;
; Maximum fan-out                             ; 1653                    ;
; Total fan-out                               ; 77709                   ;
; Average fan-out                             ; 5.30                    ;
+---------------------------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                         ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |customComputer                              ; 13909 (110)         ; 627 (35)                  ; 300544            ; 0          ; 28   ; 0            ; |customComputer                                                                                                             ; customComputer   ; work         ;
;    |ram:ram_inst|                            ; 14 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |customComputer|ram:ram_inst                                                                                                ; ram              ; work         ;
;       |altsyncram:mem_rtl_0|                 ; 14 (0)              ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |customComputer|ram:ram_inst|altsyncram:mem_rtl_0                                                                           ; altsyncram       ; work         ;
;          |altsyncram_9bs1:auto_generated|    ; 14 (0)              ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |customComputer|ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated                                            ; altsyncram_9bs1  ; work         ;
;             |decode_cla:decode2|             ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|decode_cla:decode2                         ; decode_cla       ; work         ;
;             |mux_sfb:mux3|                   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|mux_sfb:mux3                               ; mux_sfb          ; work         ;
;    |rom:rom_inst|                            ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|rom:rom_inst                                                                                                ; rom              ; work         ;
;    |vgaController:vC|                        ; 12240 (152)         ; 244 (20)                  ; 38400             ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC                                                                                            ; vgaController    ; work         ;
;       |cramController:cRram_inst|            ; 731 (571)           ; 224 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|cramController:cRram_inst                                                                  ; cramController   ; work         ;
;          |cram:cram1|                        ; 39 (39)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|cramController:cRram_inst|cram:cram1                                                       ; cram             ; work         ;
;          |cram:cram2|                        ; 41 (41)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|cramController:cRram_inst|cram:cram2                                                       ; cram             ; work         ;
;          |cram:cram3|                        ; 39 (39)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|cramController:cRram_inst|cram:cram3                                                       ; cram             ; work         ;
;          |cram:cram4|                        ; 41 (41)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|cramController:cRram_inst|cram:cram4                                                       ; cram             ; work         ;
;       |spriteRom:spriteRom_inst|             ; 11357 (11357)       ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|spriteRom:spriteRom_inst                                                                   ; spriteRom        ; work         ;
;       |vram:vram_L1|                         ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|vram:vram_L1                                                                               ; vram             ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_0                                                          ; altsyncram       ; work         ;
;             |altsyncram_jds1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_0|altsyncram_jds1:auto_generated                           ; altsyncram_jds1  ; work         ;
;          |altsyncram:mem_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_1                                                          ; altsyncram       ; work         ;
;             |altsyncram_jds1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_1|altsyncram_jds1:auto_generated                           ; altsyncram_jds1  ; work         ;
;       |vram:vram_L2|                         ; 0 (0)               ; 0 (0)                     ; 19200             ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|vram:vram_L2                                                                               ; vram             ; work         ;
;          |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_0                                                          ; altsyncram       ; work         ;
;             |altsyncram_fds1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_0|altsyncram_fds1:auto_generated                           ; altsyncram_fds1  ; work         ;
;          |altsyncram:mem_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_1                                                          ; altsyncram       ; work         ;
;             |altsyncram_fds1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 9600              ; 0          ; 0    ; 0            ; |customComputer|vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_1|altsyncram_fds1:auto_generated                           ; altsyncram_fds1  ; work         ;
;    |vga_pll:clkControl|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|vga_pll:clkControl                                                                                          ; vga_pll          ; vga_pll      ;
;       |vga_pll_0002:vga_pll_inst|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|vga_pll:clkControl|vga_pll_0002:vga_pll_inst                                                                ; vga_pll_0002     ; vga_pll      ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|vga_pll:clkControl|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i                                        ; altera_pll       ; work         ;
;    |z80_top_direct_n:inst1|                  ; 1524 (0)            ; 346 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1                                                                                      ; z80_top_direct_n ; work         ;
;       |address_latch:address_latch_|         ; 74 (31)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|address_latch:address_latch_                                                         ; address_latch    ; work         ;
;          |address_mux:b2v_inst7|             ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|address_latch:address_latch_|address_mux:b2v_inst7                                   ; address_mux      ; work         ;
;          |inc_dec:b2v_inst_inc_dec|          ; 27 (23)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec                                ; inc_dec          ; work         ;
;             |inc_dec_2bit:b2v_dual_adder_0|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_0  ; inc_dec_2bit     ; work         ;
;             |inc_dec_2bit:b2v_dual_adder_10| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_10 ; inc_dec_2bit     ; work         ;
;             |inc_dec_2bit:b2v_dual_adder_2|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_2  ; inc_dec_2bit     ; work         ;
;             |inc_dec_2bit:b2v_dual_adder_7|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_7  ; inc_dec_2bit     ; work         ;
;       |address_pins:address_pins_|           ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|address_pins:address_pins_                                                           ; address_pins     ; work         ;
;       |alu:alu_|                             ; 139 (81)            ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|alu:alu_                                                                             ; alu              ; work         ;
;          |alu_core:b2v_core|                 ; 24 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|alu:alu_|alu_core:b2v_core                                                           ; alu_core         ; work         ;
;             |alu_slice:b2v_alu_slice_bit_0|  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|alu:alu_|alu_core:b2v_core|alu_slice:b2v_alu_slice_bit_0                             ; alu_slice        ; work         ;
;             |alu_slice:b2v_alu_slice_bit_1|  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|alu:alu_|alu_core:b2v_core|alu_slice:b2v_alu_slice_bit_1                             ; alu_slice        ; work         ;
;             |alu_slice:b2v_alu_slice_bit_2|  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|alu:alu_|alu_core:b2v_core|alu_slice:b2v_alu_slice_bit_2                             ; alu_slice        ; work         ;
;             |alu_slice:b2v_alu_slice_bit_3|  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|alu:alu_|alu_core:b2v_core|alu_slice:b2v_alu_slice_bit_3                             ; alu_slice        ; work         ;
;          |alu_mux_2z:b2v_op1_latch_mux_high| ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|alu:alu_|alu_mux_2z:b2v_op1_latch_mux_high                                           ; alu_mux_2z       ; work         ;
;          |alu_mux_3z:b2v_op1_latch_mux_low|  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|alu:alu_|alu_mux_3z:b2v_op1_latch_mux_low                                            ; alu_mux_3z       ; work         ;
;          |alu_mux_3z:b2v_op2_latch_mux_high| ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|alu:alu_|alu_mux_3z:b2v_op2_latch_mux_high                                           ; alu_mux_3z       ; work         ;
;          |alu_mux_3z:b2v_op2_latch_mux_low|  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|alu:alu_|alu_mux_3z:b2v_op2_latch_mux_low                                            ; alu_mux_3z       ; work         ;
;       |alu_control:alu_control_|             ; 36 (34)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|alu_control:alu_control_                                                             ; alu_control      ; work         ;
;          |alu_mux_4:b2v_inst_cond_mux|       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|alu_control:alu_control_|alu_mux_4:b2v_inst_cond_mux                                 ; alu_mux_4        ; work         ;
;          |alu_mux_8:b2v_inst_shift_mux|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|alu_control:alu_control_|alu_mux_8:b2v_inst_shift_mux                                ; alu_mux_8        ; work         ;
;       |alu_flags:alu_flags_|                 ; 52 (52)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|alu_flags:alu_flags_                                                                 ; alu_flags        ; work         ;
;       |bus_control:bus_control_|             ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|bus_control:bus_control_                                                             ; bus_control      ; work         ;
;       |data_pins:data_pins_|                 ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|data_pins:data_pins_                                                                 ; data_pins        ; work         ;
;       |data_switch:sw2_|                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|data_switch:sw2_                                                                     ; data_switch      ; work         ;
;       |data_switch_mask:sw1_|                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|data_switch_mask:sw1_                                                                ; data_switch_mask ; work         ;
;       |decode_state:decode_state_|           ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|decode_state:decode_state_                                                           ; decode_state     ; work         ;
;       |execute:execute_|                     ; 810 (810)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|execute:execute_                                                                     ; execute          ; work         ;
;       |interrupts:interrupts_|               ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|interrupts:interrupts_                                                               ; interrupts       ; work         ;
;       |ir:ir_|                               ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|ir:ir_                                                                               ; ir               ; work         ;
;       |memory_ifc:memory_ifc_|               ; 5 (5)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|memory_ifc:memory_ifc_                                                               ; memory_ifc       ; work         ;
;       |pin_control:pin_control_|             ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|pin_control:pin_control_                                                             ; pin_control      ; work         ;
;       |pla_decode:pla_decode_|               ; 70 (70)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|pla_decode:pla_decode_                                                               ; pla_decode       ; work         ;
;       |reg_control:reg_control_|             ; 29 (29)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_control:reg_control_                                                             ; reg_control      ; work         ;
;       |reg_file:reg_file_|                   ; 247 (220)           ; 224 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_                                                                   ; reg_file         ; work         ;
;          |reg_latch:b2v_latch_af2_hi|        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_hi                                        ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_af2_lo|        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_lo                                        ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_af_hi|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af_hi                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_af_lo|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af_lo                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_bc2_hi|        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_bc2_hi                                        ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_bc2_lo|        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_bc2_lo                                        ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_bc_hi|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_bc_hi                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_bc_lo|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_bc_lo                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_de2_hi|        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_de2_hi                                        ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_de2_lo|        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_de2_lo                                        ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_de_hi|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_de_hi                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_de_lo|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_de_lo                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_hl2_hi|        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_hl2_hi                                        ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_hl2_lo|        ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_hl2_lo                                        ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_hl_hi|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_hl_hi                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_hl_lo|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_hl_lo                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_ir_hi|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_ir_hi                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_ir_lo|         ; 4 (4)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_ir_lo                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_ix_hi|         ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_ix_hi                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_ix_lo|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_ix_lo                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_iy_hi|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_iy_hi                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_iy_lo|         ; 3 (3)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_iy_lo                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_pc_hi|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_pc_hi                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_pc_lo|         ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_pc_lo                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_sp_hi|         ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_sp_hi                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_sp_lo|         ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_sp_lo                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_wz_hi|         ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_wz_hi                                         ; reg_latch        ; work         ;
;          |reg_latch:b2v_latch_wz_lo|         ; 4 (4)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_wz_lo                                         ; reg_latch        ; work         ;
;       |resets:resets_|                       ; 4 (4)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|resets:resets_                                                                       ; resets           ; work         ;
;       |sequencer:sequencer_|                 ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |customComputer|z80_top_direct_n:inst1|sequencer:sequencer_                                                                 ; sequencer        ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; Name                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                          ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+
; ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 50823        ; 8            ; 50823        ; 8            ; 406584 ; db/customComputer.ram0_ram_4b7593a9.hdl.mif  ;
; vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_0|altsyncram_jds1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1200         ; 8            ; 1200         ; 8            ; 9600   ; db/customComputer.ram0_vram_d43fda77.hdl.mif ;
; vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_1|altsyncram_jds1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1200         ; 8            ; 1200         ; 8            ; 9600   ; db/customComputer.ram0_vram_d43fda77.hdl.mif ;
; vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_0|altsyncram_fds1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1200         ; 8            ; 1200         ; 8            ; 9600   ; db/customComputer.ram0_vram_2e5ea71f.hdl.mif ;
; vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_1|altsyncram_fds1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1200         ; 8            ; 1200         ; 8            ; 9600   ; db/customComputer.ram0_vram_2e5ea71f.hdl.mif ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-----------------+
; Altera ; altera_pll   ; 22.1    ; N/A          ; N/A          ; |customComputer|vga_pll:clkControl ; vga_pll.v       ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+-----------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                     ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------+----------------------------------------+
; z80_top_direct_n:inst1|interrupts:interrupts_|iff1                                ; Lost fanout                            ;
; z80_top_direct_n:inst1|interrupts:interrupts_|nmi_armed                           ; Stuck at GND due to stuck port clock   ;
; z80_top_direct_n:inst1|interrupts:interrupts_|in_nmi_ALTERA_SYNTHESIZED           ; Stuck at GND due to stuck port data_in ;
; z80_top_direct_n:inst1|interrupts:interrupts_|int_armed                           ; Stuck at GND due to stuck port data_in ;
; z80_top_direct_n:inst1|clk_delay:clk_delay_|SYNTHESIZED_WIRE_9                    ; Stuck at GND due to stuck port data_in ;
; z80_top_direct_n:inst1|memory_ifc:memory_ifc_|wait_iorqinta                       ; Lost fanout                            ;
; z80_top_direct_n:inst1|clk_delay:clk_delay_|SYNTHESIZED_WIRE_8                    ; Stuck at GND due to stuck port data_in ;
; z80_top_direct_n:inst1|clk_delay:clk_delay_|hold_clk_busrq_ALTERA_SYNTHESIZED     ; Stuck at GND due to stuck port data_in ;
; z80_top_direct_n:inst1|interrupts:interrupts_|DFFE_inst44                         ; Stuck at GND due to stuck port data_in ;
; z80_top_direct_n:inst1|interrupts:interrupts_|im2                                 ; Lost fanout                            ;
; z80_top_direct_n:inst1|interrupts:interrupts_|im1                                 ; Lost fanout                            ;
; z80_top_direct_n:inst1|clk_delay:clk_delay_|SYNTHESIZED_WIRE_7                    ; Stuck at GND due to stuck port data_in ;
; z80_top_direct_n:inst1|clk_delay:clk_delay_|DFF_inst5                             ; Stuck at GND due to stuck port data_in ;
; LEDR[2]~reg0                                                                      ; Stuck at GND due to stuck port data_in ;
; LEDR[3]~reg0                                                                      ; Stuck at GND due to stuck port data_in ;
; LEDR[4]~reg0                                                                      ; Stuck at GND due to stuck port data_in ;
; LEDR[5]~reg0                                                                      ; Stuck at GND due to stuck port data_in ;
; LEDR[7]~reg0                                                                      ; Stuck at GND due to stuck port data_in ;
; LEDR[8]~reg0                                                                      ; Stuck at GND due to stuck port data_in ;
; LEDR[9]~reg0                                                                      ; Stuck at GND due to stuck port data_in ;
; ps2_out[2..5,7]                                                                   ; Stuck at GND due to stuck port data_in ;
; ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|address_reg_b[2] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 26                                            ;                                        ;
+-----------------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                         ;
+-------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                                                           ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+-------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; z80_top_direct_n:inst1|interrupts:interrupts_|in_nmi_ALTERA_SYNTHESIZED ; Stuck at GND              ; z80_top_direct_n:inst1|interrupts:interrupts_|int_armed,                      ;
;                                                                         ; due to stuck port data_in ; z80_top_direct_n:inst1|clk_delay:clk_delay_|SYNTHESIZED_WIRE_7                ;
; z80_top_direct_n:inst1|clk_delay:clk_delay_|SYNTHESIZED_WIRE_9          ; Stuck at GND              ; z80_top_direct_n:inst1|memory_ifc:memory_ifc_|wait_iorqinta                   ;
;                                                                         ; due to stuck port data_in ;                                                                               ;
; z80_top_direct_n:inst1|clk_delay:clk_delay_|SYNTHESIZED_WIRE_8          ; Stuck at GND              ; z80_top_direct_n:inst1|clk_delay:clk_delay_|hold_clk_busrq_ALTERA_SYNTHESIZED ;
;                                                                         ; due to stuck port data_in ;                                                                               ;
+-------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 627   ;
; Number of registers using Synchronous Clear  ; 36    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 82    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 507   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Inverted Register Statistics                                              ;
+-----------------------------------------------------------------+---------+
; Inverted Register                                               ; Fan out ;
+-----------------------------------------------------------------+---------+
; vgaController:vC|cramController:cRram_inst|cram:cram3|mem[1][0] ; 3       ;
; vgaController:vC|cramController:cRram_inst|cram:cram3|mem[3][0] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram3|mem[0][0] ; 2       ;
; vgaController:vC|cramController:cRram_inst|cram:cram3|mem[4][2] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram3|mem[4][3] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram3|mem[4][7] ; 3       ;
; vgaController:vC|cramController:cRram_inst|cram:cram3|mem[2][2] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram3|mem[2][3] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram3|mem[2][7] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram4|mem[1][0] ; 3       ;
; vgaController:vC|cramController:cRram_inst|cram:cram4|mem[3][0] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram4|mem[0][0] ; 2       ;
; vgaController:vC|cramController:cRram_inst|cram:cram4|mem[4][2] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram4|mem[4][3] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram4|mem[4][5] ; 3       ;
; vgaController:vC|cramController:cRram_inst|cram:cram4|mem[4][7] ; 3       ;
; vgaController:vC|cramController:cRram_inst|cram:cram4|mem[2][2] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram4|mem[2][3] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram4|mem[2][5] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram4|mem[2][7] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram1|mem[1][0] ; 3       ;
; vgaController:vC|cramController:cRram_inst|cram:cram1|mem[3][0] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram1|mem[0][0] ; 2       ;
; vgaController:vC|cramController:cRram_inst|cram:cram1|mem[4][2] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram1|mem[4][3] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram1|mem[4][5] ; 3       ;
; vgaController:vC|cramController:cRram_inst|cram:cram1|mem[2][3] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram1|mem[2][2] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram1|mem[2][5] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram2|mem[1][0] ; 3       ;
; vgaController:vC|cramController:cRram_inst|cram:cram2|mem[3][0] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram2|mem[0][0] ; 2       ;
; vgaController:vC|cramController:cRram_inst|cram:cram2|mem[4][2] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram2|mem[4][3] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram2|mem[4][4] ; 3       ;
; vgaController:vC|cramController:cRram_inst|cram:cram2|mem[4][6] ; 3       ;
; vgaController:vC|cramController:cRram_inst|cram:cram2|mem[2][3] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram2|mem[2][2] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram2|mem[2][4] ; 4       ;
; vgaController:vC|cramController:cRram_inst|cram:cram2|mem[2][6] ; 4       ;
; z80_top_direct_n:inst1|sequencer:sequencer_|DFFE_T1_ff          ; 32      ;
; dataIndex[0]                                                    ; 13      ;
; vgaController:vC|cramController:cRram_inst|cram:cram1|mem[5][3] ; 2       ;
; vgaController:vC|cramController:cRram_inst|cram:cram1|mem[5][2] ; 2       ;
; vgaController:vC|cramController:cRram_inst|cram:cram2|mem[5][3] ; 2       ;
; vgaController:vC|cramController:cRram_inst|cram:cram2|mem[5][2] ; 2       ;
; vgaController:vC|cramController:cRram_inst|cram:cram4|mem[5][3] ; 2       ;
; vgaController:vC|cramController:cRram_inst|cram:cram4|mem[5][2] ; 2       ;
; z80_top_direct_n:inst1|sequencer:sequencer_|DFFE_M1_ff          ; 20      ;
; z80_top_direct_n:inst1|resets:resets_|SYNTHESIZED_WIRE_12       ; 61      ;
; z80_top_direct_n:inst1|memory_ifc:memory_ifc_|DFFE_m1_ff1       ; 1       ;
; vgaController:vC|cramController:cRram_inst|cram:cram3|mem[5][3] ; 2       ;
; vgaController:vC|cramController:cRram_inst|cram:cram3|mem[5][2] ; 2       ;
; z80_top_direct_n:inst1|resets:resets_|x1                        ; 2       ;
; z80_top_direct_n:inst1|fpga_reset                               ; 2       ;
; Total number of inverted registers = 55                         ;         ;
+-----------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                 ;
+---------------------------------------------+-----------------------------------------+------+
; Register Name                               ; Megafunction                            ; Type ;
+---------------------------------------------+-----------------------------------------+------+
; vgaController:vC|vram:vram_L2|cpu_out[0..7] ; vgaController:vC|vram:vram_L2|mem_rtl_0 ; RAM  ;
; vgaController:vC|vram:vram_L2|vga_out[0..7] ; vgaController:vC|vram:vram_L2|mem_rtl_1 ; RAM  ;
; vgaController:vC|vram:vram_L1|cpu_out[0..7] ; vgaController:vC|vram:vram_L1|mem_rtl_0 ; RAM  ;
; vgaController:vC|vram:vram_L1|vga_out[0..7] ; vgaController:vC|vram:vram_L1|mem_rtl_1 ; RAM  ;
; ram:ram_inst|data_out[0..7]                 ; ram:ram_inst|mem_rtl_0                  ; RAM  ;
+---------------------------------------------+-----------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |customComputer|debounceCounter[3]                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |customComputer|z80_top_direct_n:inst1|address_pins:address_pins_|DFFE_apin_latch[15] ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |customComputer|vgaController:vC|cramController:cRram_inst|cram:cram1|cpu_out[2]      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |customComputer|vgaController:vC|cramController:cRram_inst|cram:cram2|cpu_out[2]      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |customComputer|vgaController:vC|cramController:cRram_inst|cram:cram3|cpu_out[3]      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |customComputer|vgaController:vC|cramController:cRram_inst|cram:cram4|cpu_out[3]      ;
; 7:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |customComputer|vgaController:vC|v_green[0]                                           ;
; 10:1               ; 5 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |customComputer|data_bus[7]                                                           ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |customComputer|data_bus[6]                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_0|altsyncram_fds1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_1|altsyncram_fds1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_0|altsyncram_jds1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_1|altsyncram_jds1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------+
; Assignment                      ; Value              ; From ; To                        ;
+---------------------------------+--------------------+------+---------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                         ;
+---------------------------------+--------------------+------+---------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |customComputer ;
+----------------+-------------------------+-------------------------------------+
; Parameter Name ; Value                   ; Type                                ;
+----------------+-------------------------+-------------------------------------+
; ROM_FILENAME   ; ../../roms/rom.hex      ; String                              ;
; RAM_FILENAME   ; ../../roms/emptyRam.hex ; String                              ;
+----------------+-------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst ;
+----------------+-------------------------+----------------+
; Parameter Name ; Value                   ; Type           ;
+----------------+-------------------------+----------------+
; RAM_FILENAME   ; ../../roms/emptyRam.hex ; String         ;
+----------------+-------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst ;
+----------------+--------------------+---------------------+
; Parameter Name ; Value              ; Type                ;
+----------------+--------------------+---------------------+
; ROM_FILENAME   ; ../../roms/rom.hex ; String              ;
+----------------+--------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll:clkControl|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                              ;
+--------------------------------------+------------------------+---------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                            ;
; fractional_vco_multiplier            ; false                  ; String                                            ;
; pll_type                             ; General                ; String                                            ;
; pll_subtype                          ; General                ; String                                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                                    ;
; operation_mode                       ; direct                 ; String                                            ;
; deserialization_factor               ; 4                      ; Signed Integer                                    ;
; data_rate                            ; 0                      ; Signed Integer                                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                    ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                            ;
; phase_shift0                         ; 0 ps                   ; String                                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                                            ;
; phase_shift1                         ; 0 ps                   ; String                                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                                            ;
; phase_shift2                         ; 0 ps                   ; String                                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                                            ;
; phase_shift3                         ; 0 ps                   ; String                                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                                            ;
; phase_shift4                         ; 0 ps                   ; String                                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                                            ;
; phase_shift5                         ; 0 ps                   ; String                                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                                            ;
; phase_shift6                         ; 0 ps                   ; String                                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                                            ;
; phase_shift7                         ; 0 ps                   ; String                                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                                            ;
; phase_shift8                         ; 0 ps                   ; String                                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                                            ;
; phase_shift9                         ; 0 ps                   ; String                                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                                            ;
; phase_shift10                        ; 0 ps                   ; String                                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                                            ;
; phase_shift11                        ; 0 ps                   ; String                                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                                            ;
; phase_shift12                        ; 0 ps                   ; String                                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                                            ;
; phase_shift13                        ; 0 ps                   ; String                                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                                            ;
; phase_shift14                        ; 0 ps                   ; String                                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                                            ;
; phase_shift15                        ; 0 ps                   ; String                                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                                            ;
; phase_shift16                        ; 0 ps                   ; String                                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                                            ;
; phase_shift17                        ; 0 ps                   ; String                                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                                    ;
; clock_name_0                         ;                        ; String                                            ;
; clock_name_1                         ;                        ; String                                            ;
; clock_name_2                         ;                        ; String                                            ;
; clock_name_3                         ;                        ; String                                            ;
; clock_name_4                         ;                        ; String                                            ;
; clock_name_5                         ;                        ; String                                            ;
; clock_name_6                         ;                        ; String                                            ;
; clock_name_7                         ;                        ; String                                            ;
; clock_name_8                         ;                        ; String                                            ;
; clock_name_global_0                  ; false                  ; String                                            ;
; clock_name_global_1                  ; false                  ; String                                            ;
; clock_name_global_2                  ; false                  ; String                                            ;
; clock_name_global_3                  ; false                  ; String                                            ;
; clock_name_global_4                  ; false                  ; String                                            ;
; clock_name_global_5                  ; false                  ; String                                            ;
; clock_name_global_6                  ; false                  ; String                                            ;
; clock_name_global_7                  ; false                  ; String                                            ;
; clock_name_global_8                  ; false                  ; String                                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; m_cnt_bypass_en                      ; false                  ; String                                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                    ;
; n_cnt_bypass_en                      ; false                  ; String                                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en0                     ; false                  ; String                                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en1                     ; false                  ; String                                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en2                     ; false                  ; String                                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en3                     ; false                  ; String                                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en4                     ; false                  ; String                                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en5                     ; false                  ; String                                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en6                     ; false                  ; String                                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en7                     ; false                  ; String                                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en8                     ; false                  ; String                                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en9                     ; false                  ; String                                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en10                    ; false                  ; String                                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en11                    ; false                  ; String                                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en12                    ; false                  ; String                                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en13                    ; false                  ; String                                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en14                    ; false                  ; String                                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en15                    ; false                  ; String                                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en16                    ; false                  ; String                                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                    ;
; c_cnt_bypass_en17                    ; false                  ; String                                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                                    ;
; pll_slf_rst                          ; false                  ; String                                            ;
; pll_bw_sel                           ; low                    ; String                                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                            ;
; mimic_fbclk_type                     ; gclk                   ; String                                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                            ;
+--------------------------------------+------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vC ;
+---------------------+----------------------------+------------+
; Parameter Name      ; Value                      ; Type       ;
+---------------------+----------------------------+------------+
; CHAR_ROM_FILENAME   ; ../../roms/charSprites.bin ; String     ;
; SPRITE_ROM_FILENAME ; ../../roms/sprites.bin     ; String     ;
; VRAML1_FILENAME     ; ../../roms/vramL1.hex      ; String     ;
; VRAML2_FILENAME     ; ../../roms/vramL2.hex      ; String     ;
+---------------------+----------------------------+------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vC|vram:vram_L1 ;
+----------------+-----------------------+-----------------------------------+
; Parameter Name ; Value                 ; Type                              ;
+----------------+-----------------------+-----------------------------------+
; VRAM_FILENAME  ; ../../roms/vramL1.hex ; String                            ;
+----------------+-----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vC|vram:vram_L2 ;
+----------------+-----------------------+-----------------------------------+
; Parameter Name ; Value                 ; Type                              ;
+----------------+-----------------------+-----------------------------------+
; VRAM_FILENAME  ; ../../roms/vramL2.hex ; String                            ;
+----------------+-----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vC|cramController:cRram_inst ;
+----------------+----------------------+-------------------------------------------------+
; Parameter Name ; Value                ; Type                                            ;
+----------------+----------------------+-------------------------------------------------+
; CRAM1_FILENAME ; ../../roms/cram1.hex ; String                                          ;
; CRAM2_FILENAME ; ../../roms/cram2.hex ; String                                          ;
; CRAM3_FILENAME ; ../../roms/cram3.hex ; String                                          ;
; CRAM4_FILENAME ; ../../roms/cram4.hex ; String                                          ;
+----------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vC|cramController:cRram_inst|cram:cram1 ;
+----------------+----------------------+------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                       ;
+----------------+----------------------+------------------------------------------------------------+
; CRAM_FILENAME  ; ../../roms/cram1.hex ; String                                                     ;
+----------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vC|cramController:cRram_inst|cram:cram2 ;
+----------------+----------------------+------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                       ;
+----------------+----------------------+------------------------------------------------------------+
; CRAM_FILENAME  ; ../../roms/cram2.hex ; String                                                     ;
+----------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vC|cramController:cRram_inst|cram:cram3 ;
+----------------+----------------------+------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                       ;
+----------------+----------------------+------------------------------------------------------------+
; CRAM_FILENAME  ; ../../roms/cram3.hex ; String                                                     ;
+----------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vC|cramController:cRram_inst|cram:cram4 ;
+----------------+----------------------+------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                       ;
+----------------+----------------------+------------------------------------------------------------+
; CRAM_FILENAME  ; ../../roms/cram4.hex ; String                                                     ;
+----------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vC|charRom:charRom_inst ;
+-------------------+----------------------------+-----------------------------------+
; Parameter Name    ; Value                      ; Type                              ;
+-------------------+----------------------------+-----------------------------------+
; CHAR_ROM_FILENAME ; ../../roms/charSprites.bin ; String                            ;
+-------------------+----------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:vC|spriteRom:spriteRom_inst ;
+---------------------+------------------------+-----------------------------------------+
; Parameter Name      ; Value                  ; Type                                    ;
+---------------------+------------------------+-----------------------------------------+
; SPRITE_ROM_FILENAME ; ../../roms/sprites.bin ; String                                  ;
+---------------------+------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------+
; Parameter Name                     ; Value                                        ; Type            ;
+------------------------------------+----------------------------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped         ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped         ;
; WIDTH_A                            ; 8                                            ; Untyped         ;
; WIDTHAD_A                          ; 11                                           ; Untyped         ;
; NUMWORDS_A                         ; 1200                                         ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped         ;
; WIDTH_B                            ; 8                                            ; Untyped         ;
; WIDTHAD_B                          ; 11                                           ; Untyped         ;
; NUMWORDS_B                         ; 1200                                         ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped         ;
; BYTE_SIZE                          ; 8                                            ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped         ;
; INIT_FILE                          ; db/customComputer.ram0_vram_2e5ea71f.hdl.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped         ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_fds1                              ; Untyped         ;
+------------------------------------+----------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_1 ;
+------------------------------------+----------------------------------------------+-----------------+
; Parameter Name                     ; Value                                        ; Type            ;
+------------------------------------+----------------------------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped         ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped         ;
; WIDTH_A                            ; 8                                            ; Untyped         ;
; WIDTHAD_A                          ; 11                                           ; Untyped         ;
; NUMWORDS_A                         ; 1200                                         ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped         ;
; WIDTH_B                            ; 8                                            ; Untyped         ;
; WIDTHAD_B                          ; 11                                           ; Untyped         ;
; NUMWORDS_B                         ; 1200                                         ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped         ;
; BYTE_SIZE                          ; 8                                            ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped         ;
; INIT_FILE                          ; db/customComputer.ram0_vram_2e5ea71f.hdl.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped         ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_fds1                              ; Untyped         ;
+------------------------------------+----------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------+
; Parameter Name                     ; Value                                        ; Type            ;
+------------------------------------+----------------------------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped         ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped         ;
; WIDTH_A                            ; 8                                            ; Untyped         ;
; WIDTHAD_A                          ; 11                                           ; Untyped         ;
; NUMWORDS_A                         ; 1200                                         ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped         ;
; WIDTH_B                            ; 8                                            ; Untyped         ;
; WIDTHAD_B                          ; 11                                           ; Untyped         ;
; NUMWORDS_B                         ; 1200                                         ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped         ;
; BYTE_SIZE                          ; 8                                            ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped         ;
; INIT_FILE                          ; db/customComputer.ram0_vram_d43fda77.hdl.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped         ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_jds1                              ; Untyped         ;
+------------------------------------+----------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_1 ;
+------------------------------------+----------------------------------------------+-----------------+
; Parameter Name                     ; Value                                        ; Type            ;
+------------------------------------+----------------------------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped         ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped         ;
; WIDTH_A                            ; 8                                            ; Untyped         ;
; WIDTHAD_A                          ; 11                                           ; Untyped         ;
; NUMWORDS_A                         ; 1200                                         ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped         ;
; WIDTH_B                            ; 8                                            ; Untyped         ;
; WIDTHAD_B                          ; 11                                           ; Untyped         ;
; NUMWORDS_B                         ; 1200                                         ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped         ;
; BYTE_SIZE                          ; 8                                            ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped         ;
; INIT_FILE                          ; db/customComputer.ram0_vram_d43fda77.hdl.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped         ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_jds1                              ; Untyped         ;
+------------------------------------+----------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:ram_inst|altsyncram:mem_rtl_0                ;
+------------------------------------+---------------------------------------------+----------------+
; Parameter Name                     ; Value                                       ; Type           ;
+------------------------------------+---------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                   ; Untyped        ;
; WIDTH_A                            ; 8                                           ; Untyped        ;
; WIDTHAD_A                          ; 16                                          ; Untyped        ;
; NUMWORDS_A                         ; 50823                                       ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped        ;
; WIDTH_B                            ; 8                                           ; Untyped        ;
; WIDTHAD_B                          ; 16                                          ; Untyped        ;
; NUMWORDS_B                         ; 50823                                       ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped        ;
; INIT_FILE                          ; db/customComputer.ram0_ram_4b7593a9.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_9bs1                             ; Untyped        ;
+------------------------------------+---------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 5                                                  ;
; Entity Instance                           ; vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 1200                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 8                                                  ;
;     -- NUMWORDS_B                         ; 1200                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 1200                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 8                                                  ;
;     -- NUMWORDS_B                         ; 1200                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 1200                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 8                                                  ;
;     -- NUMWORDS_B                         ; 1200                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 1200                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 8                                                  ;
;     -- NUMWORDS_B                         ; 1200                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; ram:ram_inst|altsyncram:mem_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 50823                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 8                                                  ;
;     -- NUMWORDS_B                         ; 50823                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
+-------------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vgaController:vC|charRom:charRom_inst"                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_R ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_G ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_B ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:ram_inst"                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr    ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; read_en ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "z80_top_direct_n:inst1|alu:alu_"                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; test_db_high ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; test_db_low  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "z80_top_direct_n:inst1|alu_flags:alu_flags_|alu_mux_4:b2v_inst_mux_cf2" ;
+------+-------+----------+--------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------+
; in3  ; Input ; Info     ; Stuck at GND                                                             ;
+------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "z80_top_direct_n:inst1|alu_control:alu_control_|alu_mux_8:b2v_inst_shift_mux" ;
+------+-------+----------+--------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------+
; in6  ; Input ; Info     ; Stuck at VCC                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "z80_top_direct_n:inst1|memory_ifc:memory_ifc_"                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wait_m1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "z80_top_direct_n:inst1"                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nWAIT      ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; nWAIT[-1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; nINT       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; nINT[-1]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; nNMI       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; nNMI[-1]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; nRESET     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; nRESET[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; nBUSRQ     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; nBUSRQ[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; nM1        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; nMREQ      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; nIORQ      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; nRFSH      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; nHALT      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; nBUSACK    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 627                         ;
;     CLR               ; 36                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 471                         ;
;     ENA CLR           ; 26                          ;
;     ENA CLR SCLR      ; 10                          ;
;     SCLR              ; 16                          ;
;     plain             ; 58                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 13911                       ;
;     arith             ; 384                         ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 235                         ;
;         2 data inputs ; 112                         ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 5                           ;
;     extend            ; 1670                        ;
;         7 data inputs ; 1670                        ;
;     normal            ; 11805                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 51                          ;
;         2 data inputs ; 388                         ;
;         3 data inputs ; 519                         ;
;         4 data inputs ; 1725                        ;
;         5 data inputs ; 2110                        ;
;         6 data inputs ; 7011                        ;
;     shared            ; 52                          ;
;         0 data inputs ; 4                           ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 32                          ;
; boundary_port         ; 28                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 13.00                       ;
; Average LUT depth     ; 9.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:22     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sun May 21 00:18:55 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off customComputer -c customComputer
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Warning (20031): Parallel compilation is enabled for 16 processors, but there are only 6 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file z80_top_direct_n.v
    Info (12023): Found entity 1: z80_top_direct_n File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/z80_top_direct_n.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file vcounter.v
    Info (12023): Found entity 1: VCounter File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/VCounter.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/test.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sequencer.v
    Info (12023): Found entity 1: sequencer File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/sequencer.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file resets.v
    Info (12023): Found entity 1: resets File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/resets.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file reg_latch.v
    Info (12023): Found entity 1: reg_latch File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_latch.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: reg_file File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file reg_control.v
    Info (12023): Found entity 1: reg_control File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_control.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ram.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ps2test.v
    Info (12023): Found entity 1: testbench File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ps2Test.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ps2.v
    Info (12023): Found entity 1: ps2 File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ps2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pla_decode.v
    Info (12023): Found entity 1: pla_decode File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/pla_decode.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file pin_control.v
    Info (12023): Found entity 1: pin_control File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/pin_control.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file memory_ifc.v
    Info (12023): Found entity 1: memory_ifc File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/memory_ifc.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file ir.v
    Info (12023): Found entity 1: ir File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ir.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file interrupts.v
    Info (12023): Found entity 1: interrupts File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/interrupts.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file inc_dec_2bit.v
    Info (12023): Found entity 1: inc_dec_2bit File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/inc_dec_2bit.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file inc_dec.v
    Info (12023): Found entity 1: inc_dec File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/inc_dec.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file hcounter.v
    Info (12023): Found entity 1: HCounter File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/HCounter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file execute.v
    Info (12023): Found entity 1: execute File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/execute.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file decode_state.v
    Info (12023): Found entity 1: decode_state File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/decode_state.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file data_switch_mask.v
    Info (12023): Found entity 1: data_switch_mask File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_switch_mask.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file data_switch.v
    Info (12023): Found entity 1: data_switch File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_switch.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file data_pins.v
    Info (12023): Found entity 1: data_pins File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_pins.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file control_pins_n.v
    Info (12023): Found entity 1: control_pins_n File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/control_pins_n.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file clk_delay.v
    Info (12023): Found entity 1: clk_delay File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/clk_delay.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file bus_switch.v
    Info (12023): Found entity 1: bus_switch File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/bus_switch.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file bus_control.v
    Info (12023): Found entity 1: bus_control File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/bus_control.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file alu_slice.v
    Info (12023): Found entity 1: alu_slice File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_slice.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file alu_shifter_core.v
    Info (12023): Found entity 1: alu_shifter_core File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_shifter_core.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file alu_select.v
    Info (12023): Found entity 1: alu_select File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_select.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file alu_prep_daa.v
    Info (12023): Found entity 1: alu_prep_daa File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_prep_daa.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file alu_mux_8.v
    Info (12023): Found entity 1: alu_mux_8 File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_8.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file alu_mux_4.v
    Info (12023): Found entity 1: alu_mux_4 File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_4.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file alu_mux_3z.v
    Info (12023): Found entity 1: alu_mux_3z File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_3z.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file alu_mux_2z.v
    Info (12023): Found entity 1: alu_mux_2z File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_2z.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file alu_mux_2.v
    Info (12023): Found entity 1: alu_mux_2 File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_mux_2.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file alu_flags.v
    Info (12023): Found entity 1: alu_flags File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_flags.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file alu_core.v
    Info (12023): Found entity 1: alu_core File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_core.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: alu_control File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file alu_bit_select.v
    Info (12023): Found entity 1: alu_bit_select File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_bit_select.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file address_pins.v
    Info (12023): Found entity 1: address_pins File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file address_mux.v
    Info (12023): Found entity 1: address_mux File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_mux.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file address_latch.v
    Info (12023): Found entity 1: address_latch File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_latch.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file customcomputer.v
    Info (12023): Found entity 1: customComputer File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/rom.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vga_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: vga_pll_0002 File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vga_pll/vga_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.v
    Info (12023): Found entity 1: vgaController File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vram.v
    Info (12023): Found entity 1: vram File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vram.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file spriterom.v
    Info (12023): Found entity 1: spriteRom File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/spriteRom.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cram.v
    Info (12023): Found entity 1: cram File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cram.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file cramcontroller.v
    Info (12023): Found entity 1: cramController File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file ps22.v
Info (12021): Found 1 design units, including 1 entities, in source file charrom.v
    Info (12023): Found entity 1: charRom File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/charRom.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at customComputer.v(186): created implicit net for "vga_clk" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 186
Warning (10236): Verilog HDL Implicit Net warning at vgaController.v(237): created implicit net for "is_charLayer" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 237
Warning (10222): Verilog HDL Parameter Declaration warning at customComputer.v(116): Parameter Declaration in module "customComputer" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 116
Warning (10222): Verilog HDL Parameter Declaration warning at vgaController.v(35): Parameter Declaration in module "vgaController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 35
Warning (10222): Verilog HDL Parameter Declaration warning at vgaController.v(36): Parameter Declaration in module "vgaController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 36
Warning (10222): Verilog HDL Parameter Declaration warning at vgaController.v(37): Parameter Declaration in module "vgaController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 37
Warning (10222): Verilog HDL Parameter Declaration warning at vgaController.v(38): Parameter Declaration in module "vgaController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 38
Warning (10222): Verilog HDL Parameter Declaration warning at vgaController.v(39): Parameter Declaration in module "vgaController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 39
Warning (10222): Verilog HDL Parameter Declaration warning at vgaController.v(40): Parameter Declaration in module "vgaController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at vgaController.v(41): Parameter Declaration in module "vgaController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 41
Warning (10222): Verilog HDL Parameter Declaration warning at vgaController.v(42): Parameter Declaration in module "vgaController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 42
Warning (10222): Verilog HDL Parameter Declaration warning at vgaController.v(44): Parameter Declaration in module "vgaController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 44
Warning (10222): Verilog HDL Parameter Declaration warning at vgaController.v(45): Parameter Declaration in module "vgaController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 45
Warning (10222): Verilog HDL Parameter Declaration warning at vgaController.v(46): Parameter Declaration in module "vgaController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 46
Warning (10222): Verilog HDL Parameter Declaration warning at vgaController.v(47): Parameter Declaration in module "vgaController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at vgaController.v(48): Parameter Declaration in module "vgaController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 48
Warning (10222): Verilog HDL Parameter Declaration warning at vgaController.v(49): Parameter Declaration in module "vgaController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 49
Warning (10222): Verilog HDL Parameter Declaration warning at cramController.v(36): Parameter Declaration in module "cramController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v Line: 36
Warning (10222): Verilog HDL Parameter Declaration warning at cramController.v(37): Parameter Declaration in module "cramController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v Line: 37
Warning (10222): Verilog HDL Parameter Declaration warning at cramController.v(38): Parameter Declaration in module "cramController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v Line: 38
Warning (10222): Verilog HDL Parameter Declaration warning at cramController.v(39): Parameter Declaration in module "cramController" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v Line: 39
Info (12127): Elaborating entity "customComputer" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at customComputer.v(123): object "newDataAvailable" assigned a value but never read File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 123
Warning (10230): Verilog HDL assignment warning at customComputer.v(162): truncated value with size 32 to match size of target (16) File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 162
Info (12128): Elaborating entity "z80_top_direct_n" for hierarchy "z80_top_direct_n:inst1" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 197
Info (12128): Elaborating entity "clk_delay" for hierarchy "z80_top_direct_n:inst1|clk_delay:clk_delay_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 33
Info (12128): Elaborating entity "decode_state" for hierarchy "z80_top_direct_n:inst1|decode_state:decode_state_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 59
Info (12128): Elaborating entity "execute" for hierarchy "z80_top_direct_n:inst1|execute:execute_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 193
Info (12128): Elaborating entity "interrupts" for hierarchy "z80_top_direct_n:inst1|interrupts:interrupts_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 212
Info (12128): Elaborating entity "ir" for hierarchy "z80_top_direct_n:inst1|ir:ir_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 221
Info (12128): Elaborating entity "pin_control" for hierarchy "z80_top_direct_n:inst1|pin_control:pin_control_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 236
Info (12128): Elaborating entity "pla_decode" for hierarchy "z80_top_direct_n:inst1|pla_decode:pla_decode_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 242
Info (12128): Elaborating entity "resets" for hierarchy "z80_top_direct_n:inst1|resets:resets_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 253
Info (12128): Elaborating entity "memory_ifc" for hierarchy "z80_top_direct_n:inst1|memory_ifc:memory_ifc_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 277
Info (12128): Elaborating entity "sequencer" for hierarchy "z80_top_direct_n:inst1|sequencer:sequencer_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 299
Info (12128): Elaborating entity "alu_control" for hierarchy "z80_top_direct_n:inst1|alu_control:alu_control_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 339
Info (12128): Elaborating entity "alu_mux_4" for hierarchy "z80_top_direct_n:inst1|alu_control:alu_control_|alu_mux_4:b2v_inst_cond_mux" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v Line: 218
Info (12128): Elaborating entity "alu_mux_8" for hierarchy "z80_top_direct_n:inst1|alu_control:alu_control_|alu_mux_8:b2v_inst_shift_mux" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v Line: 240
Info (12128): Elaborating entity "alu_select" for hierarchy "z80_top_direct_n:inst1|alu_select:alu_select_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 376
Info (12128): Elaborating entity "alu_flags" for hierarchy "z80_top_direct_n:inst1|alu_flags:alu_flags_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 418
Info (12128): Elaborating entity "alu_mux_2" for hierarchy "z80_top_direct_n:inst1|alu_flags:alu_flags_|alu_mux_2:b2v_inst_mux_cf" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_flags.v Line: 357
Info (12128): Elaborating entity "alu" for hierarchy "z80_top_direct_n:inst1|alu:alu_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 461
Info (12128): Elaborating entity "alu_core" for hierarchy "z80_top_direct_n:inst1|alu:alu_|alu_core:b2v_core" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 183
Info (12128): Elaborating entity "alu_slice" for hierarchy "z80_top_direct_n:inst1|alu:alu_|alu_core:b2v_core|alu_slice:b2v_alu_slice_bit_0" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_core.v Line: 74
Info (12128): Elaborating entity "alu_bit_select" for hierarchy "z80_top_direct_n:inst1|alu:alu_|alu_bit_select:b2v_input_bit_select" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 199
Info (12128): Elaborating entity "alu_shifter_core" for hierarchy "z80_top_direct_n:inst1|alu:alu_|alu_shifter_core:b2v_input_shift" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 210
Info (12128): Elaborating entity "alu_mux_2z" for hierarchy "z80_top_direct_n:inst1|alu:alu_|alu_mux_2z:b2v_op1_latch_mux_high" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 331
Info (12128): Elaborating entity "alu_mux_3z" for hierarchy "z80_top_direct_n:inst1|alu:alu_|alu_mux_3z:b2v_op1_latch_mux_low" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 341
Info (12128): Elaborating entity "alu_prep_daa" for hierarchy "z80_top_direct_n:inst1|alu:alu_|alu_prep_daa:b2v_prep_daa" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 377
Info (12128): Elaborating entity "reg_file" for hierarchy "z80_top_direct_n:inst1|reg_file:reg_file_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 497
Info (12128): Elaborating entity "reg_latch" for hierarchy "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_hi" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 292
Info (12128): Elaborating entity "reg_control" for hierarchy "z80_top_direct_n:inst1|reg_control:reg_control_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 544
Info (12128): Elaborating entity "address_latch" for hierarchy "z80_top_direct_n:inst1|address_latch:address_latch_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 560
Info (12128): Elaborating entity "address_mux" for hierarchy "z80_top_direct_n:inst1|address_latch:address_latch_|address_mux:b2v_inst7" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_latch.v Line: 119
Info (12128): Elaborating entity "inc_dec" for hierarchy "z80_top_direct_n:inst1|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_latch.v Line: 129
Info (12128): Elaborating entity "inc_dec_2bit" for hierarchy "z80_top_direct_n:inst1|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_0" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/inc_dec.v Line: 93
Info (12128): Elaborating entity "bus_control" for hierarchy "z80_top_direct_n:inst1|bus_control:bus_control_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 566
Info (12128): Elaborating entity "bus_switch" for hierarchy "z80_top_direct_n:inst1|bus_switch:bus_switch_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/coremodules.vh Line: 579
Info (12128): Elaborating entity "data_switch" for hierarchy "z80_top_direct_n:inst1|data_switch:sw2_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/core.vh Line: 49
Info (12128): Elaborating entity "data_switch_mask" for hierarchy "z80_top_direct_n:inst1|data_switch_mask:sw1_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/core.vh Line: 52
Info (12128): Elaborating entity "address_pins" for hierarchy "z80_top_direct_n:inst1|address_pins:address_pins_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/z80_top_direct_n.v Line: 54
Info (12128): Elaborating entity "data_pins" for hierarchy "z80_top_direct_n:inst1|data_pins:data_pins_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/z80_top_direct_n.v Line: 64
Info (12128): Elaborating entity "control_pins_n" for hierarchy "z80_top_direct_n:inst1|control_pins_n:control_pins_" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/z80_top_direct_n.v Line: 96
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_inst" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 207
Warning (10850): Verilog HDL warning at ram.v(17): number of words (50830) in memory file does not match the number of elements in the address range [0:50822] File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/ram.v Line: 17
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom_inst" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 214
Warning (10850): Verilog HDL warning at rom.v(14): number of words (40000) in memory file does not match the number of elements in the address range [0:12286] File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/rom.v Line: 14
Warning (10030): Net "mem.data_a" at rom.v(11) has no driver or initial value, using a default initial value '0' File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/rom.v Line: 11
Warning (10030): Net "mem.waddr_a" at rom.v(11) has no driver or initial value, using a default initial value '0' File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/rom.v Line: 11
Warning (10030): Net "mem.we_a" at rom.v(11) has no driver or initial value, using a default initial value '0' File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/rom.v Line: 11
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_pll:clkControl" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 222
Info (12128): Elaborating entity "vga_pll_0002" for hierarchy "vga_pll:clkControl|vga_pll_0002:vga_pll_inst" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vga_pll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_pll:clkControl|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vga_pll/vga_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_pll:clkControl|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vga_pll/vga_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "vga_pll:clkControl|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vga_pll/vga_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vgaController" for hierarchy "vgaController:vC" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 250
Warning (10230): Verilog HDL assignment warning at vgaController.v(60): truncated value with size 32 to match size of target (1) File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 60
Warning (10230): Verilog HDL assignment warning at vgaController.v(61): truncated value with size 32 to match size of target (1) File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 61
Warning (10230): Verilog HDL assignment warning at vgaController.v(73): truncated value with size 32 to match size of target (10) File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 73
Warning (10230): Verilog HDL assignment warning at vgaController.v(82): truncated value with size 32 to match size of target (10) File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 82
Warning (10230): Verilog HDL assignment warning at vgaController.v(230): truncated value with size 32 to match size of target (11) File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 230
Warning (10230): Verilog HDL assignment warning at vgaController.v(231): truncated value with size 32 to match size of target (11) File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 231
Warning (10230): Verilog HDL assignment warning at vgaController.v(233): truncated value with size 32 to match size of target (16) File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 233
Warning (10230): Verilog HDL assignment warning at vgaController.v(234): truncated value with size 32 to match size of target (16) File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 234
Info (12128): Elaborating entity "vram" for hierarchy "vgaController:vC|vram:vram_L1" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 138
Info (12128): Elaborating entity "vram" for hierarchy "vgaController:vC|vram:vram_L2" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 152
Info (12128): Elaborating entity "cramController" for hierarchy "vgaController:vC|cramController:cRram_inst" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 181
Warning (10230): Verilog HDL assignment warning at cramController.v(111): truncated value with size 32 to match size of target (16) File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v Line: 111
Warning (10230): Verilog HDL assignment warning at cramController.v(112): truncated value with size 32 to match size of target (16) File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v Line: 112
Warning (10230): Verilog HDL assignment warning at cramController.v(113): truncated value with size 32 to match size of target (16) File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v Line: 113
Warning (10230): Verilog HDL assignment warning at cramController.v(114): truncated value with size 32 to match size of target (16) File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v Line: 114
Info (12128): Elaborating entity "cram" for hierarchy "vgaController:vC|cramController:cRram_inst|cram:cram1" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v Line: 65
Info (12128): Elaborating entity "cram" for hierarchy "vgaController:vC|cramController:cRram_inst|cram:cram2" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v Line: 80
Info (12128): Elaborating entity "cram" for hierarchy "vgaController:vC|cramController:cRram_inst|cram:cram3" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v Line: 94
Info (12128): Elaborating entity "cram" for hierarchy "vgaController:vC|cramController:cRram_inst|cram:cram4" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/cramController.v Line: 108
Info (12128): Elaborating entity "charRom" for hierarchy "vgaController:vC|charRom:charRom_inst" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 192
Warning (10850): Verilog HDL warning at charRom.v(15): number of words (65536) in memory file does not match the number of elements in the address range [0:16383] File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/charRom.v Line: 15
Info (12128): Elaborating entity "spriteRom" for hierarchy "vgaController:vC|spriteRom:spriteRom_inst" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/vgaController.v Line: 228
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "rom:rom_inst|mem" is uninferred due to asynchronous read logic File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/rom.v Line: 11
Critical Warning (127005): Memory depth (16384) in the design file differs from memory depth (12287) in the Memory Initialization File "C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/customComputer.ram0_rom_70fb5416.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "data_bus[7]" into a selector File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_pins.v Line: 55
    Warning (13048): Converted tri-state node "data_bus[6]" into a selector File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_pins.v Line: 55
    Warning (13048): Converted tri-state node "data_bus[5]" into a selector File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_pins.v Line: 55
    Warning (13048): Converted tri-state node "data_bus[4]" into a selector File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_pins.v Line: 55
    Warning (13048): Converted tri-state node "data_bus[3]" into a selector File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_pins.v Line: 55
    Warning (13048): Converted tri-state node "data_bus[2]" into a selector File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_pins.v Line: 55
    Warning (13048): Converted tri-state node "data_bus[1]" into a selector File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_pins.v Line: 55
    Warning (13048): Converted tri-state node "data_bus[0]" into a selector File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/data_pins.v Line: 55
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|control_pins_n:control_pins_|pin_nWR" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/control_pins_n.v Line: 90
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|control_pins_n:control_pins_|pin_nRD" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/control_pins_n.v Line: 89
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[0]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[1]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[2]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[3]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[4]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[5]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[6]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[7]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[8]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[9]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[10]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[11]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[12]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[13]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[14]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
    Warning (13049): Converted tri-state buffer "z80_top_direct_n:inst1|address_pins:address_pins_|abus[15]" feeding internal logic into a wire File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/address_pins.v Line: 45
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vgaController:vC|vram:vram_L2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1200
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 1200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/customComputer.ram0_vram_2e5ea71f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vgaController:vC|vram:vram_L2|mem_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1200
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 1200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/customComputer.ram0_vram_2e5ea71f.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vgaController:vC|vram:vram_L1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1200
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 1200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/customComputer.ram0_vram_d43fda77.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vgaController:vC|vram:vram_L1|mem_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1200
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 1200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/customComputer.ram0_vram_d43fda77.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:ram_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 50823
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 50823
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/customComputer.ram0_ram_4b7593a9.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vgaController:vC|vram:vram_L2|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1200"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "1200"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/customComputer.ram0_vram_2e5ea71f.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fds1.tdf
    Info (12023): Found entity 1: altsyncram_fds1 File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_fds1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "vgaController:vC|vram:vram_L1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1200"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "1200"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/customComputer.ram0_vram_d43fda77.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jds1.tdf
    Info (12023): Found entity 1: altsyncram_jds1 File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_jds1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ram:ram_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ram:ram_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "50823"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "50823"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/customComputer.ram0_ram_4b7593a9.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9bs1.tdf
    Info (12023): Found entity 1: altsyncram_9bs1 File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_cla.tdf
    Info (12023): Found entity 1: decode_cla File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/decode_cla.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_sfb.tdf
    Info (12023): Found entity 1: mux_sfb File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/mux_sfb.tdf Line: 23
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a32" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1005
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a33" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1035
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a34" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1065
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a35" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1095
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a36" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1125
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a37" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1155
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a38" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1185
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a39" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1215
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a40" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1245
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a41" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1275
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a42" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1305
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a43" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1335
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a44" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1365
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a45" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1395
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a46" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1425
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a47" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1455
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a48" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1485
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a49" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1515
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a50" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1545
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a51" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1575
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a52" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1605
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a53" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1635
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a54" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1665
        Warning (14320): Synthesized away node "ram:ram_inst|altsyncram:mem_rtl_0|altsyncram_9bs1:auto_generated|ram_block1a55" File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/db/altsyncram_9bs1.tdf Line: 1695
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 49
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 51
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|bus_control:bus_control_|db[0]" to the node "z80_top_direct_n:inst1|data_pins:data_pins_|SYNTHESIZED_WIRE_4[0]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/bus_control.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_hi_as[4]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[12]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 98
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_hi_as[5]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[13]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 98
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_lo_as[5]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[5]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 100
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_lo_as[6]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[6]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 100
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_lo_as[7]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[7]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 100
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_hi_as[0]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[8]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 98
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_hi_as[1]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[9]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 98
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_hi_as[2]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[10]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 98
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_hi_as[3]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[11]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 98
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_lo_as[1]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[1]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 100
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_lo_as[2]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[2]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 100
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_lo_as[3]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[3]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 100
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_lo_as[0]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[0]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 100
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_lo_as[4]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[4]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 100
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|bus_control:bus_control_|db[7]" to the node "z80_top_direct_n:inst1|data_pins:data_pins_|SYNTHESIZED_WIRE_4[7]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/bus_control.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|bus_control:bus_control_|db[6]" to the node "z80_top_direct_n:inst1|data_pins:data_pins_|SYNTHESIZED_WIRE_4[6]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/bus_control.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|bus_control:bus_control_|db[2]" to the node "z80_top_direct_n:inst1|data_pins:data_pins_|SYNTHESIZED_WIRE_4[2]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/bus_control.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|bus_control:bus_control_|db[1]" to the node "z80_top_direct_n:inst1|data_pins:data_pins_|SYNTHESIZED_WIRE_4[1]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/bus_control.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|bus_control:bus_control_|db[5]" to the node "z80_top_direct_n:inst1|alu:alu_|alu_bit_select:b2v_input_bit_select|bs_out_high[0]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/bus_control.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|bus_control:bus_control_|db[4]" to the node "z80_top_direct_n:inst1|alu:alu_|alu_bit_select:b2v_input_bit_select|bs_out_high_ALTERA_SYNTHESIZED" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/bus_control.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|bus_control:bus_control_|db[3]" to the node "z80_top_direct_n:inst1|alu:alu_|alu_bit_select:b2v_input_bit_select|bs_out_high_ALTERA_SYNTHESIZED" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/bus_control.v Line: 41
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_hi_as[6]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[14]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 98
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|db_hi_as[7]" to the node "z80_top_direct_n:inst1|address_latch:address_latch_|abusz[15]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 98
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu_control:alu_control_|db[6]" to the node "z80_top_direct_n:inst1|alu_flags:alu_flags_|SYNTHESIZED_WIRE_12" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v Line: 109
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db_high[3]" to the node "z80_top_direct_n:inst1|alu_flags:alu_flags_|SYNTHESIZED_WIRE_1" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 119
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db_high[2]" to the node "z80_top_direct_n:inst1|alu:alu_|alu_mux_3z:b2v_op1_latch_mux_low|SYNTHESIZED_WIRE_2[2]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 119
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db_high[1]" to the node "z80_top_direct_n:inst1|alu_flags:alu_flags_|SYNTHESIZED_WIRE_13" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 119
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db_high[0]" to the node "z80_top_direct_n:inst1|alu:alu_|alu_mux_3z:b2v_op1_latch_mux_low|SYNTHESIZED_WIRE_2[0]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 119
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db_low[3]" to the node "z80_top_direct_n:inst1|alu_flags:alu_flags_|SYNTHESIZED_WIRE_17" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 120
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db_low[2]" to the node "z80_top_direct_n:inst1|alu:alu_|alu_mux_3z:b2v_op1_latch_mux_low|SYNTHESIZED_WIRE_3[2]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 120
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db_low[1]" to the node "z80_top_direct_n:inst1|alu:alu_|alu_mux_3z:b2v_op1_latch_mux_low|SYNTHESIZED_WIRE_3[1]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 120
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db_low[0]" to the node "z80_top_direct_n:inst1|alu:alu_|alu_mux_3z:b2v_op1_latch_mux_low|SYNTHESIZED_WIRE_3[0]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 120
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu_control:alu_control_|db[0]" to the node "z80_top_direct_n:inst1|alu_flags:alu_flags_|SYNTHESIZED_WIRE_22" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v Line: 109
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp1[4]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_hi|latch[4]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 104
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp1[5]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_hi|latch[5]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 104
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp0[5]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_lo|latch[5]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 103
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp0[6]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_lo|latch[6]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 103
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp0[7]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_lo|latch[7]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 103
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp1[0]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_hi|latch[0]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 104
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp1[1]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_hi|latch[1]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 104
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp1[2]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_hi|latch[2]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 104
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp1[3]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_hi|latch[3]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 104
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp0[1]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_lo|latch[1]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 103
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp0[2]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_lo|latch[2]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 103
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp0[3]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_lo|latch[3]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 103
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp0[0]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_lo|latch[0]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 103
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp0[4]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_lo|latch[4]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 103
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu_control:alu_control_|db[2]" to the node "z80_top_direct_n:inst1|alu_flags:alu_flags_|SYNTHESIZED_WIRE_20" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v Line: 109
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu_control:alu_control_|db[1]" to the node "z80_top_direct_n:inst1|alu_flags:alu_flags_|SYNTHESIZED_WIRE_2" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v Line: 109
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db[7]" to the node "z80_top_direct_n:inst1|alu_control:alu_control_|alu_mux_8:b2v_inst_shift_mux|out" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 113
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db[0]" to the node "z80_top_direct_n:inst1|alu_control:alu_control_|shift_cf_out" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 113
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu_control:alu_control_|db[7]" to the node "z80_top_direct_n:inst1|alu_flags:alu_flags_|SYNTHESIZED_WIRE_10" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v Line: 109
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu_control:alu_control_|db[5]" to the node "z80_top_direct_n:inst1|alu_flags:alu_flags_|SYNTHESIZED_WIRE_14" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v Line: 109
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu_control:alu_control_|db[4]" to the node "z80_top_direct_n:inst1|alu_flags:alu_flags_|SYNTHESIZED_WIRE_16" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v Line: 109
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu_control:alu_control_|db[3]" to the node "z80_top_direct_n:inst1|alu_flags:alu_flags_|SYNTHESIZED_WIRE_18" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu_control.v Line: 109
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp1[6]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_hi|latch[6]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 104
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|reg_file:reg_file_|gdfx_temp1[7]" to the node "z80_top_direct_n:inst1|reg_file:reg_file_|reg_latch:b2v_latch_af2_hi|latch[7]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/reg_file.v Line: 104
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db[6]" to the node "z80_top_direct_n:inst1|alu:alu_|alu_shifter_core:b2v_input_shift|out_high[3]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 113
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db[5]" to the node "z80_top_direct_n:inst1|alu:alu_|alu_shifter_core:b2v_input_shift|out_high[2]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 113
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db[4]" to the node "z80_top_direct_n:inst1|alu:alu_|alu_shifter_core:b2v_input_shift|out_high[1]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 113
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db[3]" to the node "z80_top_direct_n:inst1|alu:alu_|alu_shifter_core:b2v_input_shift|out_high[0]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 113
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db[2]" to the node "z80_top_direct_n:inst1|alu:alu_|alu_shifter_core:b2v_input_shift|out_low[3]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 113
    Warning (13047): Converted the fan-out from the tri-state buffer "z80_top_direct_n:inst1|alu:alu_|db[1]" to the node "z80_top_direct_n:inst1|alu:alu_|alu_shifter_core:b2v_input_shift|out_low[2]" into an OR gate File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/alu.v Line: 113
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 157
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 157
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 157
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 157
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 157
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 157
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.v Line: 157
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 14401 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 24 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 14308 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 173 warnings
    Info: Peak virtual memory: 5493 megabytes
    Info: Processing ended: Sun May 21 00:23:25 2023
    Info: Elapsed time: 00:04:30
    Info: Total CPU time (on all processors): 00:04:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/redbr/Desktop/fpga-files/QuartusFiles/customComputer/customComputer.map.smsg.


