Model {
  Name			  "sepic_2"
  Version		  7.4
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.41"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  InitFcn		  "clc\nFswitch=330e3;\nComp_Tau=1e-8;\nVset=3.3;\nIout=1;\nRload=Vset/Iout;\nImax=2.5;\nIload=Imax-Iout;\n"
  "Tload =5e-3;\nFET_Ron=8e-3;\nFET_Snub=1e3;\nL1=4.6e-6;\nL1_R = .005;\nL2=L1;\nL2_R=L1_R;\nCs=10e-6;\nESR_cs=.01;\nCo"
  "ut=140e-6;\nESR_out=4.8e-3;\nVfwd_Diode=0.25;\nR_Diode=0.1;"
  Created		  "Tue Nov 01 12:33:21 2011"
  Creator		  "Dick"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "dbenson"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Nov 17 08:23:53 2011"
  RTWModifiedTimeStamp	  243419020
  ModelVersionFormat	  "1.%<AutoIncrement:41>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "accelerator"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  ".01"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  ".01/Fswitch"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode23tb"
	  SolverName		  "ode23tb"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Robust"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		19
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 615, 317, 1495, 817 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via back propagation"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "fixdt(1,16,0)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Integrator
      ExternalReset	      "none"
      InitialConditionSource  "internal"
      InitialCondition	      "0"
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      ShowSaturationPort      off
      ShowStatePort	      off
      AbsoluteTolerance	      "auto"
      IgnoreLimit	      off
      ZeroCross		      on
      ContinuousStateAttributes	"''"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      PMIOPort
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Step
      Time		      "1"
      Before		      "0"
      After		      "1"
      SampleTime	      "-1"
      VectorParams1D	      on
      ZeroCross		      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      TransferFcn
      Numerator		      "[1]"
      Denominator	      "[1 2 1]"
      AbsoluteTolerance	      "auto"
      ContinuousStateAttributes	"''"
      Realization	      "auto"
    }
  }
  System {
    Name		    "sepic_2"
    Location		    [8, 73, 779, 719]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    70
    Block {
      BlockType		      Sin
      Name		      "0.6V sine\ncharge/discharge cycle"
      SID		      57
      Ports		      [0, 1]
      Position		      [100, 405, 130, 435]
      Amplitude		      ".6"
      Bias		      "0"
      Frequency		      "2*pi*100"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Sum
      Name		      "Add"
      SID		      58
      Ports		      [2, 1]
      Position		      [210, 397, 240, 428]
      InputSameDT	      off
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^-10"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      Port {
	PortNumber		1
	Name			"Vbattery"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Sum
      Name		      "Add1"
      SID		      60
      Ports		      [2, 1]
      Position		      [310, 462, 340, 493]
      BlockMirror	      on
      Inputs		      "-+"
      InputSameDT	      off
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^-10"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      Port {
	PortNumber		1
	Name			"Verror"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Constant
      Name		      "Battery Nominal Voltage"
      SID		      48
      Position		      [100, 345, 130, 375]
      Value		      "3.6"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant4"
      SID		      61
      Position		      [355, 490, 385, 520]
      Value		      "Vset"
      OutDataType	      "fixdt(1, 16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      From
      Name		      "From"
      SID		      68
      Position		      [530, 495, 565, 515]
      GotoTag		      "IL"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto"
      SID		      69
      Position		      [300, 185, 345, 205]
      GotoTag		      "IL"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Step
      Name		      "Load Current Step"
      SID		      66
      Position		      [210, 205, 240, 235]
      Time		      "Tload"
      After		      "Iload"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux"
      SID		      53
      Ports		      [3, 1]
      Position		      [625, 382, 635, 448]
      ShowName		      off
      Inputs		      "3"
      DisplayOption	      "bar"
      Port {
	PortNumber		1
	Name			"Vload   Vbattery   Vset"
	PropagatedSignals	"Vout, Vbattery, "
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Mux
      Name		      "Mux2"
      SID		      70
      Ports		      [2, 1]
      Position		      [590, 489, 600, 556]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
      Port {
	PortNumber		1
	Name			"Load Step / Duty Cycle"
	PropagatedSignals	", Duty Cycle"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "PID Controller"
      SID		      59
      Ports		      [1, 1]
      Position		      [190, 459, 255, 501]
      BlockMirror	      on
      LibraryVersion	      "1.762"
      DialogController	      "pidpack.PIDConfig.pidDDGCreate"
      DialogControllerArgs    "DataTag0"
      SourceBlock	      "simulink/Continuous/PID Controller"
      SourceType	      "PID 1dof"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Controller	      "PID"
      TimeDomain	      "Continuous-time"
      SampleTime	      "1"
      IntegratorMethod	      "Forward Euler"
      FilterMethod	      "Forward Euler"
      Form		      "Parallel"
      P			      ".1"
      I			      "1000"
      D			      "0"
      N			      "100"
      InitialConditionSource  "internal"
      InitialConditionForIntegrator "0"
      InitialConditionForFilter	"0"
      ExternalReset	      "none"
      IgnoreLimit	      off
      ZeroCross		      on
      LimitOutput	      off
      UpperSaturationLimit    "inf"
      LowerSaturationLimit    "-inf"
      LinearizeAsGain	      off
      AntiWindupMode	      "none"
      Kb		      "1"
      TrackingMode	      off
      Kt		      "1"
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      LockScale		      off
      PParamMin		      "[]"
      PParamMax		      "[]"
      PParamDataTypeStr	      "Inherit: Inherit via internal rule"
      IParamMin		      "[]"
      IParamMax		      "[]"
      IParamDataTypeStr	      "Inherit: Inherit via internal rule"
      DParamMin		      "[]"
      DParamMax		      "[]"
      DParamDataTypeStr	      "Inherit: Inherit via internal rule"
      NParamMin		      "[]"
      NParamMax		      "[]"
      NParamDataTypeStr	      "Inherit: Inherit via internal rule"
      KbParamMin	      "[]"
      KbParamMax	      "[]"
      KbParamDataTypeStr      "Inherit: Inherit via internal rule"
      KtParamMin	      "[]"
      KtParamMax	      "[]"
      KtParamDataTypeStr      "Inherit: Inherit via internal rule"
      POutMin		      "[]"
      POutMax		      "[]"
      POutDataTypeStr	      "Inherit: Inherit via internal rule"
      IOutMin		      "[]"
      IOutMax		      "[]"
      IOutDataTypeStr	      "Inherit: Inherit via internal rule"
      DOutMin		      "[]"
      DOutMax		      "[]"
      DOutDataTypeStr	      "Inherit: Inherit via internal rule"
      NOutMin		      "[]"
      NOutMax		      "[]"
      NOutDataTypeStr	      "Inherit: Inherit via internal rule"
      KbOutMin		      "[]"
      KbOutMax		      "[]"
      KbOutDataTypeStr	      "Inherit: Inherit via internal rule"
      KtOutMin		      "[]"
      KtOutMax		      "[]"
      KtOutDataTypeStr	      "Inherit: Inherit via internal rule"
      IntegratorOutMin	      "[]"
      IntegratorOutMax	      "[]"
      IntegratorOutDataTypeStr "Inherit: Inherit via internal rule"
      FilterOutMin	      "[]"
      FilterOutMax	      "[]"
      FilterOutDataTypeStr    "Inherit: Inherit via internal rule"
      SumOutMin		      "[]"
      SumOutMax		      "[]"
      SumOutDataTypeStr	      "Inherit: Inherit via internal rule"
      SumI1OutMin	      "[]"
      SumI1OutMax	      "[]"
      SumI1OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI2OutMin	      "[]"
      SumI2OutMax	      "[]"
      SumI2OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumI3OutMin	      "[]"
      SumI3OutMax	      "[]"
      SumI3OutDataTypeStr     "Inherit: Inherit via internal rule"
      SumDOutMin	      "[]"
      SumDOutMax	      "[]"
      SumDOutDataTypeStr      "Inherit: Inherit via internal rule"
      SumAccumDataTypeStr     "Inherit: Inherit via internal rule"
      SumI1AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumI2AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumI3AccumDataTypeStr   "Inherit: Inherit via internal rule"
      SumDAccumDataTypeStr    "Inherit: Inherit via internal rule"
      SaturationOutMin	      "[]"
      SaturationOutMax	      "[]"
      SaturationOutDataTypeStr "Inherit: Same as input"
      IntegratorContinuousStateAttributes "''"
      IntegratorStateMustResolveToSignalObject off
      IntegratorRTWStateStorageClass "Auto"
      FilterContinuousStateAttributes "''"
      FilterStateMustResolveToSignalObject off
      FilterRTWStateStorageClass "Auto"
      Port {
	PortNumber		1
	Name			"Duty Cycle"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "PWM"
      SID		      19
      Ports		      [1, 1]
      Position		      [165, 83, 290, 137]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Switch Frequency|Comparitor Time Constant"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVariables	      "Fsw=@1;Tau=@2;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "Fswitch|Comp_Tau"
      System {
	Name			"PWM"
	Location		[306, 253, 1147, 533]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Duty Cycle"
	  SID			  20
	  Position		  [55, 223, 85, 237]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Comparitor"
	  SID			  21
	  Ports			  [2, 1]
	  Position		  [650, 125, 715, 185]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Comparitor"
	    Location		    [616, 315, 1117, 500]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "+"
	      SID		      22
	      Position		      [35, 53, 65, 67]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "-"
	      SID		      23
	      Position		      [35, 108, 65, 122]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Compare and Invert "
	      SID		      24
	      Ports		      [1, 1]
	      Position		      [315, 56, 390, 84]
	      LibraryVersion	      "1.762"
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	      SourceType	      "Compare To Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      relop		      "<="
	      const		      ".5"
	      LogicOutDataTypeMode    "boolean"
	      ZeroCross		      off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion1"
	      SID		      25
	      Position		      [150, 53, 205, 87]
	      OutDataTypeMode	      "double"
	      OutDataType	      "fixdt(1,16,16)"
	      OutDataTypeStr	      "double"
	      RndMeth		      "Floor"
	    }
	    Block {
	      BlockType		      TransferFcn
	      Name		      "Delay"
	      SID		      26
	      Position		      [235, 52, 290, 88]
	      Denominator	      "[Tau 1]"
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "Relational\nOperator"
	      SID		      27
	      Ports		      [2, 1]
	      Position		      [90, 52, 120, 83]
	      NamePlacement	      "alternate"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      28
	      Position		      [435, 63, 465, 77]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Relational\nOperator"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "+"
	      SrcPort		      1
	      DstBlock		      "Relational\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      DstBlock		      "Compare and Invert "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "-"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Relational\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Compare and Invert "
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion1"
	      SrcPort		      1
	      DstBlock		      "Delay"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "D Flip-Flop"
	  SID			  29
	  Ports			  [3, 2]
	  Position		  [285, 80, 330, 200]
	  LibraryVersion	  "1.41"
	  SourceBlock		  "simulink_extras/Flip Flops/D Flip-Flop"
	  SourceType		  "DFlipFlop"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion1"
	  SID			  30
	  Position		  [390, 93, 445, 127]
	  OutDataTypeMode	  "double"
	  OutDataType		  "fixdt(1,16,16)"
	  OutDataTypeStr	  "double"
	  RndMeth		  "Floor"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion2"
	  SID			  31
	  Position		  [170, 123, 225, 157]
	  OutDataTypeMode	  "boolean"
	  OutDataType		  "fixdt(1,16,16)"
	  OutDataTypeStr	  "boolean"
	  RndMeth		  "Floor"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  SID			  32
	  Position		  [140, 206, 225, 254]
	  Gain			  "1/Fsw"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "fixdt(1, 16)"
	  ParameterScaling	  "2^0"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Integrator
	  Name			  "Integrator"
	  SID			  33
	  Ports			  [2, 1]
	  Position		  [475, 81, 580, 199]
	  ExternalReset		  "level"
	}
	Block {
	  BlockType		  DiscretePulseGenerator
	  Name			  "PWM Clock"
	  SID			  34
	  Ports			  [0, 1]
	  Position		  [40, 123, 85, 157]
	  PulseType		  "Time based"
	  Amplitude		  "1"
	  Period		  "1/Fsw"
	  PulseWidth		  "50"
	  PhaseDelay		  "0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Constant
	  Name			  "logic 1"
	  SID			  35
	  Position		  [110, 85, 140, 115]
	  OutDataTypeMode	  "boolean"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "boolean"
	}
	Block {
	  BlockType		  Outport
	  Name			  "FET Drive"
	  SID			  36
	  Position		  [770, 58, 800, 72]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "D Flip-Flop"
	  SrcPort		  2
	  DstBlock		  "Integrator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "logic 1"
	  SrcPort		  1
	  DstBlock		  "D Flip-Flop"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integrator"
	  SrcPort		  1
	  DstBlock		  "Comparitor"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "D Flip-Flop"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "FET Drive"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Data Type Conversion1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Comparitor"
	  SrcPort		  1
	  Points		  [20, 0; 0, -135; -490, 0; 0, 160]
	  DstBlock		  "D Flip-Flop"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Data Type Conversion2"
	  SrcPort		  1
	  DstBlock		  "D Flip-Flop"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Data Type Conversion1"
	  SrcPort		  1
	  DstBlock		  "Integrator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Duty Cycle"
	  SrcPort		  1
	  DstBlock		  "Gain1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  Points		  [380, 0; 0, -60]
	  DstBlock		  "Comparitor"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "PWM Clock"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion2"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "RLoad"
      SID		      64
      Ports		      [0, 0, 0, 0, 0, 1, 1]
      Position		      [511, 275, 539, 330]
      BlockRotation	      270
      BlockMirror	      on
      AttributesFormatString  "\\n"
      LibraryVersion	      "1.1845"
      DialogController	      "POWERSYS.PowerSysDialog"
      SourceBlock	      "powerlib/Elements/Parallel RLC Branch"
      SourceType	      "Parallel RLC Branch"
      PhysicalDomain	      "powersysdomain"
      SubClassName	      "unknown"
      LeftPortType	      "p1"
      RightPortType	      "p1"
      LConnTagsString	      "a"
      RConnTagsString	      "__new0"
      BranchType	      "R"
      Resistance	      "Rload"
      Inductance	      "1e-3"
      SetiL0		      off
      InitialCurrent	      "0"
      Capacitance	      "1e-6"
      Setx0		      off
      InitialVoltage	      "0"
      Measurements	      "None"
    }
    Block {
      BlockType		      SubSystem
      Name		      "SEPIC Circuit Level Elements"
      SID		      1
      Ports		      [3, 2, 0, 0, 0, 0, 2]
      Position		      [380, 49, 500, 386]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		1
	Name			"L1 Current"
	PropagatedSignals	"I_L1"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"SEPIC Circuit Level Elements"
	Location		[8, 84, 974, 603]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "FET_Drive"
	  SID			  3
	  Position		  [15, 253, 45, 267]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Load Current"
	  SID			  4
	  Position		  [620, 383, 650, 397]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Vin"
	  SID			  39
	  Position		  [15, 373, 45, 387]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CCS"
	  SID			  5
	  Ports			  [1, 0, 0, 0, 0, 1, 1]
	  Position		  [727, 215, 763, 260]
	  BlockRotation		  270
	  BlockMirror		  on
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Electrical\nSources/Controlled Current Source"
	  SourceType		  "Controlled Current Source"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  Initialize		  on
	  Source_Type		  "DC"
	  Amplitude		  "0"
	  Phase			  "0"
	  Frequency		  "0"
	  Measurements		  "Current"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CVS"
	  SID			  41
	  Ports			  [1, 0, 0, 0, 0, 1, 1]
	  Position		  [75, 285, 110, 330]
	  BlockRotation		  270
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Electrical\nSources/Controlled Voltage Source"
	  SourceType		  "Controlled Voltage Source"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  Initialize		  on
	  Source_Type		  "AC"
	  Amplitude		  "0"
	  Phase			  "0"
	  Frequency		  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Ca"
	  SID			  42
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [335, 156, 405, 184]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RC"
	  Resistance		  "ESR_cs"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "Cs"
	  Setx0			  on
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Cout"
	  SID			  6
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [541, 200, 569, 270]
	  BlockRotation		  270
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RC"
	  Resistance		  "ESR_out"
	  Inductance		  "1e-3"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "Cout"
	  Setx0			  on
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Diode"
	  SID			  52
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [465, 150, 520, 190]
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Power\nElectronics/Diode"
	  SourceType		  "Diode"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  Ron			  "R_Diode"
	  Lon			  "0"
	  Vf			  "Vfwd_Diode"
	  IC			  "0"
	  UseSnubber		  off
	  Rs			  "inf"
	  Cs			  "inf"
	  Measurements		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "FET"
	  SID			  8
	  Ports			  [1, 0, 0, 0, 0, 1, 1]
	  Position		  [195, 295, 235, 350]
	  BlockRotation		  270
	  BlockMirror		  on
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  FontName		  "Verdana"
	  FontSize		  11
	  SourceBlock		  "powerlib/Power\nElectronics/Ideal Switch"
	  SourceType		  "Ideal Switch"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  Ron			  "FET_Ron"
	  Lon			  "0"
	  IC			  "0"
	  Rs			  "FET_Snub"
	  Cs			  "inf"
	  Measurements		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "Ground"
	  SID			  9
	  Ports			  [0, 0, 0, 0, 0, 1]
	  Position		  [204, 425, 226, 450]
	  BlockRotation		  270
	  BlockMirror		  on
	  ShowName		  off
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Ground"
	  SourceType		  "Ground"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "a"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Ground2"
	  SID			  11
	  Ports			  [0, 0, 0, 0, 0, 1]
	  Position		  [779, 325, 801, 350]
	  BlockRotation		  270
	  BlockMirror		  on
	  ShowName		  off
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Ground"
	  SourceType		  "Ground"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "a"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inductor Current"
	  SID			  12
	  Ports			  [0, 1, 0, 0, 0, 1, 1]
	  Position		  [260, 124, 290, 186]
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Measurements/Current Measurement"
	  SourceType		  "Current Measurement"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  PhasorSimulation	  off
	  OutputType		  "Complex"
	  PSBequivalent		  "0"
	  Port {
	    PortNumber		    1
	    Name		    "I_L1"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "L1"
	  SID			  38
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [125, 141, 195, 169]
	  NamePlacement		  "alternate"
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RL"
	  Resistance		  "L1_R"
	  Inductance		  "L1"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "L2"
	  SID			  43
	  Ports			  [0, 0, 0, 0, 0, 1, 1]
	  Position		  [421, 210, 449, 280]
	  BlockRotation		  270
	  BlockMirror		  on
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Elements/Series RLC Branch"
	  SourceType		  "Series RLC Branch"
	  PhysicalDomain	  "powersysdomain"
	  SubClassName		  "unknown"
	  LeftPortType		  "p1"
	  RightPortType		  "p1"
	  LConnTagsString	  "__new0"
	  RConnTagsString	  "__new0"
	  BranchType		  "RL"
	  Resistance		  "L2_R"
	  Inductance		  "L2"
	  SetiL0		  off
	  InitialCurrent	  "0"
	  Capacitance		  "1e-6"
	  Setx0			  off
	  InitialVoltage	  "0"
	  Measurements		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Vm2"
	  SID			  16
	  Ports			  [0, 1, 0, 0, 0, 2]
	  Position		  [820, 151, 865, 229]
	  LibraryVersion	  "1.1845"
	  DialogController	  "POWERSYS.PowerSysDialog"
	  SourceBlock		  "powerlib/Measurements/Voltage Measurement"
	  SourceType		  "Voltage Measurement"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  PhasorSimulation	  off
	  OutputType		  "Complex"
	  PSBequivalent		  "0"
	  Port {
	    PortNumber		    1
	    Name		    "Vout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Rl+"
	  SID			  63
	  Tag			  "PMCPort"
	  Position		  [620, 121, 650, 139]
	  BlockMirror		  on
	  FontName		  "Verdana"
	  FontSize		  11
	  Port			  "1"
	  Side			  "Right"
	}
	Block {
	  BlockType		  PMIOPort
	  Name			  "Rl-"
	  SID			  65
	  Tag			  "PMCPort"
	  Position		  [620, 251, 650, 269]
	  BlockMirror		  on
	  FontName		  "Verdana"
	  FontSize		  11
	  Port			  "2"
	  Side			  "Right"
	}
	Block {
	  BlockType		  Outport
	  Name			  "I_L1"
	  SID			  18
	  Position		  [905, 58, 935, 72]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "V_load"
	  SID			  17
	  Position		  [905, 183, 935, 197]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Line {
	  LineType		  "Connection"
	  Points		  [435, 170; 15, 0]
	  DstBlock		  "Diode"
	  DstPort		  LConn1
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "L2"
	    SrcPort		    LConn1
	    Points		    [0, -25]
	  }
	  Branch {
	    ConnectType		    "SRC_SRC"
	    DstBlock		    "Ca"
	    DstPort		    LConn1
	  }
	}
	Line {
	  LineType		  "Connection"
	  Points		  [745, 300; -110, 0; -45, 0]
	  Branch {
	    ConnectType		    "SRC_DEST"
	    Points		    [790, 300; -45, 0]
	    Branch {
	      ConnectType	      "SRC_DEST"
	      SrcBlock		      "Vm2"
	      SrcPort		      LConn2
	      Points		      [-15, 0; 0, 90]
	    }
	    Branch {
	      ConnectType	      "SRC_SRC"
	      DstBlock		      "Ground2"
	      DstPort		      LConn1
	    }
	  }
	  Branch {
	    ConnectType		    "SRC_DEST"
	    SrcBlock		    "CCS"
	    SrcPort		    RConn1
	    Points		    [0, 25]
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [-35, 0]
	    Branch {
	      ConnectType	      "DEST_SRC"
	      DstBlock		      "Cout"
	      DstPort		      RConn1
	    }
	    Branch {
	      ConnectType	      "DEST_DEST"
	      SrcBlock		      "L2"
	      SrcPort		      RConn1
	      Points		      [0, 5; 120, 0]
	    }
	  }
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "Rl-"
	    SrcPort		    RConn1
	    Points		    [-15, 0; 0, 40]
	  }
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "FET"
	  SrcPort		  RConn1
	  Points		  [0, 15]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    "Ground"
	    DstPort		    LConn1
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    Points		    [-115, 0]
	    DstBlock		    "CVS"
	    DstPort		    LConn1
	  }
	}
	Line {
	  SrcBlock		  "FET_Drive"
	  SrcPort		  1
	  Points		  [155, 0]
	  DstBlock		  "FET"
	  DstPort		  1
	}
	Line {
	  Name			  "I_L1"
	  Labels		  [0, 0]
	  SrcBlock		  "Inductor Current"
	  SrcPort		  1
	  Points		  [25, 0; 0, -75]
	  DstBlock		  "I_L1"
	  DstPort		  1
	}
	Line {
	  Name			  "Vout"
	  Labels		  [0, 0]
	  SrcBlock		  "Vm2"
	  SrcPort		  1
	  DstBlock		  "V_load"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Load Current"
	  SrcPort		  1
	  Points		  [35, 0; 0, -205; 45, 0]
	  DstBlock		  "CCS"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Vin"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "CVS"
	  DstPort		  1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "L1"
	  SrcPort		  LConn1
	  Points		  [-15, 0]
	  DstBlock		  "CVS"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "L1"
	  SrcPort		  RConn1
	  Points		  [15, 0]
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    "FET"
	    DstPort		    LConn1
	  }
	  Branch {
	    ConnectType		    "DEST_SRC"
	    DstBlock		    "Inductor Current"
	    DstPort		    LConn1
	  }
	}
	Line {
	  LineType		  "Connection"
	  SrcBlock		  "Ca"
	  SrcPort		  RConn1
	  DstBlock		  "Inductor Current"
	  DstPort		  RConn1
	}
	Line {
	  LineType		  "Connection"
	  Points		  [755, 170; -120, 0; -80, 0]
	  Branch {
	    ConnectType		    "SRC_SRC"
	    DstBlock		    "Vm2"
	    DstPort		    LConn1
	  }
	  Branch {
	    ConnectType		    "SRC_SRC"
	    DstBlock		    "CCS"
	    DstPort		    LConn1
	  }
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "Diode"
	    SrcPort		    RConn1
	    Points		    [20, 0]
	  }
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "Cout"
	    SrcPort		    LConn1
	    Points		    [0, -15]
	  }
	  Branch {
	    ConnectType		    "DEST_DEST"
	    SrcBlock		    "Rl+"
	    SrcPort		    RConn1
	    Points		    [-50, 0; 0, 40]
	  }
	}
      }
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      49
      Ports		      [3]
      Position		      [695, 289, 740, 541]
      Floating		      off
      Location		      [691, 166, 1015, 730]
      Open		      on
      NumInputPorts	      "3"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      TimeRange		      "0.01"
      YMin		      "-10~0~-0.3"
      YMax		      "10~5~1.7"
      DataFormat	      "StructureWithTime"
      MaxDataPoints	      "1e6"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "powergui"
      SID		      50
      Ports		      []
      Position		      [210, 300, 276, 339]
      Priority		      "1"
      LibraryVersion	      "1.1845"
      UserDataPersistent      on
      FontName		      "Verdana"
      SourceBlock	      "powerlib/powergui"
      SourceType	      "PSB option menu block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimulationMode	      "Continuous"
      SampleTime	      "50e-6"
      frequency		      "60"
      SPID		      off
      DisableSnubberDevices   off
      DisableRonSwitches      off
      DisableVfSwitches	      off
      SwTol		      "0"
      Interpol		      off
      frequencyindice	      "0"
      echomessages	      off
      HookPort		      off
      DisplayEquations	      off
      FunctionMessages	      off
      EnableUseOfTLC	      off
      x0status		      "blocks"
      RestoreLinks	      "warning"
      Frange		      "[0:2:500]"
      Ylog		      off
      Xlog		      on
      ShowGrid		      off
      save		      off
      variable		      "ZData"
      ZoomFFT		      on
      StartTime		      "0.0"
      cycles		      "1"
      DisplayStyle	      "1"
      fundamental	      "60"
      FreqAxis		      off
      MaxFrequency	      "1000"
      frequencyindicesteady   "1"
      RmsSteady		      "1"
      display		      off
      Ts		      "0"
      methode		      off
    }
    Line {
      SrcBlock		      "PWM"
      SrcPort		      1
      DstBlock		      "SEPIC Circuit Level Elements"
      DstPort		      1
    }
    Line {
      SrcBlock		      "0.6V sine\ncharge/discharge cycle"
      SrcPort		      1
      DstBlock		      "Add"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Load Current Step"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"SEPIC Circuit Level Elements"
	DstPort			2
      }
      Branch {
	Points			[0, -25]
	DstBlock		"Goto"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "SEPIC Circuit Level Elements"
      SrcPort		      2
      Points		      [70, 0; 0, 220]
      Branch {
	Points			[0, 75]
	DstBlock		"Add1"
	DstPort			1
      }
      Branch {
	DstBlock		"Mux"
	DstPort			1
      }
    }
    Line {
      Name		      "Verror"
      Labels		      [0, 0]
      SrcBlock		      "Add1"
      SrcPort		      1
      DstBlock		      "PID Controller"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant4"
      SrcPort		      1
      Points		      [10, 0; 0, -20]
      Branch {
	DstBlock		"Add1"
	DstPort			2
      }
      Branch {
	Points			[185, 0; 0, -50]
	DstBlock		"Mux"
	DstPort			3
      }
    }
    Line {
      Name		      "Duty Cycle"
      Labels		      [0, 0]
      SrcBlock		      "PID Controller"
      SrcPort		      1
      Points		      [-140, 0]
      Branch {
	Points			[0, -370]
	DstBlock		"PWM"
	DstPort			1
      }
      Branch {
	Points			[0, 60]
	DstBlock		"Mux2"
	DstPort			2
      }
    }
    Line {
      Name		      "Vbattery"
      Labels		      [0, 0]
      SrcBlock		      "Add"
      SrcPort		      1
      Points		      [90, 0]
      Branch {
	Points			[0, -85]
	DstBlock		"SEPIC Circuit Level Elements"
	DstPort			3
      }
      Branch {
	DstBlock		"Mux"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Battery Nominal Voltage"
      SrcPort		      1
      Points		      [45, 0; 0, 45]
      DstBlock		      "Add"
      DstPort		      1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "SEPIC Circuit Level Elements"
      SrcPort		      RConn1
      DstBlock		      "RLoad"
      DstPort		      LConn1
    }
    Line {
      LineType		      "Connection"
      SrcBlock		      "SEPIC Circuit Level Elements"
      SrcPort		      RConn2
      DstBlock		      "RLoad"
      DstPort		      RConn1
    }
    Line {
      Name		      "Vload   Vbattery   Vset"
      Labels		      [0, 0]
      SrcBlock		      "Mux"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      Name		      "L1 Current"
      Labels		      [0, 0]
      SrcBlock		      "SEPIC Circuit Level Elements"
      SrcPort		      1
      Points		      [80, 0; 0, 240]
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      Name		      "Load Step / Duty Cycle"
      Labels		      [0, 0]
      SrcBlock		      "Mux2"
      SrcPort		      1
      Points		      [75, 0]
      DstBlock		      "Scope"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      1
    }
    Annotation {
      Name		      "SEPICs are useful in applications in which a battery voltage  can be above and below that of the re"
      "gulator's intended output.\n For example, a single lithium ion battery typically discharges from 4.2 volts to 3 "
      "volts; if other components require 3.3 volts, \nthen the SEPIC would be effective.\n\nhttp://en.wikipedia.org/wi"
      "ki/Single-ended_primary-inductor_converter"
      Position		      [24, 597]
      HorizontalAlignment     "left"
      FontName		      "Arial"
      FontSize		      12
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "SEPIC: Single-Ended Primary-Inductor Dc to DC Converter"
      Position		      [397, 23]
      FontName		      "Arial"
      FontSize		      20
      FontWeight	      "bold"
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    :     8    (     0         %    \"     $    !     0         .    .     8    (    !     "
    "     %    \"     $    '     0         0    !P   $]P96Y&8VX "
  }
}
