{
    "CompileProcesses": [
        "cgproc.28317.json"
    ],
    "MlibObjs": {},
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "bytes": 28470,
                "out": "reYIK_d.o",
                "checksum": 4294967295,
                "mod": "std",
                "archive": "archive.4/_prev_archive_1.a",
                "mode": 4
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 8598,
                "checksum": 4294967295,
                "out": "objs/amcQw_d.o",
                "mod": "...MASTER...",
                "mode": 4
            }
        }
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.12720200000000001,
            "ru_nvcsw": 118,
            "ru_stime_sec": 0.048694000000000001,
            "ru_maxrss_kb": 51716,
            "ru_majflt": 0,
            "ru_minflt": 14031,
            "ru_nivcsw": 14
        },
        "nQuads": 1425,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_nvcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0,
            "ru_minflt": 0,
            "ru_nivcsw": 0
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_nvcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0,
            "ru_minflt": 0,
            "ru_nivcsw": 0
        },
        "mopSpeed": 104731.33184985229,
        "nMops": 2871,
        "totalObjSize": 99628,
        "ru_self_end": {
            "ru_utime_sec": 0.154615,
            "ru_nvcsw": 169,
            "ru_stime_sec": 0.064180000000000001,
            "ru_maxrss_kb": 56932,
            "ru_majflt": 0,
            "ru_minflt": 16230,
            "ru_nivcsw": 16
        },
        "quadSpeed": 51982.635975632016,
        "mop/quad": 2.0147368421052629,
        "outputSizePerQuad": 69.0,
        "Frontend(%)": 82.270154900882844,
        "CodeGen(%)": 17.729845099117156
    },
    "LVLData": [
        "SIM"
    ],
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ],
        "uart": [
            "uart",
            "bvImI",
            "module"
        ]
    },
    "CurCompileModules": [
        "...MASTER...",
        "uart"
    ],
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 56540
    },
    "PEModules": [],
    "Misc": {
        "daidir": "simv.daidir",
        "cwd": "/afs/ece.cmu.edu/usr/davidx/Private/18725/flex-uart/rtl",
        "csrc_abs": "/afs/ece.cmu.edu/usr/davidx/Private/18725/flex-uart/rtl/csrc",
        "csrc": "csrc",
        "daidir_abs": "/afs/ece.cmu.edu/usr/davidx/Private/18725/flex-uart/rtl/simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.4"
    },
    "CompileStatus": "Successful"
}