
f446re_step_motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e5c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  0800902c  0800902c  0000a02c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009444  08009444  0000b1c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009444  08009444  0000a444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800944c  0800944c  0000b1c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800944c  0800944c  0000a44c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009450  08009450  0000a450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001c0  20000000  08009454  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c8  200001c0  08009614  0000b1c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000688  08009614  0000b688  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000156b0  00000000  00000000  0000b1f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029e8  00000000  00000000  000208a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001548  00000000  00000000  00023288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000108b  00000000  00000000  000247d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023081  00000000  00000000  0002585b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014e45  00000000  00000000  000488dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db565  00000000  00000000  0005d721  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00138c86  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006360  00000000  00000000  00138ccc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0013f02c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001c0 	.word	0x200001c0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009014 	.word	0x08009014

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001c4 	.word	0x200001c4
 800020c:	08009014 	.word	0x08009014

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f0:	f003 fd8c 	bl	800410c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f4:	f000 f852 	bl	800069c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f8:	f000 f978 	bl	80008ec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005fc:	f000 f94c 	bl	8000898 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8000600:	f000 f8ba 	bl	8000778 <MX_SPI1_Init>
  MX_TIM3_Init();
 8000604:	f000 f8ee 	bl	80007e4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  BSP_MotorControl_SetNbDevices(BSP_MOTOR_CONTROL_BOARD_ID_POWERSTEP01, 2);
 8000608:	2102      	movs	r1, #2
 800060a:	2001      	movs	r0, #1
 800060c:	f003 fcc6 	bl	8003f9c <BSP_MotorControl_SetNbDevices>
  BSP_MotorControl_Init(BSP_MOTOR_CONTROL_BOARD_ID_POWERSTEP01, NULL);
 8000610:	2100      	movs	r1, #0
 8000612:	2001      	movs	r0, #1
 8000614:	f003 fb8e 	bl	8003d34 <BSP_MotorControl_Init>
  BSP_MotorControl_Init(BSP_MOTOR_CONTROL_BOARD_ID_POWERSTEP01, NULL);
 8000618:	2100      	movs	r1, #0
 800061a:	2001      	movs	r0, #1
 800061c:	f003 fb8a 	bl	8003d34 <BSP_MotorControl_Init>
  BSP_MotorControl_AttachFlagInterrupt(MyFlagInterruptHandler);
 8000620:	4815      	ldr	r0, [pc, #84]	@ (8000678 <main+0x8c>)
 8000622:	f003 fb2d 	bl	8003c80 <BSP_MotorControl_AttachFlagInterrupt>
  BSP_MotorControl_AttachBusyInterrupt(MyBusyInterruptHandler);
 8000626:	4815      	ldr	r0, [pc, #84]	@ (800067c <main+0x90>)
 8000628:	f003 fb48 	bl	8003cbc <BSP_MotorControl_AttachBusyInterrupt>
  BSP_MotorControl_AttachErrorHandler(MyErrorHandler);
 800062c:	4814      	ldr	r0, [pc, #80]	@ (8000680 <main+0x94>)
 800062e:	f003 fb09 	bl	8003c44 <BSP_MotorControl_AttachErrorHandler>
  BSP_MotorControl_CmdResetPos(0);
 8000632:	2000      	movs	r0, #0
 8000634:	f003 fc2c 	bl	8003e90 <BSP_MotorControl_CmdResetPos>
  BSP_MotorControl_CmdResetPos(1);
 8000638:	2001      	movs	r0, #1
 800063a:	f003 fc29 	bl	8003e90 <BSP_MotorControl_CmdResetPos>
  HAL_UART_Receive_IT(&huart2, &uart_rx_byte, 1);
 800063e:	2201      	movs	r2, #1
 8000640:	4910      	ldr	r1, [pc, #64]	@ (8000684 <main+0x98>)
 8000642:	4811      	ldr	r0, [pc, #68]	@ (8000688 <main+0x9c>)
 8000644:	f006 fbcd 	bl	8006de2 <HAL_UART_Receive_IT>

  system_tick = 0;
 8000648:	4b10      	ldr	r3, [pc, #64]	@ (800068c <main+0xa0>)
 800064a:	2200      	movs	r2, #0
 800064c:	601a      	str	r2, [r3, #0]
  last_status_update = 0;
 800064e:	4b10      	ldr	r3, [pc, #64]	@ (8000690 <main+0xa4>)
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
  UART_SendString("SYSTEM,READY\n");
 8000654:	480f      	ldr	r0, [pc, #60]	@ (8000694 <main+0xa8>)
 8000656:	f000 f9db 	bl	8000a10 <UART_SendString>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	    // Process incoming commands
	    if (command_ready)
 800065a:	4b0f      	ldr	r3, [pc, #60]	@ (8000698 <main+0xac>)
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	b2db      	uxtb	r3, r3
 8000660:	2b00      	cmp	r3, #0
 8000662:	d004      	beq.n	800066e <main+0x82>
	    {
	      command_ready = 0;
 8000664:	4b0c      	ldr	r3, [pc, #48]	@ (8000698 <main+0xac>)
 8000666:	2200      	movs	r2, #0
 8000668:	701a      	strb	r2, [r3, #0]
	      ParseCommand();
 800066a:	f000 fa9f 	bl	8000bac <ParseCommand>
	    }

	    // Small delay to prevent busy-waiting, but fast enough for responsiveness
	    HAL_Delay(MAIN_LOOP_DELAY);
 800066e:	2032      	movs	r0, #50	@ 0x32
 8000670:	f003 fdbe 	bl	80041f0 <HAL_Delay>
	    if (command_ready)
 8000674:	e7f1      	b.n	800065a <main+0x6e>
 8000676:	bf00      	nop
 8000678:	08000ef9 	.word	0x08000ef9
 800067c:	08000f0d 	.word	0x08000f0d
 8000680:	08000f19 	.word	0x08000f19
 8000684:	200003d4 	.word	0x200003d4
 8000688:	2000027c 	.word	0x2000027c
 800068c:	20000460 	.word	0x20000460
 8000690:	2000045c 	.word	0x2000045c
 8000694:	0800902c 	.word	0x0800902c
 8000698:	200003c8 	.word	0x200003c8

0800069c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b094      	sub	sp, #80	@ 0x50
 80006a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a2:	f107 031c 	add.w	r3, r7, #28
 80006a6:	2234      	movs	r2, #52	@ 0x34
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f007 fb8e 	bl	8007dcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b0:	f107 0308 	add.w	r3, r7, #8
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c0:	2300      	movs	r3, #0
 80006c2:	607b      	str	r3, [r7, #4]
 80006c4:	4b2a      	ldr	r3, [pc, #168]	@ (8000770 <SystemClock_Config+0xd4>)
 80006c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c8:	4a29      	ldr	r2, [pc, #164]	@ (8000770 <SystemClock_Config+0xd4>)
 80006ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80006d0:	4b27      	ldr	r3, [pc, #156]	@ (8000770 <SystemClock_Config+0xd4>)
 80006d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006dc:	2300      	movs	r3, #0
 80006de:	603b      	str	r3, [r7, #0]
 80006e0:	4b24      	ldr	r3, [pc, #144]	@ (8000774 <SystemClock_Config+0xd8>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006e8:	4a22      	ldr	r2, [pc, #136]	@ (8000774 <SystemClock_Config+0xd8>)
 80006ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006ee:	6013      	str	r3, [r2, #0]
 80006f0:	4b20      	ldr	r3, [pc, #128]	@ (8000774 <SystemClock_Config+0xd8>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006f8:	603b      	str	r3, [r7, #0]
 80006fa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006fc:	2302      	movs	r3, #2
 80006fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000700:	2301      	movs	r3, #1
 8000702:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000704:	2310      	movs	r3, #16
 8000706:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000708:	2302      	movs	r3, #2
 800070a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800070c:	2300      	movs	r3, #0
 800070e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000710:	2310      	movs	r3, #16
 8000712:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000714:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000718:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800071a:	2304      	movs	r3, #4
 800071c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800071e:	2302      	movs	r3, #2
 8000720:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000722:	2302      	movs	r3, #2
 8000724:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000726:	f107 031c 	add.w	r3, r7, #28
 800072a:	4618      	mov	r0, r3
 800072c:	f004 fc5c 	bl	8004fe8 <HAL_RCC_OscConfig>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000736:	f000 fc27 	bl	8000f88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800073a:	230f      	movs	r3, #15
 800073c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800073e:	2302      	movs	r3, #2
 8000740:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000746:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800074a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800074c:	2300      	movs	r3, #0
 800074e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000750:	f107 0308 	add.w	r3, r7, #8
 8000754:	2102      	movs	r1, #2
 8000756:	4618      	mov	r0, r3
 8000758:	f004 f8fc 	bl	8004954 <HAL_RCC_ClockConfig>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000762:	f000 fc11 	bl	8000f88 <Error_Handler>
  }
}
 8000766:	bf00      	nop
 8000768:	3750      	adds	r7, #80	@ 0x50
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40023800 	.word	0x40023800
 8000774:	40007000 	.word	0x40007000

08000778 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800077c:	4b17      	ldr	r3, [pc, #92]	@ (80007dc <MX_SPI1_Init+0x64>)
 800077e:	4a18      	ldr	r2, [pc, #96]	@ (80007e0 <MX_SPI1_Init+0x68>)
 8000780:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000782:	4b16      	ldr	r3, [pc, #88]	@ (80007dc <MX_SPI1_Init+0x64>)
 8000784:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000788:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800078a:	4b14      	ldr	r3, [pc, #80]	@ (80007dc <MX_SPI1_Init+0x64>)
 800078c:	2200      	movs	r2, #0
 800078e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000790:	4b12      	ldr	r3, [pc, #72]	@ (80007dc <MX_SPI1_Init+0x64>)
 8000792:	2200      	movs	r2, #0
 8000794:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000796:	4b11      	ldr	r3, [pc, #68]	@ (80007dc <MX_SPI1_Init+0x64>)
 8000798:	2200      	movs	r2, #0
 800079a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800079c:	4b0f      	ldr	r3, [pc, #60]	@ (80007dc <MX_SPI1_Init+0x64>)
 800079e:	2201      	movs	r2, #1
 80007a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007a2:	4b0e      	ldr	r3, [pc, #56]	@ (80007dc <MX_SPI1_Init+0x64>)
 80007a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80007aa:	4b0c      	ldr	r3, [pc, #48]	@ (80007dc <MX_SPI1_Init+0x64>)
 80007ac:	2218      	movs	r2, #24
 80007ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007b0:	4b0a      	ldr	r3, [pc, #40]	@ (80007dc <MX_SPI1_Init+0x64>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007b6:	4b09      	ldr	r3, [pc, #36]	@ (80007dc <MX_SPI1_Init+0x64>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007bc:	4b07      	ldr	r3, [pc, #28]	@ (80007dc <MX_SPI1_Init+0x64>)
 80007be:	2200      	movs	r2, #0
 80007c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007c2:	4b06      	ldr	r3, [pc, #24]	@ (80007dc <MX_SPI1_Init+0x64>)
 80007c4:	220a      	movs	r2, #10
 80007c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007c8:	4804      	ldr	r0, [pc, #16]	@ (80007dc <MX_SPI1_Init+0x64>)
 80007ca:	f004 feab 	bl	8005524 <HAL_SPI_Init>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80007d4:	f000 fbd8 	bl	8000f88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007d8:	bf00      	nop
 80007da:	bd80      	pop	{r7, pc}
 80007dc:	200001dc 	.word	0x200001dc
 80007e0:	40013000 	.word	0x40013000

080007e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08a      	sub	sp, #40	@ 0x28
 80007e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007ea:	f107 0320 	add.w	r3, r7, #32
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
 80007f2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007f4:	1d3b      	adds	r3, r7, #4
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]
 80007fc:	609a      	str	r2, [r3, #8]
 80007fe:	60da      	str	r2, [r3, #12]
 8000800:	611a      	str	r2, [r3, #16]
 8000802:	615a      	str	r2, [r3, #20]
 8000804:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000806:	4b22      	ldr	r3, [pc, #136]	@ (8000890 <MX_TIM3_Init+0xac>)
 8000808:	4a22      	ldr	r2, [pc, #136]	@ (8000894 <MX_TIM3_Init+0xb0>)
 800080a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800080c:	4b20      	ldr	r3, [pc, #128]	@ (8000890 <MX_TIM3_Init+0xac>)
 800080e:	2200      	movs	r2, #0
 8000810:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000812:	4b1f      	ldr	r3, [pc, #124]	@ (8000890 <MX_TIM3_Init+0xac>)
 8000814:	2200      	movs	r2, #0
 8000816:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000818:	4b1d      	ldr	r3, [pc, #116]	@ (8000890 <MX_TIM3_Init+0xac>)
 800081a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800081e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000820:	4b1b      	ldr	r3, [pc, #108]	@ (8000890 <MX_TIM3_Init+0xac>)
 8000822:	2200      	movs	r2, #0
 8000824:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000826:	4b1a      	ldr	r3, [pc, #104]	@ (8000890 <MX_TIM3_Init+0xac>)
 8000828:	2200      	movs	r2, #0
 800082a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800082c:	4818      	ldr	r0, [pc, #96]	@ (8000890 <MX_TIM3_Init+0xac>)
 800082e:	f005 f987 	bl	8005b40 <HAL_TIM_PWM_Init>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000838:	f000 fba6 	bl	8000f88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800083c:	2300      	movs	r3, #0
 800083e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000840:	2300      	movs	r3, #0
 8000842:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000844:	f107 0320 	add.w	r3, r7, #32
 8000848:	4619      	mov	r1, r3
 800084a:	4811      	ldr	r0, [pc, #68]	@ (8000890 <MX_TIM3_Init+0xac>)
 800084c:	f006 f95e 	bl	8006b0c <HAL_TIMEx_MasterConfigSynchronization>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000856:	f000 fb97 	bl	8000f88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800085a:	2360      	movs	r3, #96	@ 0x60
 800085c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800085e:	2300      	movs	r3, #0
 8000860:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000862:	2300      	movs	r3, #0
 8000864:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000866:	2300      	movs	r3, #0
 8000868:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800086a:	1d3b      	adds	r3, r7, #4
 800086c:	2204      	movs	r2, #4
 800086e:	4619      	mov	r1, r3
 8000870:	4807      	ldr	r0, [pc, #28]	@ (8000890 <MX_TIM3_Init+0xac>)
 8000872:	f005 fc79 	bl	8006168 <HAL_TIM_PWM_ConfigChannel>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800087c:	f000 fb84 	bl	8000f88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000880:	4803      	ldr	r0, [pc, #12]	@ (8000890 <MX_TIM3_Init+0xac>)
 8000882:	f002 feb3 	bl	80035ec <HAL_TIM_MspPostInit>

}
 8000886:	bf00      	nop
 8000888:	3728      	adds	r7, #40	@ 0x28
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	20000234 	.word	0x20000234
 8000894:	40000400 	.word	0x40000400

08000898 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800089c:	4b11      	ldr	r3, [pc, #68]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 800089e:	4a12      	ldr	r2, [pc, #72]	@ (80008e8 <MX_USART2_UART_Init+0x50>)
 80008a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008a2:	4b10      	ldr	r3, [pc, #64]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008aa:	4b0e      	ldr	r3, [pc, #56]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008b0:	4b0c      	ldr	r3, [pc, #48]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008b6:	4b0b      	ldr	r3, [pc, #44]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008bc:	4b09      	ldr	r3, [pc, #36]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008be:	220c      	movs	r2, #12
 80008c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008c2:	4b08      	ldr	r3, [pc, #32]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c8:	4b06      	ldr	r3, [pc, #24]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008ce:	4805      	ldr	r0, [pc, #20]	@ (80008e4 <MX_USART2_UART_Init+0x4c>)
 80008d0:	f006 f9ac 	bl	8006c2c <HAL_UART_Init>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008da:	f000 fb55 	bl	8000f88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008de:	bf00      	nop
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	2000027c 	.word	0x2000027c
 80008e8:	40004400 	.word	0x40004400

080008ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b088      	sub	sp, #32
 80008f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f2:	f107 030c 	add.w	r3, r7, #12
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
 80008fa:	605a      	str	r2, [r3, #4]
 80008fc:	609a      	str	r2, [r3, #8]
 80008fe:	60da      	str	r2, [r3, #12]
 8000900:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000902:	2300      	movs	r3, #0
 8000904:	60bb      	str	r3, [r7, #8]
 8000906:	4b3f      	ldr	r3, [pc, #252]	@ (8000a04 <MX_GPIO_Init+0x118>)
 8000908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090a:	4a3e      	ldr	r2, [pc, #248]	@ (8000a04 <MX_GPIO_Init+0x118>)
 800090c:	f043 0301 	orr.w	r3, r3, #1
 8000910:	6313      	str	r3, [r2, #48]	@ 0x30
 8000912:	4b3c      	ldr	r3, [pc, #240]	@ (8000a04 <MX_GPIO_Init+0x118>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000916:	f003 0301 	and.w	r3, r3, #1
 800091a:	60bb      	str	r3, [r7, #8]
 800091c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	607b      	str	r3, [r7, #4]
 8000922:	4b38      	ldr	r3, [pc, #224]	@ (8000a04 <MX_GPIO_Init+0x118>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000926:	4a37      	ldr	r2, [pc, #220]	@ (8000a04 <MX_GPIO_Init+0x118>)
 8000928:	f043 0304 	orr.w	r3, r3, #4
 800092c:	6313      	str	r3, [r2, #48]	@ 0x30
 800092e:	4b35      	ldr	r3, [pc, #212]	@ (8000a04 <MX_GPIO_Init+0x118>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	f003 0304 	and.w	r3, r3, #4
 8000936:	607b      	str	r3, [r7, #4]
 8000938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	603b      	str	r3, [r7, #0]
 800093e:	4b31      	ldr	r3, [pc, #196]	@ (8000a04 <MX_GPIO_Init+0x118>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	4a30      	ldr	r2, [pc, #192]	@ (8000a04 <MX_GPIO_Init+0x118>)
 8000944:	f043 0302 	orr.w	r3, r3, #2
 8000948:	6313      	str	r3, [r2, #48]	@ 0x30
 800094a:	4b2e      	ldr	r3, [pc, #184]	@ (8000a04 <MX_GPIO_Init+0x118>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	f003 0302 	and.w	r3, r3, #2
 8000952:	603b      	str	r3, [r7, #0]
 8000954:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STBY_RESET_Pin_GPIO_Port, STBY_RESET_Pin_Pin, GPIO_PIN_SET);
 8000956:	2201      	movs	r2, #1
 8000958:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800095c:	482a      	ldr	r0, [pc, #168]	@ (8000a08 <MX_GPIO_Init+0x11c>)
 800095e:	f003 ffbb 	bl	80048d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_Pin_GPIO_Port, CS_Pin_Pin, GPIO_PIN_SET);
 8000962:	2201      	movs	r2, #1
 8000964:	2140      	movs	r1, #64	@ 0x40
 8000966:	4829      	ldr	r0, [pc, #164]	@ (8000a0c <MX_GPIO_Init+0x120>)
 8000968:	f003 ffb6 	bl	80048d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : STBY_RESET_Pin_Pin */
  GPIO_InitStruct.Pin = STBY_RESET_Pin_Pin;
 800096c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000970:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000972:	2301      	movs	r3, #1
 8000974:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000976:	2300      	movs	r3, #0
 8000978:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097a:	2300      	movs	r3, #0
 800097c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(STBY_RESET_Pin_GPIO_Port, &GPIO_InitStruct);
 800097e:	f107 030c 	add.w	r3, r7, #12
 8000982:	4619      	mov	r1, r3
 8000984:	4820      	ldr	r0, [pc, #128]	@ (8000a08 <MX_GPIO_Init+0x11c>)
 8000986:	f003 fdfb 	bl	8004580 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLAG_Pin_Pin */
  GPIO_InitStruct.Pin = FLAG_Pin_Pin;
 800098a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800098e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000990:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000994:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000996:	2300      	movs	r3, #0
 8000998:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FLAG_Pin_GPIO_Port, &GPIO_InitStruct);
 800099a:	f107 030c 	add.w	r3, r7, #12
 800099e:	4619      	mov	r1, r3
 80009a0:	4819      	ldr	r0, [pc, #100]	@ (8000a08 <MX_GPIO_Init+0x11c>)
 80009a2:	f003 fded 	bl	8004580 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUSY_Pin_Pin */
  GPIO_InitStruct.Pin = BUSY_Pin_Pin;
 80009a6:	2320      	movs	r3, #32
 80009a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009aa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUSY_Pin_GPIO_Port, &GPIO_InitStruct);
 80009b4:	f107 030c 	add.w	r3, r7, #12
 80009b8:	4619      	mov	r1, r3
 80009ba:	4814      	ldr	r0, [pc, #80]	@ (8000a0c <MX_GPIO_Init+0x120>)
 80009bc:	f003 fde0 	bl	8004580 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_Pin_Pin */
  GPIO_InitStruct.Pin = CS_Pin_Pin;
 80009c0:	2340      	movs	r3, #64	@ 0x40
 80009c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c4:	2301      	movs	r3, #1
 80009c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c8:	2300      	movs	r3, #0
 80009ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009cc:	2300      	movs	r3, #0
 80009ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(CS_Pin_GPIO_Port, &GPIO_InitStruct);
 80009d0:	f107 030c 	add.w	r3, r7, #12
 80009d4:	4619      	mov	r1, r3
 80009d6:	480d      	ldr	r0, [pc, #52]	@ (8000a0c <MX_GPIO_Init+0x120>)
 80009d8:	f003 fdd2 	bl	8004580 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80009dc:	2200      	movs	r2, #0
 80009de:	2100      	movs	r1, #0
 80009e0:	2017      	movs	r0, #23
 80009e2:	f003 fd04 	bl	80043ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80009e6:	2017      	movs	r0, #23
 80009e8:	f003 fd1d 	bl	8004426 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80009ec:	2200      	movs	r2, #0
 80009ee:	2100      	movs	r1, #0
 80009f0:	2028      	movs	r0, #40	@ 0x28
 80009f2:	f003 fcfc 	bl	80043ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80009f6:	2028      	movs	r0, #40	@ 0x28
 80009f8:	f003 fd15 	bl	8004426 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009fc:	bf00      	nop
 80009fe:	3720      	adds	r7, #32
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	40023800 	.word	0x40023800
 8000a08:	40020000 	.word	0x40020000
 8000a0c:	40020400 	.word	0x40020400

08000a10 <UART_SendString>:

/* USER CODE BEGIN 4 */
void UART_SendString(const char *str)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 100);
 8000a18:	6878      	ldr	r0, [r7, #4]
 8000a1a:	f7ff fbf9 	bl	8000210 <strlen>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	b29a      	uxth	r2, r3
 8000a22:	2364      	movs	r3, #100	@ 0x64
 8000a24:	6879      	ldr	r1, [r7, #4]
 8000a26:	4803      	ldr	r0, [pc, #12]	@ (8000a34 <UART_SendString+0x24>)
 8000a28:	f006 f950 	bl	8006ccc <HAL_UART_Transmit>
}
 8000a2c:	bf00      	nop
 8000a2e:	3708      	adds	r7, #8
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	2000027c 	.word	0x2000027c

08000a38 <UART_ReceiveChar>:

void UART_ReceiveChar(uint8_t ch)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	4603      	mov	r3, r0
 8000a40:	71fb      	strb	r3, [r7, #7]
  // Check for buffer overflow BEFORE writing
  if (cmd_index >= RX_BUFFER_SIZE - 1)
 8000a42:	4b1b      	ldr	r3, [pc, #108]	@ (8000ab0 <UART_ReceiveChar+0x78>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	2b7e      	cmp	r3, #126	@ 0x7e
 8000a48:	d908      	bls.n	8000a5c <UART_ReceiveChar+0x24>
  {
    // Buffer full - reset and report error
    cmd_index = 0;
 8000a4a:	4b19      	ldr	r3, [pc, #100]	@ (8000ab0 <UART_ReceiveChar+0x78>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
    SendError(0, "BUFFER_OVERFLOW", "Command too long");
 8000a50:	4a18      	ldr	r2, [pc, #96]	@ (8000ab4 <UART_ReceiveChar+0x7c>)
 8000a52:	4919      	ldr	r1, [pc, #100]	@ (8000ab8 <UART_ReceiveChar+0x80>)
 8000a54:	2000      	movs	r0, #0
 8000a56:	f000 f88b 	bl	8000b70 <SendError>
    return;
 8000a5a:	e025      	b.n	8000aa8 <UART_ReceiveChar+0x70>
  }

  if (ch == '\n' || ch == '\r')
 8000a5c:	79fb      	ldrb	r3, [r7, #7]
 8000a5e:	2b0a      	cmp	r3, #10
 8000a60:	d002      	beq.n	8000a68 <UART_ReceiveChar+0x30>
 8000a62:	79fb      	ldrb	r3, [r7, #7]
 8000a64:	2b0d      	cmp	r3, #13
 8000a66:	d117      	bne.n	8000a98 <UART_ReceiveChar+0x60>
  {
    if (cmd_index > 0)  // Only process if we have data
 8000a68:	4b11      	ldr	r3, [pc, #68]	@ (8000ab0 <UART_ReceiveChar+0x78>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d00f      	beq.n	8000a90 <UART_ReceiveChar+0x58>
    {
      command_buffer[cmd_index] = '\0';
 8000a70:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab0 <UART_ReceiveChar+0x78>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a11      	ldr	r2, [pc, #68]	@ (8000abc <UART_ReceiveChar+0x84>)
 8000a76:	2100      	movs	r1, #0
 8000a78:	54d1      	strb	r1, [r2, r3]
      // Copy to rx_buffer for processing
      memcpy(rx_buffer, command_buffer, cmd_index + 1);
 8000a7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab0 <UART_ReceiveChar+0x78>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	3301      	adds	r3, #1
 8000a80:	461a      	mov	r2, r3
 8000a82:	490e      	ldr	r1, [pc, #56]	@ (8000abc <UART_ReceiveChar+0x84>)
 8000a84:	480e      	ldr	r0, [pc, #56]	@ (8000ac0 <UART_ReceiveChar+0x88>)
 8000a86:	f007 f9fd 	bl	8007e84 <memcpy>
      command_ready = 1;
 8000a8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac4 <UART_ReceiveChar+0x8c>)
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	701a      	strb	r2, [r3, #0]
    }
    cmd_index = 0;
 8000a90:	4b07      	ldr	r3, [pc, #28]	@ (8000ab0 <UART_ReceiveChar+0x78>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	e007      	b.n	8000aa8 <UART_ReceiveChar+0x70>
  }
  else
  {
    command_buffer[cmd_index++] = ch;
 8000a98:	4b05      	ldr	r3, [pc, #20]	@ (8000ab0 <UART_ReceiveChar+0x78>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	1c5a      	adds	r2, r3, #1
 8000a9e:	4904      	ldr	r1, [pc, #16]	@ (8000ab0 <UART_ReceiveChar+0x78>)
 8000aa0:	600a      	str	r2, [r1, #0]
 8000aa2:	4906      	ldr	r1, [pc, #24]	@ (8000abc <UART_ReceiveChar+0x84>)
 8000aa4:	79fa      	ldrb	r2, [r7, #7]
 8000aa6:	54ca      	strb	r2, [r1, r3]
  }
}
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	bf00      	nop
 8000ab0:	20000458 	.word	0x20000458
 8000ab4:	0800903c 	.word	0x0800903c
 8000ab8:	08009050 	.word	0x08009050
 8000abc:	200003d8 	.word	0x200003d8
 8000ac0:	200002c8 	.word	0x200002c8
 8000ac4:	200003c8 	.word	0x200003c8

08000ac8 <SendMotorStatus>:

void SendMotorStatus(uint8_t motor_id)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b08a      	sub	sp, #40	@ 0x28
 8000acc:	af04      	add	r7, sp, #16
 8000ace:	4603      	mov	r3, r0
 8000ad0:	71fb      	strb	r3, [r7, #7]
  uint16_t statusRegister = BSP_MotorControl_CmdGetStatus(motor_id);
 8000ad2:	79fb      	ldrb	r3, [r7, #7]
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f003 f971 	bl	8003dbc <BSP_MotorControl_CmdGetStatus>
 8000ada:	4603      	mov	r3, r0
 8000adc:	82bb      	strh	r3, [r7, #20]
  int32_t position = BSP_MotorControl_GetPosition(motor_id);
 8000ade:	79fb      	ldrb	r3, [r7, #7]
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f003 f947 	bl	8003d74 <BSP_MotorControl_GetPosition>
 8000ae6:	6138      	str	r0, [r7, #16]

  // Extract status flags
  uint8_t is_moving = ((statusRegister & POWERSTEP01_STATUS_BUSY) == 0) ? 1 : 0;
 8000ae8:	8abb      	ldrh	r3, [r7, #20]
 8000aea:	f003 0302 	and.w	r3, r3, #2
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	bf0c      	ite	eq
 8000af2:	2301      	moveq	r3, #1
 8000af4:	2300      	movne	r3, #0
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	73fb      	strb	r3, [r7, #15]
  uint8_t has_error = 0;
 8000afa:	2300      	movs	r3, #0
 8000afc:	75fb      	strb	r3, [r7, #23]

  // Check for any error conditions
  if (((statusRegister & POWERSTEP01_STATUS_UVLO) == 0) ||
 8000afe:	8abb      	ldrh	r3, [r7, #20]
 8000b00:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d017      	beq.n	8000b38 <SendMotorStatus+0x70>
      ((statusRegister & POWERSTEP01_STATUS_OCD) == 0) ||
 8000b08:	8abb      	ldrh	r3, [r7, #20]
 8000b0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((statusRegister & POWERSTEP01_STATUS_UVLO) == 0) ||
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d012      	beq.n	8000b38 <SendMotorStatus+0x70>
      ((statusRegister & POWERSTEP01_STATUS_STALL_A) == 0) ||
 8000b12:	8abb      	ldrh	r3, [r7, #20]
 8000b14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
      ((statusRegister & POWERSTEP01_STATUS_OCD) == 0) ||
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d00d      	beq.n	8000b38 <SendMotorStatus+0x70>
      ((statusRegister & POWERSTEP01_STATUS_STALL_B) == 0) ||
 8000b1c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
      ((statusRegister & POWERSTEP01_STATUS_STALL_A) == 0) ||
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	da09      	bge.n	8000b38 <SendMotorStatus+0x70>
      (statusRegister & POWERSTEP01_STATUS_CMD_ERROR) ||
 8000b24:	8abb      	ldrh	r3, [r7, #20]
 8000b26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
      ((statusRegister & POWERSTEP01_STATUS_STALL_B) == 0) ||
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d104      	bne.n	8000b38 <SendMotorStatus+0x70>
      (statusRegister & POWERSTEP01_STATUS_TH_STATUS))
 8000b2e:	8abb      	ldrh	r3, [r7, #20]
 8000b30:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
      (statusRegister & POWERSTEP01_STATUS_CMD_ERROR) ||
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <SendMotorStatus+0x74>
  {
    has_error = 1;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	75fb      	strb	r3, [r7, #23]
  }

  // Send compact status
  snprintf((char *)tx_buffer, TX_BUFFER_SIZE,
 8000b3c:	79f8      	ldrb	r0, [r7, #7]
 8000b3e:	7bfb      	ldrb	r3, [r7, #15]
 8000b40:	7dfa      	ldrb	r2, [r7, #23]
 8000b42:	8ab9      	ldrh	r1, [r7, #20]
 8000b44:	9103      	str	r1, [sp, #12]
 8000b46:	9202      	str	r2, [sp, #8]
 8000b48:	9301      	str	r3, [sp, #4]
 8000b4a:	693b      	ldr	r3, [r7, #16]
 8000b4c:	9300      	str	r3, [sp, #0]
 8000b4e:	4603      	mov	r3, r0
 8000b50:	4a05      	ldr	r2, [pc, #20]	@ (8000b68 <SendMotorStatus+0xa0>)
 8000b52:	2180      	movs	r1, #128	@ 0x80
 8000b54:	4805      	ldr	r0, [pc, #20]	@ (8000b6c <SendMotorStatus+0xa4>)
 8000b56:	f007 f8d5 	bl	8007d04 <sniprintf>
           "STATUS,%d,%ld,%d,%d,0x%04X\n",
           motor_id, position, is_moving, has_error, statusRegister);
  UART_SendString((const char *)tx_buffer);
 8000b5a:	4804      	ldr	r0, [pc, #16]	@ (8000b6c <SendMotorStatus+0xa4>)
 8000b5c:	f7ff ff58 	bl	8000a10 <UART_SendString>
}
 8000b60:	bf00      	nop
 8000b62:	3718      	adds	r7, #24
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	08009060 	.word	0x08009060
 8000b6c:	20000348 	.word	0x20000348

08000b70 <SendError>:

void SendError(uint8_t motor_id, const char *error_type, const char *description)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b086      	sub	sp, #24
 8000b74:	af02      	add	r7, sp, #8
 8000b76:	4603      	mov	r3, r0
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
 8000b7c:	73fb      	strb	r3, [r7, #15]
  snprintf((char *)tx_buffer, TX_BUFFER_SIZE, "ERROR,%d,%s,%s\n", motor_id, error_type, description);
 8000b7e:	7bfa      	ldrb	r2, [r7, #15]
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	9301      	str	r3, [sp, #4]
 8000b84:	68bb      	ldr	r3, [r7, #8]
 8000b86:	9300      	str	r3, [sp, #0]
 8000b88:	4613      	mov	r3, r2
 8000b8a:	4a06      	ldr	r2, [pc, #24]	@ (8000ba4 <SendError+0x34>)
 8000b8c:	2180      	movs	r1, #128	@ 0x80
 8000b8e:	4806      	ldr	r0, [pc, #24]	@ (8000ba8 <SendError+0x38>)
 8000b90:	f007 f8b8 	bl	8007d04 <sniprintf>
  UART_SendString((const char *)tx_buffer);
 8000b94:	4804      	ldr	r0, [pc, #16]	@ (8000ba8 <SendError+0x38>)
 8000b96:	f7ff ff3b 	bl	8000a10 <UART_SendString>
}
 8000b9a:	bf00      	nop
 8000b9c:	3710      	adds	r7, #16
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	0800907c 	.word	0x0800907c
 8000ba8:	20000348 	.word	0x20000348

08000bac <ParseCommand>:

void ParseCommand(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af02      	add	r7, sp, #8
  char *cmd = (char *)rx_buffer;
 8000bb2:	4b69      	ldr	r3, [pc, #420]	@ (8000d58 <ParseCommand+0x1ac>)
 8000bb4:	60fb      	str	r3, [r7, #12]

  // Ignore empty commands
  if (strlen(cmd) == 0)
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	f000 80c7 	beq.w	8000d4e <ParseCommand+0x1a2>
  {
    return;
  }

  // Debug: Echo back what was received (safely truncated)
  snprintf((char *)tx_buffer, TX_BUFFER_SIZE, "DEBUG,RX:[%.20s]\n", cmd);
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	4a66      	ldr	r2, [pc, #408]	@ (8000d5c <ParseCommand+0x1b0>)
 8000bc4:	2180      	movs	r1, #128	@ 0x80
 8000bc6:	4866      	ldr	r0, [pc, #408]	@ (8000d60 <ParseCommand+0x1b4>)
 8000bc8:	f007 f89c 	bl	8007d04 <sniprintf>
  UART_SendString((const char *)tx_buffer);
 8000bcc:	4864      	ldr	r0, [pc, #400]	@ (8000d60 <ParseCommand+0x1b4>)
 8000bce:	f7ff ff1f 	bl	8000a10 <UART_SendString>

  if (strncmp(cmd, "MOVE", 4) == 0)
 8000bd2:	2204      	movs	r2, #4
 8000bd4:	4963      	ldr	r1, [pc, #396]	@ (8000d64 <ParseCommand+0x1b8>)
 8000bd6:	68f8      	ldr	r0, [r7, #12]
 8000bd8:	f007 f900 	bl	8007ddc <strncmp>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d140      	bne.n	8000c64 <ParseCommand+0xb8>
  {
    int32_t motor0_steps, motor1_steps;
    if (sscanf(cmd, "MOVE,%ld,%ld", &motor0_steps, &motor1_steps) == 2)
 8000be2:	1d3b      	adds	r3, r7, #4
 8000be4:	f107 0208 	add.w	r2, r7, #8
 8000be8:	495f      	ldr	r1, [pc, #380]	@ (8000d68 <ParseCommand+0x1bc>)
 8000bea:	68f8      	ldr	r0, [r7, #12]
 8000bec:	f007 f8c0 	bl	8007d70 <siscanf>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b02      	cmp	r3, #2
 8000bf4:	d130      	bne.n	8000c58 <ParseCommand+0xac>
    {
      // Validate step values
      if (motor0_steps < MIN_MOTOR_STEPS || motor0_steps > MAX_MOTOR_STEPS ||
 8000bf6:	68bb      	ldr	r3, [r7, #8]
 8000bf8:	4a5c      	ldr	r2, [pc, #368]	@ (8000d6c <ParseCommand+0x1c0>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	db0b      	blt.n	8000c16 <ParseCommand+0x6a>
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	4a5b      	ldr	r2, [pc, #364]	@ (8000d70 <ParseCommand+0x1c4>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	dc07      	bgt.n	8000c16 <ParseCommand+0x6a>
          motor1_steps < MIN_MOTOR_STEPS || motor1_steps > MAX_MOTOR_STEPS)
 8000c06:	687b      	ldr	r3, [r7, #4]
      if (motor0_steps < MIN_MOTOR_STEPS || motor0_steps > MAX_MOTOR_STEPS ||
 8000c08:	4a58      	ldr	r2, [pc, #352]	@ (8000d6c <ParseCommand+0x1c0>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	db03      	blt.n	8000c16 <ParseCommand+0x6a>
          motor1_steps < MIN_MOTOR_STEPS || motor1_steps > MAX_MOTOR_STEPS)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4a57      	ldr	r2, [pc, #348]	@ (8000d70 <ParseCommand+0x1c4>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	dd05      	ble.n	8000c22 <ParseCommand+0x76>
      {
        SendError(0, "RANGE_ERROR", "Step value out of range");
 8000c16:	4a57      	ldr	r2, [pc, #348]	@ (8000d74 <ParseCommand+0x1c8>)
 8000c18:	4957      	ldr	r1, [pc, #348]	@ (8000d78 <ParseCommand+0x1cc>)
 8000c1a:	2000      	movs	r0, #0
 8000c1c:	f7ff ffa8 	bl	8000b70 <SendError>
 8000c20:	e096      	b.n	8000d50 <ParseCommand+0x1a4>
        return;
      }

      // Queue both motors
      motor0_target = motor0_steps;
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	4a55      	ldr	r2, [pc, #340]	@ (8000d7c <ParseCommand+0x1d0>)
 8000c26:	6013      	str	r3, [r2, #0]
      motor1_target = motor1_steps;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	4a55      	ldr	r2, [pc, #340]	@ (8000d80 <ParseCommand+0x1d4>)
 8000c2c:	6013      	str	r3, [r2, #0]
      MoveMotorsToPosition(motor0_target, motor1_target);
 8000c2e:	4b53      	ldr	r3, [pc, #332]	@ (8000d7c <ParseCommand+0x1d0>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a53      	ldr	r2, [pc, #332]	@ (8000d80 <ParseCommand+0x1d4>)
 8000c34:	6812      	ldr	r2, [r2, #0]
 8000c36:	4611      	mov	r1, r2
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f000 f8c1 	bl	8000dc0 <MoveMotorsToPosition>

      // Send confirmation with actual values
      snprintf((char *)tx_buffer, TX_BUFFER_SIZE, "OK,MOVE,%ld,%ld\n",
 8000c3e:	68ba      	ldr	r2, [r7, #8]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	9300      	str	r3, [sp, #0]
 8000c44:	4613      	mov	r3, r2
 8000c46:	4a4f      	ldr	r2, [pc, #316]	@ (8000d84 <ParseCommand+0x1d8>)
 8000c48:	2180      	movs	r1, #128	@ 0x80
 8000c4a:	4845      	ldr	r0, [pc, #276]	@ (8000d60 <ParseCommand+0x1b4>)
 8000c4c:	f007 f85a 	bl	8007d04 <sniprintf>
               motor0_steps, motor1_steps);
      UART_SendString((const char *)tx_buffer);
 8000c50:	4843      	ldr	r0, [pc, #268]	@ (8000d60 <ParseCommand+0x1b4>)
 8000c52:	f7ff fedd 	bl	8000a10 <UART_SendString>
 8000c56:	e07b      	b.n	8000d50 <ParseCommand+0x1a4>
    }
    else
    {
      SendError(0, "PARSE_ERROR", "Invalid MOVE format");
 8000c58:	4a4b      	ldr	r2, [pc, #300]	@ (8000d88 <ParseCommand+0x1dc>)
 8000c5a:	494c      	ldr	r1, [pc, #304]	@ (8000d8c <ParseCommand+0x1e0>)
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	f7ff ff87 	bl	8000b70 <SendError>
 8000c62:	e075      	b.n	8000d50 <ParseCommand+0x1a4>
    }
  }
  else if (strncmp(cmd, "STOP", 4) == 0)
 8000c64:	2204      	movs	r2, #4
 8000c66:	494a      	ldr	r1, [pc, #296]	@ (8000d90 <ParseCommand+0x1e4>)
 8000c68:	68f8      	ldr	r0, [r7, #12]
 8000c6a:	f007 f8b7 	bl	8007ddc <strncmp>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d109      	bne.n	8000c88 <ParseCommand+0xdc>
  {
    UART_SendString("OK,STOPPING\n");
 8000c74:	4847      	ldr	r0, [pc, #284]	@ (8000d94 <ParseCommand+0x1e8>)
 8000c76:	f7ff fecb 	bl	8000a10 <UART_SendString>
    BSP_MotorControl_CmdSoftStop(0);
 8000c7a:	2000      	movs	r0, #0
 8000c7c:	f003 f96c 	bl	8003f58 <BSP_MotorControl_CmdSoftStop>
    BSP_MotorControl_CmdSoftStop(1);
 8000c80:	2001      	movs	r0, #1
 8000c82:	f003 f969 	bl	8003f58 <BSP_MotorControl_CmdSoftStop>
 8000c86:	e063      	b.n	8000d50 <ParseCommand+0x1a4>
  }
  else if (strncmp(cmd, "HOME", 4) == 0)
 8000c88:	2204      	movs	r2, #4
 8000c8a:	4943      	ldr	r1, [pc, #268]	@ (8000d98 <ParseCommand+0x1ec>)
 8000c8c:	68f8      	ldr	r0, [r7, #12]
 8000c8e:	f007 f8a5 	bl	8007ddc <strncmp>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d107      	bne.n	8000ca8 <ParseCommand+0xfc>
  {
    // Move to position 0,0
    MoveMotorsToPosition(0, 0);
 8000c98:	2100      	movs	r1, #0
 8000c9a:	2000      	movs	r0, #0
 8000c9c:	f000 f890 	bl	8000dc0 <MoveMotorsToPosition>
    UART_SendString("OK,HOMING\n");
 8000ca0:	483e      	ldr	r0, [pc, #248]	@ (8000d9c <ParseCommand+0x1f0>)
 8000ca2:	f7ff feb5 	bl	8000a10 <UART_SendString>
 8000ca6:	e053      	b.n	8000d50 <ParseCommand+0x1a4>
  }
  else if (strncmp(cmd, "STATUS", 6) == 0)
 8000ca8:	2206      	movs	r2, #6
 8000caa:	493d      	ldr	r1, [pc, #244]	@ (8000da0 <ParseCommand+0x1f4>)
 8000cac:	68f8      	ldr	r0, [r7, #12]
 8000cae:	f007 f895 	bl	8007ddc <strncmp>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d116      	bne.n	8000ce6 <ParseCommand+0x13a>
  {
    // Check for CLEAR flag
    if (strstr(cmd, "CLEAR") != NULL)
 8000cb8:	493a      	ldr	r1, [pc, #232]	@ (8000da4 <ParseCommand+0x1f8>)
 8000cba:	68f8      	ldr	r0, [r7, #12]
 8000cbc:	f007 f8a0 	bl	8007e00 <strstr>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d008      	beq.n	8000cd8 <ParseCommand+0x12c>
    {
      BSP_MotorControl_CmdGetStatus(0); // Clear error flags
 8000cc6:	2000      	movs	r0, #0
 8000cc8:	f003 f878 	bl	8003dbc <BSP_MotorControl_CmdGetStatus>
      BSP_MotorControl_CmdGetStatus(1);
 8000ccc:	2001      	movs	r0, #1
 8000cce:	f003 f875 	bl	8003dbc <BSP_MotorControl_CmdGetStatus>
      UART_SendString("OK,STATUS_CLEARED\n");
 8000cd2:	4835      	ldr	r0, [pc, #212]	@ (8000da8 <ParseCommand+0x1fc>)
 8000cd4:	f7ff fe9c 	bl	8000a10 <UART_SendString>
    }
    SendMotorStatus(0);
 8000cd8:	2000      	movs	r0, #0
 8000cda:	f7ff fef5 	bl	8000ac8 <SendMotorStatus>
    SendMotorStatus(1);
 8000cde:	2001      	movs	r0, #1
 8000ce0:	f7ff fef2 	bl	8000ac8 <SendMotorStatus>
 8000ce4:	e034      	b.n	8000d50 <ParseCommand+0x1a4>
  }
  else if (strncmp(cmd, "RESET", 5) == 0)
 8000ce6:	2205      	movs	r2, #5
 8000ce8:	4930      	ldr	r1, [pc, #192]	@ (8000dac <ParseCommand+0x200>)
 8000cea:	68f8      	ldr	r0, [r7, #12]
 8000cec:	f007 f876 	bl	8007ddc <strncmp>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d10f      	bne.n	8000d16 <ParseCommand+0x16a>
  {
    BSP_MotorControl_CmdGetStatus(0); // Clear error flags
 8000cf6:	2000      	movs	r0, #0
 8000cf8:	f003 f860 	bl	8003dbc <BSP_MotorControl_CmdGetStatus>
    BSP_MotorControl_CmdGetStatus(1);
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	f003 f85d 	bl	8003dbc <BSP_MotorControl_CmdGetStatus>
    BSP_MotorControl_CmdResetPos(0);
 8000d02:	2000      	movs	r0, #0
 8000d04:	f003 f8c4 	bl	8003e90 <BSP_MotorControl_CmdResetPos>
    BSP_MotorControl_CmdResetPos(1);
 8000d08:	2001      	movs	r0, #1
 8000d0a:	f003 f8c1 	bl	8003e90 <BSP_MotorControl_CmdResetPos>
    UART_SendString("OK,RESET_COMPLETE\n");
 8000d0e:	4828      	ldr	r0, [pc, #160]	@ (8000db0 <ParseCommand+0x204>)
 8000d10:	f7ff fe7e 	bl	8000a10 <UART_SendString>
 8000d14:	e01c      	b.n	8000d50 <ParseCommand+0x1a4>
  }
  else if (strncmp(cmd, "HIZ", 3) == 0)
 8000d16:	2203      	movs	r2, #3
 8000d18:	4926      	ldr	r1, [pc, #152]	@ (8000db4 <ParseCommand+0x208>)
 8000d1a:	68f8      	ldr	r0, [r7, #12]
 8000d1c:	f007 f85e 	bl	8007ddc <strncmp>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d109      	bne.n	8000d3a <ParseCommand+0x18e>
  {
    UART_SendString("OK,HIZ\n");
 8000d26:	4824      	ldr	r0, [pc, #144]	@ (8000db8 <ParseCommand+0x20c>)
 8000d28:	f7ff fe72 	bl	8000a10 <UART_SendString>
    BSP_MotorControl_CmdHardHiZ(0);
 8000d2c:	2000      	movs	r0, #0
 8000d2e:	f003 f88d 	bl	8003e4c <BSP_MotorControl_CmdHardHiZ>
    BSP_MotorControl_CmdHardHiZ(1);
 8000d32:	2001      	movs	r0, #1
 8000d34:	f003 f88a 	bl	8003e4c <BSP_MotorControl_CmdHardHiZ>
 8000d38:	e00a      	b.n	8000d50 <ParseCommand+0x1a4>
  }
  else
  {
    // Safely truncate unknown command in error message
    snprintf((char *)tx_buffer, TX_BUFFER_SIZE, "ERROR,UNKNOWN,%.20s\n", cmd);
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	4a1f      	ldr	r2, [pc, #124]	@ (8000dbc <ParseCommand+0x210>)
 8000d3e:	2180      	movs	r1, #128	@ 0x80
 8000d40:	4807      	ldr	r0, [pc, #28]	@ (8000d60 <ParseCommand+0x1b4>)
 8000d42:	f006 ffdf 	bl	8007d04 <sniprintf>
    UART_SendString((const char *)tx_buffer);
 8000d46:	4806      	ldr	r0, [pc, #24]	@ (8000d60 <ParseCommand+0x1b4>)
 8000d48:	f7ff fe62 	bl	8000a10 <UART_SendString>
 8000d4c:	e000      	b.n	8000d50 <ParseCommand+0x1a4>
    return;
 8000d4e:	bf00      	nop
  }
}
 8000d50:	3710      	adds	r7, #16
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	200002c8 	.word	0x200002c8
 8000d5c:	0800908c 	.word	0x0800908c
 8000d60:	20000348 	.word	0x20000348
 8000d64:	080090a0 	.word	0x080090a0
 8000d68:	080090a8 	.word	0x080090a8
 8000d6c:	fff0bdc1 	.word	0xfff0bdc1
 8000d70:	000f423f 	.word	0x000f423f
 8000d74:	080090b8 	.word	0x080090b8
 8000d78:	080090d0 	.word	0x080090d0
 8000d7c:	200003cc 	.word	0x200003cc
 8000d80:	200003d0 	.word	0x200003d0
 8000d84:	080090dc 	.word	0x080090dc
 8000d88:	080090f0 	.word	0x080090f0
 8000d8c:	08009104 	.word	0x08009104
 8000d90:	08009110 	.word	0x08009110
 8000d94:	08009118 	.word	0x08009118
 8000d98:	08009128 	.word	0x08009128
 8000d9c:	08009130 	.word	0x08009130
 8000da0:	0800913c 	.word	0x0800913c
 8000da4:	08009144 	.word	0x08009144
 8000da8:	0800914c 	.word	0x0800914c
 8000dac:	08009160 	.word	0x08009160
 8000db0:	08009168 	.word	0x08009168
 8000db4:	0800917c 	.word	0x0800917c
 8000db8:	08009180 	.word	0x08009180
 8000dbc:	08009188 	.word	0x08009188

08000dc0 <MoveMotorsToPosition>:

void MoveMotorsToPosition(int32_t motor0_pos, int32_t motor1_pos)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	6039      	str	r1, [r7, #0]
	BSP_MotorControl_QueueCommands(0,POWERSTEP01_GO_TO, motor0_pos);
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	2160      	movs	r1, #96	@ 0x60
 8000dce:	2000      	movs	r0, #0
 8000dd0:	f003 f89c 	bl	8003f0c <BSP_MotorControl_QueueCommands>
	BSP_MotorControl_QueueCommands(1,POWERSTEP01_GO_TO, motor1_pos);
 8000dd4:	683a      	ldr	r2, [r7, #0]
 8000dd6:	2160      	movs	r1, #96	@ 0x60
 8000dd8:	2001      	movs	r0, #1
 8000dda:	f003 f897 	bl	8003f0c <BSP_MotorControl_QueueCommands>
	BSP_MotorControl_SendQueuedCommands();
 8000dde:	f003 f879 	bl	8003ed4 <BSP_MotorControl_SendQueuedCommands>
}
 8000de2:	bf00      	nop
 8000de4:	3708      	adds	r7, #8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
	...

08000dec <CheckMotorErrors>:

void CheckMotorErrors(uint8_t motor_id)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	4603      	mov	r3, r0
 8000df4:	71fb      	strb	r3, [r7, #7]
  uint16_t statusRegister = BSP_MotorControl_CmdGetStatus(motor_id);
 8000df6:	79fb      	ldrb	r3, [r7, #7]
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f002 ffdf 	bl	8003dbc <BSP_MotorControl_CmdGetStatus>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	81fb      	strh	r3, [r7, #14]

  if ((statusRegister & POWERSTEP01_STATUS_HIZ) == POWERSTEP01_STATUS_HIZ)
 8000e02:	89fb      	ldrh	r3, [r7, #14]
 8000e04:	f003 0301 	and.w	r3, r3, #1
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d005      	beq.n	8000e18 <CheckMotorErrors+0x2c>
  {
    SendError(motor_id, "HIZ_STATE", "Power bridges disabled");
 8000e0c:	79fb      	ldrb	r3, [r7, #7]
 8000e0e:	4a2a      	ldr	r2, [pc, #168]	@ (8000eb8 <CheckMotorErrors+0xcc>)
 8000e10:	492a      	ldr	r1, [pc, #168]	@ (8000ebc <CheckMotorErrors+0xd0>)
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff feac 	bl	8000b70 <SendError>
  }

  if ((statusRegister & POWERSTEP01_STATUS_CMD_ERROR) == POWERSTEP01_STATUS_CMD_ERROR)
 8000e18:	89fb      	ldrh	r3, [r7, #14]
 8000e1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d005      	beq.n	8000e2e <CheckMotorErrors+0x42>
  {
    SendError(motor_id, "CMD_ERROR", "Command could not be performed");
 8000e22:	79fb      	ldrb	r3, [r7, #7]
 8000e24:	4a26      	ldr	r2, [pc, #152]	@ (8000ec0 <CheckMotorErrors+0xd4>)
 8000e26:	4927      	ldr	r1, [pc, #156]	@ (8000ec4 <CheckMotorErrors+0xd8>)
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f7ff fea1 	bl	8000b70 <SendError>
  }

  if ((statusRegister & POWERSTEP01_STATUS_UVLO) == 0)
 8000e2e:	89fb      	ldrh	r3, [r7, #14]
 8000e30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d105      	bne.n	8000e44 <CheckMotorErrors+0x58>
  {
    SendError(motor_id, "UVLO", "Undervoltage lock-out");
 8000e38:	79fb      	ldrb	r3, [r7, #7]
 8000e3a:	4a23      	ldr	r2, [pc, #140]	@ (8000ec8 <CheckMotorErrors+0xdc>)
 8000e3c:	4923      	ldr	r1, [pc, #140]	@ (8000ecc <CheckMotorErrors+0xe0>)
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f7ff fe96 	bl	8000b70 <SendError>
  }

  if ((statusRegister & POWERSTEP01_STATUS_UVLO_ADC) == 0)
 8000e44:	89fb      	ldrh	r3, [r7, #14]
 8000e46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d105      	bne.n	8000e5a <CheckMotorErrors+0x6e>
  {
    SendError(motor_id, "UVLO_ADC", "ADC undervoltage lock-out");
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	4a1f      	ldr	r2, [pc, #124]	@ (8000ed0 <CheckMotorErrors+0xe4>)
 8000e52:	4920      	ldr	r1, [pc, #128]	@ (8000ed4 <CheckMotorErrors+0xe8>)
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff fe8b 	bl	8000b70 <SendError>
  }

  if ((statusRegister & POWERSTEP01_STATUS_TH_STATUS) != 0)
 8000e5a:	89fb      	ldrh	r3, [r7, #14]
 8000e5c:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d005      	beq.n	8000e70 <CheckMotorErrors+0x84>
  {
    SendError(motor_id, "THERMAL", "Thermal warning or shutdown");
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	4a1c      	ldr	r2, [pc, #112]	@ (8000ed8 <CheckMotorErrors+0xec>)
 8000e68:	491c      	ldr	r1, [pc, #112]	@ (8000edc <CheckMotorErrors+0xf0>)
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff fe80 	bl	8000b70 <SendError>
  }

  if ((statusRegister & POWERSTEP01_STATUS_OCD) == 0)
 8000e70:	89fb      	ldrh	r3, [r7, #14]
 8000e72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d105      	bne.n	8000e86 <CheckMotorErrors+0x9a>
  {
    SendError(motor_id, "OCD", "Overcurrent detection");
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	4a18      	ldr	r2, [pc, #96]	@ (8000ee0 <CheckMotorErrors+0xf4>)
 8000e7e:	4919      	ldr	r1, [pc, #100]	@ (8000ee4 <CheckMotorErrors+0xf8>)
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff fe75 	bl	8000b70 <SendError>
  }

  if ((statusRegister & POWERSTEP01_STATUS_STALL_A) == 0)
 8000e86:	89fb      	ldrh	r3, [r7, #14]
 8000e88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d105      	bne.n	8000e9c <CheckMotorErrors+0xb0>
  {
    SendError(motor_id, "STALL_A", "Stall on bridge A");
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	4a15      	ldr	r2, [pc, #84]	@ (8000ee8 <CheckMotorErrors+0xfc>)
 8000e94:	4915      	ldr	r1, [pc, #84]	@ (8000eec <CheckMotorErrors+0x100>)
 8000e96:	4618      	mov	r0, r3
 8000e98:	f7ff fe6a 	bl	8000b70 <SendError>
  }

  if ((statusRegister & POWERSTEP01_STATUS_STALL_B) == 0)
 8000e9c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	db05      	blt.n	8000eb0 <CheckMotorErrors+0xc4>
  {
    SendError(motor_id, "STALL_B", "Stall on bridge B");
 8000ea4:	79fb      	ldrb	r3, [r7, #7]
 8000ea6:	4a12      	ldr	r2, [pc, #72]	@ (8000ef0 <CheckMotorErrors+0x104>)
 8000ea8:	4912      	ldr	r1, [pc, #72]	@ (8000ef4 <CheckMotorErrors+0x108>)
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff fe60 	bl	8000b70 <SendError>
  }
}
 8000eb0:	bf00      	nop
 8000eb2:	3710      	adds	r7, #16
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	080091a0 	.word	0x080091a0
 8000ebc:	080091b8 	.word	0x080091b8
 8000ec0:	080091c4 	.word	0x080091c4
 8000ec4:	080091e4 	.word	0x080091e4
 8000ec8:	080091f0 	.word	0x080091f0
 8000ecc:	08009208 	.word	0x08009208
 8000ed0:	08009210 	.word	0x08009210
 8000ed4:	0800922c 	.word	0x0800922c
 8000ed8:	08009238 	.word	0x08009238
 8000edc:	08009254 	.word	0x08009254
 8000ee0:	0800925c 	.word	0x0800925c
 8000ee4:	08009274 	.word	0x08009274
 8000ee8:	08009278 	.word	0x08009278
 8000eec:	0800928c 	.word	0x0800928c
 8000ef0:	08009294 	.word	0x08009294
 8000ef4:	080092a8 	.word	0x080092a8

08000ef8 <MyFlagInterruptHandler>:

void MyFlagInterruptHandler(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  // Check errors for both motors
  CheckMotorErrors(0);
 8000efc:	2000      	movs	r0, #0
 8000efe:	f7ff ff75 	bl	8000dec <CheckMotorErrors>
  CheckMotorErrors(1);
 8000f02:	2001      	movs	r0, #1
 8000f04:	f7ff ff72 	bl	8000dec <CheckMotorErrors>
}
 8000f08:	bf00      	nop
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <MyBusyInterruptHandler>:

void MyBusyInterruptHandler(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
   if (BSP_MotorControl_CheckBusyHw())
 8000f10:	f002 ff7a 	bl	8003e08 <BSP_MotorControl_CheckBusyHw>
   }
   else
   {
     // Busy signal inactive
   }
}
 8000f14:	bf00      	nop
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <MyErrorHandler>:

void MyErrorHandler(uint16_t error)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	80fb      	strh	r3, [r7, #6]
  gLastError = error;
 8000f22:	4a07      	ldr	r2, [pc, #28]	@ (8000f40 <MyErrorHandler+0x28>)
 8000f24:	88fb      	ldrh	r3, [r7, #6]
 8000f26:	8013      	strh	r3, [r2, #0]
  snprintf((char *)tx_buffer, TX_BUFFER_SIZE, "ERROR,0,SYSTEM_ERROR,0x%04X\n", error);
 8000f28:	88fb      	ldrh	r3, [r7, #6]
 8000f2a:	4a06      	ldr	r2, [pc, #24]	@ (8000f44 <MyErrorHandler+0x2c>)
 8000f2c:	2180      	movs	r1, #128	@ 0x80
 8000f2e:	4806      	ldr	r0, [pc, #24]	@ (8000f48 <MyErrorHandler+0x30>)
 8000f30:	f006 fee8 	bl	8007d04 <sniprintf>
  UART_SendString((const char *)tx_buffer);
 8000f34:	4804      	ldr	r0, [pc, #16]	@ (8000f48 <MyErrorHandler+0x30>)
 8000f36:	f7ff fd6b 	bl	8000a10 <UART_SendString>

  while(1)
 8000f3a:	bf00      	nop
 8000f3c:	e7fd      	b.n	8000f3a <MyErrorHandler+0x22>
 8000f3e:	bf00      	nop
 8000f40:	200002c4 	.word	0x200002c4
 8000f44:	080092b0 	.word	0x080092b0
 8000f48:	20000348 	.word	0x20000348

08000f4c <HAL_UART_RxCpltCallback>:
  {
  }
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a08      	ldr	r2, [pc, #32]	@ (8000f7c <HAL_UART_RxCpltCallback+0x30>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d109      	bne.n	8000f72 <HAL_UART_RxCpltCallback+0x26>
  {
    UART_ReceiveChar(uart_rx_byte);
 8000f5e:	4b08      	ldr	r3, [pc, #32]	@ (8000f80 <HAL_UART_RxCpltCallback+0x34>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff fd68 	bl	8000a38 <UART_ReceiveChar>
    // Re-enable interrupt for next byte
    HAL_UART_Receive_IT(&huart2, &uart_rx_byte, 1);
 8000f68:	2201      	movs	r2, #1
 8000f6a:	4905      	ldr	r1, [pc, #20]	@ (8000f80 <HAL_UART_RxCpltCallback+0x34>)
 8000f6c:	4805      	ldr	r0, [pc, #20]	@ (8000f84 <HAL_UART_RxCpltCallback+0x38>)
 8000f6e:	f005 ff38 	bl	8006de2 <HAL_UART_Receive_IT>
  }
}
 8000f72:	bf00      	nop
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40004400 	.word	0x40004400
 8000f80:	200003d4 	.word	0x200003d4
 8000f84:	2000027c 	.word	0x2000027c

08000f88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f8c:	b672      	cpsid	i
}
 8000f8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f90:	bf00      	nop
 8000f92:	e7fd      	b.n	8000f90 <Error_Handler+0x8>

08000f94 <Powerstep01_AttachErrorHandler>:
 * @param[in] callback Name of the callback to attach 
 * to the error Hanlder
 * @retval None
 **********************************************************/
void Powerstep01_AttachErrorHandler(void (*callback)(uint16_t))
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  errorHandlerCallback = (void (*)(uint16_t))callback;
 8000f9c:	4a04      	ldr	r2, [pc, #16]	@ (8000fb0 <Powerstep01_AttachErrorHandler+0x1c>)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6013      	str	r3, [r2, #0]
}
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	2000046c 	.word	0x2000046c

08000fb4 <Powerstep01_AttachFlagInterrupt>:
 * @param[in] callback Name of the callback to attach 
 * to the Flag Interrupt
 * @retval None
 **********************************************************/
void Powerstep01_AttachFlagInterrupt(void (*callback)(void))
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  flagInterruptCallback = (void (*)())callback;
 8000fbc:	4a04      	ldr	r2, [pc, #16]	@ (8000fd0 <Powerstep01_AttachFlagInterrupt+0x1c>)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6013      	str	r3, [r2, #0]
}
 8000fc2:	bf00      	nop
 8000fc4:	370c      	adds	r7, #12
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	20000468 	.word	0x20000468

08000fd4 <Powerstep01_AttachBusyInterrupt>:
 * @param[in] callback Name of the callback to attach 
 * to the Busy Interrupt
 * @retval None
 **********************************************************/
void Powerstep01_AttachBusyInterrupt(void (*callback)(void))
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  busyInterruptCallback = (void (*)())callback;
 8000fdc:	4a04      	ldr	r2, [pc, #16]	@ (8000ff0 <Powerstep01_AttachBusyInterrupt+0x1c>)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6013      	str	r3, [r2, #0]
}
 8000fe2:	bf00      	nop
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	20000464 	.word	0x20000464

08000ff4 <Powerstep01_ReadId>:
/******************************************************//**
 * @brief Read id
 * @retval Id of the powerSTEP01 Driver Instance
 **********************************************************/
uint16_t Powerstep01_ReadId(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  return(powerstep01DriverInstance);
 8000ff8:	4b03      	ldr	r3, [pc, #12]	@ (8001008 <Powerstep01_ReadId+0x14>)
 8000ffa:	881b      	ldrh	r3, [r3, #0]
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	2000048e 	.word	0x2000048e

0800100c <Powerstep01_Init>:
 * @brief Starts the Powerstep01 library
 * @param[in] pInit pointer to the initialization data
 * @retval None
 **********************************************************/
void Powerstep01_Init(void* pInit)
{ 
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  /* Initialise the GPIOs of the just added device */
  Powerstep01_Board_GpioInit(powerstep01DriverInstance);
 8001014:	4b1e      	ldr	r3, [pc, #120]	@ (8001090 <Powerstep01_Init+0x84>)
 8001016:	881b      	ldrh	r3, [r3, #0]
 8001018:	b2db      	uxtb	r3, r3
 800101a:	4618      	mov	r0, r3
 800101c:	f002 fc28 	bl	8003870 <Powerstep01_Board_GpioInit>
  
  if(Powerstep01_Board_SpiInit() != 0)
 8001020:	f002 fd4e 	bl	8003ac0 <Powerstep01_Board_SpiInit>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d003      	beq.n	8001032 <Powerstep01_Init+0x26>
  {
    /* Initialization Error */
    Powerstep01_ErrorHandler(POWERSTEP01_ERROR_0);
 800102a:	f44f 4030 	mov.w	r0, #45056	@ 0xb000
 800102e:	f001 f927 	bl	8002280 <Powerstep01_ErrorHandler>
  } 
  
  /* configure the step clock */
  Powerstep01_Board_StepClockInit();
 8001032:	f002 fcb3 	bl	800399c <Powerstep01_Board_StepClockInit>
  
  /* Standby-reset deactivation */
  Powerstep01_Board_ReleaseReset(powerstep01DriverInstance);
 8001036:	4b16      	ldr	r3, [pc, #88]	@ (8001090 <Powerstep01_Init+0x84>)
 8001038:	881b      	ldrh	r3, [r3, #0]
 800103a:	b2db      	uxtb	r3, r3
 800103c:	4618      	mov	r0, r3
 800103e:	f002 fd1b 	bl	8003a78 <Powerstep01_Board_ReleaseReset>
  
  /* Let a delay after reset */
  Powerstep01_Board_Delay(1);
 8001042:	2001      	movs	r0, #1
 8001044:	f002 fbf6 	bl	8003834 <Powerstep01_Board_Delay>

  if (pInit == 0)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d106      	bne.n	800105c <Powerstep01_Init+0x50>
  {
    // Set all registers to their predefined values from powerstep01_target_config.h 
    Powerstep01_SetRegisterToPredefinedValues(powerstep01DriverInstance);
 800104e:	4b10      	ldr	r3, [pc, #64]	@ (8001090 <Powerstep01_Init+0x84>)
 8001050:	881b      	ldrh	r3, [r3, #0]
 8001052:	b2db      	uxtb	r3, r3
 8001054:	4618      	mov	r0, r3
 8001056:	f001 fa07 	bl	8002468 <Powerstep01_SetRegisterToPredefinedValues>
 800105a:	e006      	b.n	800106a <Powerstep01_Init+0x5e>
  }
  else
  {
    Powerstep01_SetDeviceParamsToGivenValues(powerstep01DriverInstance, pInit);
 800105c:	4b0c      	ldr	r3, [pc, #48]	@ (8001090 <Powerstep01_Init+0x84>)
 800105e:	881b      	ldrh	r3, [r3, #0]
 8001060:	b2db      	uxtb	r3, r3
 8001062:	6879      	ldr	r1, [r7, #4]
 8001064:	4618      	mov	r0, r3
 8001066:	f001 fda9 	bl	8002bbc <Powerstep01_SetDeviceParamsToGivenValues>
  }
  
  // Put the Powerstep01 in HiZ state
  Powerstep01_CmdHardHiZ(powerstep01DriverInstance);
 800106a:	4b09      	ldr	r3, [pc, #36]	@ (8001090 <Powerstep01_Init+0x84>)
 800106c:	881b      	ldrh	r3, [r3, #0]
 800106e:	b2db      	uxtb	r3, r3
 8001070:	4618      	mov	r0, r3
 8001072:	f000 fa0c 	bl	800148e <Powerstep01_CmdHardHiZ>
  
  Powerstep01_FetchAndClearAllStatus();
 8001076:	f000 fba1 	bl	80017bc <Powerstep01_FetchAndClearAllStatus>
  
  powerstep01DriverInstance++;
 800107a:	4b05      	ldr	r3, [pc, #20]	@ (8001090 <Powerstep01_Init+0x84>)
 800107c:	881b      	ldrh	r3, [r3, #0]
 800107e:	3301      	adds	r3, #1
 8001080:	b29a      	uxth	r2, r3
 8001082:	4b03      	ldr	r3, [pc, #12]	@ (8001090 <Powerstep01_Init+0x84>)
 8001084:	801a      	strh	r2, [r3, #0]
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	2000048e 	.word	0x2000048e

08001094 <Powerstep01_CheckBusyHw>:
 * busy pin position. 
 * The busy pin is shared between all devices.
 * @retval One if at least one Powerstep01 is busy, otherwise zero
 **********************************************************/
uint8_t Powerstep01_CheckBusyHw(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
	if(!(Powerstep01_Board_BUSY_PIN_GetState()))
 8001098:	f002 fd84 	bl	8003ba4 <Powerstep01_Board_BUSY_PIN_GetState>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d101      	bne.n	80010a6 <Powerstep01_CheckBusyHw+0x12>
  {
    return 0x01;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e000      	b.n	80010a8 <Powerstep01_CheckBusyHw+0x14>
  }
	else 
  {
    return 0x00;
 80010a6:	2300      	movs	r3, #0
  }
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	bd80      	pop	{r7, pc}

080010ac <Powerstep01_CheckStatusHw>:
 * The flag pin is shared between all devices.
 * @retval One if at least one Powerstep01 has an alarm flag set ,
 * otherwise zero
 **********************************************************/
uint8_t Powerstep01_CheckStatusHw(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
	if(!(Powerstep01_Board_FLAG_PIN_GetState()))
 80010b0:	f002 fd84 	bl	8003bbc <Powerstep01_Board_FLAG_PIN_GetState>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d101      	bne.n	80010be <Powerstep01_CheckStatusHw+0x12>
  {
    return 0x01;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e000      	b.n	80010c0 <Powerstep01_CheckStatusHw+0x14>
  }
	else 
  {
    return 0x00;
 80010be:	2300      	movs	r3, #0
  }
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <Powerstep01_CmdGetParam>:
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @param[in] param PowerStep01 register address
 * @retval Register value - 1 to 3 bytes (depends on register)
 *********************************************************/
uint32_t Powerstep01_CmdGetParam(uint8_t deviceId, uint32_t param)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	6039      	str	r1, [r7, #0]
 80010ce:	71fb      	strb	r3, [r7, #7]
  uint32_t spiRxData = 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	617b      	str	r3, [r7, #20]

  if (numberOfDevices > deviceId)
 80010d4:	4b6a      	ldr	r3, [pc, #424]	@ (8001280 <Powerstep01_CmdGetParam+0x1bc>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	b2db      	uxtb	r3, r3
 80010da:	79fa      	ldrb	r2, [r7, #7]
 80010dc:	429a      	cmp	r2, r3
 80010de:	f080 80c9 	bcs.w	8001274 <Powerstep01_CmdGetParam+0x1b0>
  {
    uint32_t loop;
    uint8_t maxArgumentNbBytes = 0;
 80010e2:	2300      	movs	r3, #0
 80010e4:	73fb      	strb	r3, [r7, #15]
    uint8_t spiIndex = numberOfDevices - deviceId - 1;
 80010e6:	4b66      	ldr	r3, [pc, #408]	@ (8001280 <Powerstep01_CmdGetParam+0x1bc>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	b2da      	uxtb	r2, r3
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	1ad3      	subs	r3, r2, r3
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	3b01      	subs	r3, #1
 80010f4:	737b      	strb	r3, [r7, #13]
    bool itDisable = FALSE;
 80010f6:	2300      	movs	r3, #0
 80010f8:	73bb      	strb	r3, [r7, #14]
    
    do
    {
      spiPreemtionByIsr = FALSE;
 80010fa:	4b62      	ldr	r3, [pc, #392]	@ (8001284 <Powerstep01_CmdGetParam+0x1c0>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	701a      	strb	r2, [r3, #0]
      if (itDisable)
 8001100:	7bbb      	ldrb	r3, [r7, #14]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d003      	beq.n	800110e <Powerstep01_CmdGetParam+0x4a>
      {
        /* re-enable Powerstep01_Board_EnableIrq if disable in previous iteration */
        Powerstep01_Board_EnableIrq();
 8001106:	f002 fba9 	bl	800385c <Powerstep01_Board_EnableIrq>
        itDisable = FALSE;
 800110a:	2300      	movs	r3, #0
 800110c:	73bb      	strb	r3, [r7, #14]
      }
      for (loop = 0; loop < numberOfDevices; loop++)
 800110e:	2300      	movs	r3, #0
 8001110:	613b      	str	r3, [r7, #16]
 8001112:	e030      	b.n	8001176 <Powerstep01_CmdGetParam+0xb2>
      {
        spiTxBursts[0][loop] = POWERSTEP01_NOP;
 8001114:	4a5c      	ldr	r2, [pc, #368]	@ (8001288 <Powerstep01_CmdGetParam+0x1c4>)
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	4413      	add	r3, r2
 800111a:	2200      	movs	r2, #0
 800111c:	701a      	strb	r2, [r3, #0]
        spiTxBursts[1][loop] = POWERSTEP01_NOP;
 800111e:	4a5a      	ldr	r2, [pc, #360]	@ (8001288 <Powerstep01_CmdGetParam+0x1c4>)
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	4413      	add	r3, r2
 8001124:	3303      	adds	r3, #3
 8001126:	2200      	movs	r2, #0
 8001128:	701a      	strb	r2, [r3, #0]
        spiTxBursts[2][loop] = POWERSTEP01_NOP;
 800112a:	4a57      	ldr	r2, [pc, #348]	@ (8001288 <Powerstep01_CmdGetParam+0x1c4>)
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	4413      	add	r3, r2
 8001130:	3306      	adds	r3, #6
 8001132:	2200      	movs	r2, #0
 8001134:	701a      	strb	r2, [r3, #0]
        spiTxBursts[3][loop] = POWERSTEP01_NOP;
 8001136:	4a54      	ldr	r2, [pc, #336]	@ (8001288 <Powerstep01_CmdGetParam+0x1c4>)
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	4413      	add	r3, r2
 800113c:	3309      	adds	r3, #9
 800113e:	2200      	movs	r2, #0
 8001140:	701a      	strb	r2, [r3, #0]
        spiRxBursts[0][loop] = 0;
 8001142:	4a52      	ldr	r2, [pc, #328]	@ (800128c <Powerstep01_CmdGetParam+0x1c8>)
 8001144:	693b      	ldr	r3, [r7, #16]
 8001146:	4413      	add	r3, r2
 8001148:	2200      	movs	r2, #0
 800114a:	701a      	strb	r2, [r3, #0]
        spiRxBursts[1][loop] = 0;
 800114c:	4a4f      	ldr	r2, [pc, #316]	@ (800128c <Powerstep01_CmdGetParam+0x1c8>)
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	4413      	add	r3, r2
 8001152:	3303      	adds	r3, #3
 8001154:	2200      	movs	r2, #0
 8001156:	701a      	strb	r2, [r3, #0]
        spiRxBursts[2][loop] = 0;
 8001158:	4a4c      	ldr	r2, [pc, #304]	@ (800128c <Powerstep01_CmdGetParam+0x1c8>)
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	4413      	add	r3, r2
 800115e:	3306      	adds	r3, #6
 8001160:	2200      	movs	r2, #0
 8001162:	701a      	strb	r2, [r3, #0]
        spiRxBursts[3][loop] = 0;    
 8001164:	4a49      	ldr	r2, [pc, #292]	@ (800128c <Powerstep01_CmdGetParam+0x1c8>)
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	4413      	add	r3, r2
 800116a:	3309      	adds	r3, #9
 800116c:	2200      	movs	r2, #0
 800116e:	701a      	strb	r2, [r3, #0]
      for (loop = 0; loop < numberOfDevices; loop++)
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	3301      	adds	r3, #1
 8001174:	613b      	str	r3, [r7, #16]
 8001176:	4b42      	ldr	r3, [pc, #264]	@ (8001280 <Powerstep01_CmdGetParam+0x1bc>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	b2db      	uxtb	r3, r3
 800117c:	461a      	mov	r2, r3
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	4293      	cmp	r3, r2
 8001182:	d3c7      	bcc.n	8001114 <Powerstep01_CmdGetParam+0x50>
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	2b1b      	cmp	r3, #27
 8001188:	bf8c      	ite	hi
 800118a:	2301      	movhi	r3, #1
 800118c:	2300      	movls	r3, #0
 800118e:	b2db      	uxtb	r3, r3
      }
      switch (param)
 8001190:	2b00      	cmp	r3, #0
 8001192:	d12c      	bne.n	80011ee <Powerstep01_CmdGetParam+0x12a>
 8001194:	2201      	movs	r2, #1
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	409a      	lsls	r2, r3
 800119a:	4b3d      	ldr	r3, [pc, #244]	@ (8001290 <Powerstep01_CmdGetParam+0x1cc>)
 800119c:	4013      	ands	r3, r2
 800119e:	2b00      	cmp	r3, #0
 80011a0:	bf14      	ite	ne
 80011a2:	2301      	movne	r3, #1
 80011a4:	2300      	moveq	r3, #0
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d113      	bne.n	80011d4 <Powerstep01_CmdGetParam+0x110>
 80011ac:	f002 031a 	and.w	r3, r2, #26
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	bf14      	ite	ne
 80011b4:	2301      	movne	r3, #1
 80011b6:	2300      	moveq	r3, #0
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d017      	beq.n	80011ee <Powerstep01_CmdGetParam+0x12a>
      {
        case POWERSTEP01_ABS_POS: 
        case POWERSTEP01_MARK:
        case POWERSTEP01_SPEED:
          spiTxBursts[0][spiIndex] = ((uint8_t)POWERSTEP01_GET_PARAM )| (param);
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	b2da      	uxtb	r2, r3
 80011c2:	7b7b      	ldrb	r3, [r7, #13]
 80011c4:	f042 0220 	orr.w	r2, r2, #32
 80011c8:	b2d1      	uxtb	r1, r2
 80011ca:	4a2f      	ldr	r2, [pc, #188]	@ (8001288 <Powerstep01_CmdGetParam+0x1c4>)
 80011cc:	54d1      	strb	r1, [r2, r3]
          maxArgumentNbBytes = 3;
 80011ce:	2303      	movs	r3, #3
 80011d0:	73fb      	strb	r3, [r7, #15]
          break;
 80011d2:	e018      	b.n	8001206 <Powerstep01_CmdGetParam+0x142>
        case POWERSTEP01_FS_SPD:
        case POWERSTEP01_INT_SPD:
        case POWERSTEP01_CONFIG:
        case POWERSTEP01_GATECFG1:
        case POWERSTEP01_STATUS:
          spiTxBursts[1][spiIndex] = ((uint8_t)POWERSTEP01_GET_PARAM )| (param);
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	b2da      	uxtb	r2, r3
 80011d8:	7b7b      	ldrb	r3, [r7, #13]
 80011da:	f042 0220 	orr.w	r2, r2, #32
 80011de:	b2d1      	uxtb	r1, r2
 80011e0:	4a29      	ldr	r2, [pc, #164]	@ (8001288 <Powerstep01_CmdGetParam+0x1c4>)
 80011e2:	4413      	add	r3, r2
 80011e4:	460a      	mov	r2, r1
 80011e6:	70da      	strb	r2, [r3, #3]
          maxArgumentNbBytes = 2;
 80011e8:	2302      	movs	r3, #2
 80011ea:	73fb      	strb	r3, [r7, #15]
          break;
 80011ec:	e00b      	b.n	8001206 <Powerstep01_CmdGetParam+0x142>
      default:
          spiTxBursts[2][spiIndex] = ((uint8_t)POWERSTEP01_GET_PARAM )| (param);
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	b2da      	uxtb	r2, r3
 80011f2:	7b7b      	ldrb	r3, [r7, #13]
 80011f4:	f042 0220 	orr.w	r2, r2, #32
 80011f8:	b2d1      	uxtb	r1, r2
 80011fa:	4a23      	ldr	r2, [pc, #140]	@ (8001288 <Powerstep01_CmdGetParam+0x1c4>)
 80011fc:	4413      	add	r3, r2
 80011fe:	460a      	mov	r2, r1
 8001200:	719a      	strb	r2, [r3, #6]
          maxArgumentNbBytes = 1;
 8001202:	2301      	movs	r3, #1
 8001204:	73fb      	strb	r3, [r7, #15]
      }
      /* Disable interruption before checking */
      /* pre-emption by ISR and SPI transfers*/
      Powerstep01_Board_DisableIrq();
 8001206:	f002 fb20 	bl	800384a <Powerstep01_Board_DisableIrq>
      itDisable = TRUE;
 800120a:	2301      	movs	r3, #1
 800120c:	73bb      	strb	r3, [r7, #14]
    } while (spiPreemtionByIsr); // check pre-emption by ISR
 800120e:	4b1d      	ldr	r3, [pc, #116]	@ (8001284 <Powerstep01_CmdGetParam+0x1c0>)
 8001210:	781b      	ldrb	r3, [r3, #0]
 8001212:	b2db      	uxtb	r3, r3
 8001214:	2b00      	cmp	r3, #0
 8001216:	f47f af70 	bne.w	80010fa <Powerstep01_CmdGetParam+0x36>
    for (loop = POWERSTEP01_CMD_ARG_MAX_NB_BYTES-1-maxArgumentNbBytes;
 800121a:	7bfb      	ldrb	r3, [r7, #15]
 800121c:	f1c3 0303 	rsb	r3, r3, #3
 8001220:	613b      	str	r3, [r7, #16]
 8001222:	e011      	b.n	8001248 <Powerstep01_CmdGetParam+0x184>
         loop < POWERSTEP01_CMD_ARG_MAX_NB_BYTES;
         loop++)
    {
       Powerstep01_WriteBytes(&spiTxBursts[loop][0],
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	4613      	mov	r3, r2
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	4413      	add	r3, r2
 800122c:	4a16      	ldr	r2, [pc, #88]	@ (8001288 <Powerstep01_CmdGetParam+0x1c4>)
 800122e:	1898      	adds	r0, r3, r2
 8001230:	693a      	ldr	r2, [r7, #16]
 8001232:	4613      	mov	r3, r2
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	4413      	add	r3, r2
 8001238:	4a14      	ldr	r2, [pc, #80]	@ (800128c <Powerstep01_CmdGetParam+0x1c8>)
 800123a:	4413      	add	r3, r2
 800123c:	4619      	mov	r1, r3
 800123e:	f001 feb9 	bl	8002fb4 <Powerstep01_WriteBytes>
         loop++)
 8001242:	693b      	ldr	r3, [r7, #16]
 8001244:	3301      	adds	r3, #1
 8001246:	613b      	str	r3, [r7, #16]
         loop < POWERSTEP01_CMD_ARG_MAX_NB_BYTES;
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	2b03      	cmp	r3, #3
 800124c:	d9ea      	bls.n	8001224 <Powerstep01_CmdGetParam+0x160>
                             &spiRxBursts[loop][0]);
    }
    spiRxData = ((uint32_t)spiRxBursts[1][spiIndex] << 16)|
 800124e:	7b7b      	ldrb	r3, [r7, #13]
 8001250:	4a0e      	ldr	r2, [pc, #56]	@ (800128c <Powerstep01_CmdGetParam+0x1c8>)
 8001252:	4413      	add	r3, r2
 8001254:	78db      	ldrb	r3, [r3, #3]
 8001256:	041a      	lsls	r2, r3, #16
                 (spiRxBursts[2][spiIndex] << 8) |
 8001258:	7b7b      	ldrb	r3, [r7, #13]
 800125a:	490c      	ldr	r1, [pc, #48]	@ (800128c <Powerstep01_CmdGetParam+0x1c8>)
 800125c:	440b      	add	r3, r1
 800125e:	799b      	ldrb	r3, [r3, #6]
 8001260:	021b      	lsls	r3, r3, #8
    spiRxData = ((uint32_t)spiRxBursts[1][spiIndex] << 16)|
 8001262:	4313      	orrs	r3, r2
                 (spiRxBursts[3][spiIndex]);    
 8001264:	7b7a      	ldrb	r2, [r7, #13]
 8001266:	4909      	ldr	r1, [pc, #36]	@ (800128c <Powerstep01_CmdGetParam+0x1c8>)
 8001268:	440a      	add	r2, r1
 800126a:	7a52      	ldrb	r2, [r2, #9]
    spiRxData = ((uint32_t)spiRxBursts[1][spiIndex] << 16)|
 800126c:	4313      	orrs	r3, r2
 800126e:	617b      	str	r3, [r7, #20]
    /* re-enable Powerstep01_Board_EnableIrq after SPI transfers*/
    Powerstep01_Board_EnableIrq();
 8001270:	f002 faf4 	bl	800385c <Powerstep01_Board_EnableIrq>
  }

  return (spiRxData);
 8001274:	697b      	ldr	r3, [r7, #20]
}
 8001276:	4618      	mov	r0, r3
 8001278:	3718      	adds	r7, #24
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	20000470 	.word	0x20000470
 8001284:	2000048c 	.word	0x2000048c
 8001288:	20000474 	.word	0x20000474
 800128c:	20000480 	.word	0x20000480
 8001290:	0d2021e4 	.word	0x0d2021e4

08001294 <Powerstep01_CmdGetStatus>:
 * @brief Issues PowerStep01 Get Status command
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval Status Register content
 *********************************************************/
uint16_t Powerstep01_CmdGetStatus(uint8_t deviceId)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b086      	sub	sp, #24
 8001298:	af00      	add	r7, sp, #0
 800129a:	4603      	mov	r3, r0
 800129c:	71fb      	strb	r3, [r7, #7]
  uint16_t status = 0;
 800129e:	2300      	movs	r3, #0
 80012a0:	82fb      	strh	r3, [r7, #22]
  if (numberOfDevices > deviceId)
 80012a2:	4b48      	ldr	r3, [pc, #288]	@ (80013c4 <Powerstep01_CmdGetStatus+0x130>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	79fa      	ldrb	r2, [r7, #7]
 80012aa:	429a      	cmp	r2, r3
 80012ac:	f080 8085 	bcs.w	80013ba <Powerstep01_CmdGetStatus+0x126>
  {
    uint32_t loop;
    uint8_t spiIndex = numberOfDevices - deviceId - 1;
 80012b0:	4b44      	ldr	r3, [pc, #272]	@ (80013c4 <Powerstep01_CmdGetStatus+0x130>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	1ad3      	subs	r3, r2, r3
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	3b01      	subs	r3, #1
 80012be:	73bb      	strb	r3, [r7, #14]
    bool itDisable = FALSE; 
 80012c0:	2300      	movs	r3, #0
 80012c2:	73fb      	strb	r3, [r7, #15]
 
    do
    {
      spiPreemtionByIsr = FALSE;
 80012c4:	4b40      	ldr	r3, [pc, #256]	@ (80013c8 <Powerstep01_CmdGetStatus+0x134>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	701a      	strb	r2, [r3, #0]
      if (itDisable)
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d003      	beq.n	80012d8 <Powerstep01_CmdGetStatus+0x44>
      {
        /* re-enable Powerstep01_Board_EnableIrq if disable in previous iteration */
        Powerstep01_Board_EnableIrq();
 80012d0:	f002 fac4 	bl	800385c <Powerstep01_Board_EnableIrq>
        itDisable = FALSE;
 80012d4:	2300      	movs	r3, #0
 80012d6:	73fb      	strb	r3, [r7, #15]
      }    
      for (loop = 0; loop < numberOfDevices; loop++)
 80012d8:	2300      	movs	r3, #0
 80012da:	613b      	str	r3, [r7, #16]
 80012dc:	e030      	b.n	8001340 <Powerstep01_CmdGetStatus+0xac>
      {
         spiTxBursts[0][loop] = POWERSTEP01_NOP;
 80012de:	4a3b      	ldr	r2, [pc, #236]	@ (80013cc <Powerstep01_CmdGetStatus+0x138>)
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	4413      	add	r3, r2
 80012e4:	2200      	movs	r2, #0
 80012e6:	701a      	strb	r2, [r3, #0]
         spiTxBursts[1][loop] = POWERSTEP01_NOP;
 80012e8:	4a38      	ldr	r2, [pc, #224]	@ (80013cc <Powerstep01_CmdGetStatus+0x138>)
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	4413      	add	r3, r2
 80012ee:	3303      	adds	r3, #3
 80012f0:	2200      	movs	r2, #0
 80012f2:	701a      	strb	r2, [r3, #0]
         spiTxBursts[2][loop] = POWERSTEP01_NOP;
 80012f4:	4a35      	ldr	r2, [pc, #212]	@ (80013cc <Powerstep01_CmdGetStatus+0x138>)
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	4413      	add	r3, r2
 80012fa:	3306      	adds	r3, #6
 80012fc:	2200      	movs	r2, #0
 80012fe:	701a      	strb	r2, [r3, #0]
         spiTxBursts[3][loop] = POWERSTEP01_NOP;
 8001300:	4a32      	ldr	r2, [pc, #200]	@ (80013cc <Powerstep01_CmdGetStatus+0x138>)
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	4413      	add	r3, r2
 8001306:	3309      	adds	r3, #9
 8001308:	2200      	movs	r2, #0
 800130a:	701a      	strb	r2, [r3, #0]
         spiRxBursts[0][loop] = 0;
 800130c:	4a30      	ldr	r2, [pc, #192]	@ (80013d0 <Powerstep01_CmdGetStatus+0x13c>)
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	4413      	add	r3, r2
 8001312:	2200      	movs	r2, #0
 8001314:	701a      	strb	r2, [r3, #0]
         spiRxBursts[1][loop] = 0;
 8001316:	4a2e      	ldr	r2, [pc, #184]	@ (80013d0 <Powerstep01_CmdGetStatus+0x13c>)
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	4413      	add	r3, r2
 800131c:	3303      	adds	r3, #3
 800131e:	2200      	movs	r2, #0
 8001320:	701a      	strb	r2, [r3, #0]
         spiRxBursts[2][loop] = 0;
 8001322:	4a2b      	ldr	r2, [pc, #172]	@ (80013d0 <Powerstep01_CmdGetStatus+0x13c>)
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	4413      	add	r3, r2
 8001328:	3306      	adds	r3, #6
 800132a:	2200      	movs	r2, #0
 800132c:	701a      	strb	r2, [r3, #0]
         spiRxBursts[3][loop] = 0;       
 800132e:	4a28      	ldr	r2, [pc, #160]	@ (80013d0 <Powerstep01_CmdGetStatus+0x13c>)
 8001330:	693b      	ldr	r3, [r7, #16]
 8001332:	4413      	add	r3, r2
 8001334:	3309      	adds	r3, #9
 8001336:	2200      	movs	r2, #0
 8001338:	701a      	strb	r2, [r3, #0]
      for (loop = 0; loop < numberOfDevices; loop++)
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	3301      	adds	r3, #1
 800133e:	613b      	str	r3, [r7, #16]
 8001340:	4b20      	ldr	r3, [pc, #128]	@ (80013c4 <Powerstep01_CmdGetStatus+0x130>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	b2db      	uxtb	r3, r3
 8001346:	461a      	mov	r2, r3
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	4293      	cmp	r3, r2
 800134c:	d3c7      	bcc.n	80012de <Powerstep01_CmdGetStatus+0x4a>
      }
      spiTxBursts[0][spiIndex] = POWERSTEP01_GET_STATUS;
 800134e:	7bbb      	ldrb	r3, [r7, #14]
 8001350:	4a1e      	ldr	r2, [pc, #120]	@ (80013cc <Powerstep01_CmdGetStatus+0x138>)
 8001352:	21d0      	movs	r1, #208	@ 0xd0
 8001354:	54d1      	strb	r1, [r2, r3]
      /* Disable interruption before checking */
      /* pre-emption by ISR and SPI transfers*/
      Powerstep01_Board_DisableIrq();
 8001356:	f002 fa78 	bl	800384a <Powerstep01_Board_DisableIrq>
      itDisable = TRUE;
 800135a:	2301      	movs	r3, #1
 800135c:	73fb      	strb	r3, [r7, #15]
    } while (spiPreemtionByIsr); // check pre-emption by ISR  
 800135e:	4b1a      	ldr	r3, [pc, #104]	@ (80013c8 <Powerstep01_CmdGetStatus+0x134>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	b2db      	uxtb	r3, r3
 8001364:	2b00      	cmp	r3, #0
 8001366:	d1ad      	bne.n	80012c4 <Powerstep01_CmdGetStatus+0x30>
    for (loop = 0; loop < POWERSTEP01_CMD_ARG_NB_BYTES_GET_STATUS + POWERSTEP01_RSP_NB_BYTES_GET_STATUS; loop++)
 8001368:	2300      	movs	r3, #0
 800136a:	613b      	str	r3, [r7, #16]
 800136c:	e011      	b.n	8001392 <Powerstep01_CmdGetStatus+0xfe>
    {
       Powerstep01_WriteBytes(&spiTxBursts[loop][0], &spiRxBursts[loop][0]);
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	4613      	mov	r3, r2
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	4413      	add	r3, r2
 8001376:	4a15      	ldr	r2, [pc, #84]	@ (80013cc <Powerstep01_CmdGetStatus+0x138>)
 8001378:	1898      	adds	r0, r3, r2
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	4613      	mov	r3, r2
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	4413      	add	r3, r2
 8001382:	4a13      	ldr	r2, [pc, #76]	@ (80013d0 <Powerstep01_CmdGetStatus+0x13c>)
 8001384:	4413      	add	r3, r2
 8001386:	4619      	mov	r1, r3
 8001388:	f001 fe14 	bl	8002fb4 <Powerstep01_WriteBytes>
    for (loop = 0; loop < POWERSTEP01_CMD_ARG_NB_BYTES_GET_STATUS + POWERSTEP01_RSP_NB_BYTES_GET_STATUS; loop++)
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	3301      	adds	r3, #1
 8001390:	613b      	str	r3, [r7, #16]
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	2b02      	cmp	r3, #2
 8001396:	d9ea      	bls.n	800136e <Powerstep01_CmdGetStatus+0xda>
    }
    status = (spiRxBursts[1][spiIndex] << 8) | (spiRxBursts[2][spiIndex]);
 8001398:	7bbb      	ldrb	r3, [r7, #14]
 800139a:	4a0d      	ldr	r2, [pc, #52]	@ (80013d0 <Powerstep01_CmdGetStatus+0x13c>)
 800139c:	4413      	add	r3, r2
 800139e:	78db      	ldrb	r3, [r3, #3]
 80013a0:	b21b      	sxth	r3, r3
 80013a2:	021b      	lsls	r3, r3, #8
 80013a4:	b21a      	sxth	r2, r3
 80013a6:	7bbb      	ldrb	r3, [r7, #14]
 80013a8:	4909      	ldr	r1, [pc, #36]	@ (80013d0 <Powerstep01_CmdGetStatus+0x13c>)
 80013aa:	440b      	add	r3, r1
 80013ac:	799b      	ldrb	r3, [r3, #6]
 80013ae:	b21b      	sxth	r3, r3
 80013b0:	4313      	orrs	r3, r2
 80013b2:	b21b      	sxth	r3, r3
 80013b4:	82fb      	strh	r3, [r7, #22]
    /* re-enable Powerstep01_Board_EnableIrq after SPI transfers*/
    Powerstep01_Board_EnableIrq();    
 80013b6:	f002 fa51 	bl	800385c <Powerstep01_Board_EnableIrq>
  }
  return (status);
 80013ba:	8afb      	ldrh	r3, [r7, #22]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	3718      	adds	r7, #24
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20000470 	.word	0x20000470
 80013c8:	2000048c 	.word	0x2000048c
 80013cc:	20000474 	.word	0x20000474
 80013d0:	20000480 	.word	0x20000480

080013d4 <Powerstep01_CmdGoHome>:
 * @brief Issues PowerStep01 Go Home command (Shortest path to zero position)
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval None
 *********************************************************/
void Powerstep01_CmdGoHome(uint8_t deviceId)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	71fb      	strb	r3, [r7, #7]
   Powerstep01_SendCommand(deviceId, POWERSTEP01_GO_HOME, 0);   
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	2200      	movs	r2, #0
 80013e2:	2170      	movs	r1, #112	@ 0x70
 80013e4:	4618      	mov	r0, r3
 80013e6:	f000 ff77 	bl	80022d8 <Powerstep01_SendCommand>
}
 80013ea:	bf00      	nop
 80013ec:	3708      	adds	r7, #8
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}

080013f2 <Powerstep01_CmdGoMark>:
 * @brief Issues PowerStep01 Go Mark command
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval None
 *********************************************************/
void Powerstep01_CmdGoMark(uint8_t deviceId)
{
 80013f2:	b580      	push	{r7, lr}
 80013f4:	b082      	sub	sp, #8
 80013f6:	af00      	add	r7, sp, #0
 80013f8:	4603      	mov	r3, r0
 80013fa:	71fb      	strb	r3, [r7, #7]
  Powerstep01_SendCommand(deviceId, POWERSTEP01_GO_MARK, 0);     
 80013fc:	79fb      	ldrb	r3, [r7, #7]
 80013fe:	2200      	movs	r2, #0
 8001400:	2178      	movs	r1, #120	@ 0x78
 8001402:	4618      	mov	r0, r3
 8001404:	f000 ff68 	bl	80022d8 <Powerstep01_SendCommand>
}
 8001408:	bf00      	nop
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}

08001410 <Powerstep01_CmdGoTo>:
 * @param[in] abs_pos absolute position in steps in agreement
 * with the step mode where requested to move
 * @retval None
 *********************************************************/
void Powerstep01_CmdGoTo(uint8_t deviceId, int32_t abs_pos)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	6039      	str	r1, [r7, #0]
 800141a:	71fb      	strb	r3, [r7, #7]
  Powerstep01_SendCommand(deviceId, POWERSTEP01_GO_TO, abs_pos);  
 800141c:	683a      	ldr	r2, [r7, #0]
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	2160      	movs	r1, #96	@ 0x60
 8001422:	4618      	mov	r0, r3
 8001424:	f000 ff58 	bl	80022d8 <Powerstep01_SendCommand>
}
 8001428:	bf00      	nop
 800142a:	3708      	adds	r7, #8
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}

08001430 <Powerstep01_CmdGoToDir>:
 * @retval None
 *********************************************************/
void Powerstep01_CmdGoToDir(uint8_t deviceId, 
                            motorDir_t direction,
                            int32_t abs_pos)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	603a      	str	r2, [r7, #0]
 800143a:	71fb      	strb	r3, [r7, #7]
 800143c:	460b      	mov	r3, r1
 800143e:	71bb      	strb	r3, [r7, #6]
  Powerstep01_SendCommand(deviceId, 
 8001440:	79bb      	ldrb	r3, [r7, #6]
 8001442:	f043 0368 	orr.w	r3, r3, #104	@ 0x68
 8001446:	b2d9      	uxtb	r1, r3
 8001448:	683a      	ldr	r2, [r7, #0]
 800144a:	79fb      	ldrb	r3, [r7, #7]
 800144c:	4618      	mov	r0, r3
 800144e:	f000 ff43 	bl	80022d8 <Powerstep01_SendCommand>
                          (uint8_t)POWERSTEP01_GO_TO_DIR | 
                          (uint8_t)direction, abs_pos);  
}
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <Powerstep01_CmdGoUntil>:
 *********************************************************/
void Powerstep01_CmdGoUntil(uint8_t deviceId, 
                           motorAction_t action, 
                           motorDir_t direction, 
                           uint32_t speed)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b082      	sub	sp, #8
 800145e:	af00      	add	r7, sp, #0
 8001460:	603b      	str	r3, [r7, #0]
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
 8001466:	460b      	mov	r3, r1
 8001468:	71bb      	strb	r3, [r7, #6]
 800146a:	4613      	mov	r3, r2
 800146c:	717b      	strb	r3, [r7, #5]
  Powerstep01_SendCommand(deviceId,
 800146e:	79ba      	ldrb	r2, [r7, #6]
 8001470:	797b      	ldrb	r3, [r7, #5]
 8001472:	4313      	orrs	r3, r2
 8001474:	b2db      	uxtb	r3, r3
 8001476:	f063 037d 	orn	r3, r3, #125	@ 0x7d
 800147a:	b2d9      	uxtb	r1, r3
 800147c:	79fb      	ldrb	r3, [r7, #7]
 800147e:	683a      	ldr	r2, [r7, #0]
 8001480:	4618      	mov	r0, r3
 8001482:	f000 ff29 	bl	80022d8 <Powerstep01_SendCommand>
                          (uint8_t)POWERSTEP01_GO_UNTIL | (uint8_t)action | (uint8_t)direction,
                          speed); 
}
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <Powerstep01_CmdHardHiZ>:
 * When the motor is stopped, a HardHiZ command forces the bridges 
 * to enter high impedance state.
 * This command can be given anytime and is immediately executed.
 *********************************************************/
void Powerstep01_CmdHardHiZ(uint8_t deviceId)
{
 800148e:	b580      	push	{r7, lr}
 8001490:	b082      	sub	sp, #8
 8001492:	af00      	add	r7, sp, #0
 8001494:	4603      	mov	r3, r0
 8001496:	71fb      	strb	r3, [r7, #7]
  Powerstep01_SendCommand(deviceId, POWERSTEP01_HARD_HIZ, 0);    
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	2200      	movs	r2, #0
 800149c:	21a8      	movs	r1, #168	@ 0xa8
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 ff1a 	bl	80022d8 <Powerstep01_SendCommand>
}
 80014a4:	bf00      	nop
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}

080014ac <Powerstep01_CmdHardStop>:
 * forces the bridges to exit high impedance state; no motion is performed.
 * This command can be given anytime and is immediately executed.
 * This command keeps the BUSY flag low until the motor is stopped.
 *********************************************************/
void Powerstep01_CmdHardStop(uint8_t deviceId)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	71fb      	strb	r3, [r7, #7]
  Powerstep01_SendCommand(deviceId, POWERSTEP01_HARD_STOP, 0);         
 80014b6:	79fb      	ldrb	r3, [r7, #7]
 80014b8:	2200      	movs	r2, #0
 80014ba:	21b8      	movs	r1, #184	@ 0xb8
 80014bc:	4618      	mov	r0, r3
 80014be:	f000 ff0b 	bl	80022d8 <Powerstep01_SendCommand>
}
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <Powerstep01_CmdMove>:
 * @retval None
 *********************************************************/
void Powerstep01_CmdMove(uint8_t deviceId, 
                         motorDir_t direction, 
                         uint32_t n_step)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b082      	sub	sp, #8
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	4603      	mov	r3, r0
 80014d2:	603a      	str	r2, [r7, #0]
 80014d4:	71fb      	strb	r3, [r7, #7]
 80014d6:	460b      	mov	r3, r1
 80014d8:	71bb      	strb	r3, [r7, #6]
  Powerstep01_SendCommand(deviceId, 
 80014da:	79bb      	ldrb	r3, [r7, #6]
 80014dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014e0:	b2d9      	uxtb	r1, r3
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	683a      	ldr	r2, [r7, #0]
 80014e6:	4618      	mov	r0, r3
 80014e8:	f000 fef6 	bl	80022d8 <Powerstep01_SendCommand>
                          (uint8_t)POWERSTEP01_MOVE | 
                          (uint8_t)direction, n_step);  
}
 80014ec:	bf00      	nop
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <Powerstep01_CmdNop>:
 * @brief Issues PowerStep01 NOP command
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval None
 *********************************************************/
void Powerstep01_CmdNop(uint8_t deviceId)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	71fb      	strb	r3, [r7, #7]
  /* Send NOP operation code to PowerStep01 */
  Powerstep01_SendCommand(deviceId, POWERSTEP01_NOP, 0);
 80014fe:	79fb      	ldrb	r3, [r7, #7]
 8001500:	2200      	movs	r2, #0
 8001502:	2100      	movs	r1, #0
 8001504:	4618      	mov	r0, r3
 8001506:	f000 fee7 	bl	80022d8 <Powerstep01_SendCommand>
}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <Powerstep01_CmdReleaseSw>:
 * @retval None
 *********************************************************/
void Powerstep01_CmdReleaseSw(uint8_t deviceId, 
                             motorAction_t action, 
                             motorDir_t direction)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b082      	sub	sp, #8
 8001516:	af00      	add	r7, sp, #0
 8001518:	4603      	mov	r3, r0
 800151a:	71fb      	strb	r3, [r7, #7]
 800151c:	460b      	mov	r3, r1
 800151e:	71bb      	strb	r3, [r7, #6]
 8001520:	4613      	mov	r3, r2
 8001522:	717b      	strb	r3, [r7, #5]
   Powerstep01_SendCommand(deviceId, 
 8001524:	79ba      	ldrb	r2, [r7, #6]
 8001526:	797b      	ldrb	r3, [r7, #5]
 8001528:	4313      	orrs	r3, r2
 800152a:	b2db      	uxtb	r3, r3
 800152c:	f063 036d 	orn	r3, r3, #109	@ 0x6d
 8001530:	b2d9      	uxtb	r1, r3
 8001532:	79fb      	ldrb	r3, [r7, #7]
 8001534:	2200      	movs	r2, #0
 8001536:	4618      	mov	r0, r3
 8001538:	f000 fece 	bl	80022d8 <Powerstep01_SendCommand>
                           (uint8_t)POWERSTEP01_RELEASE_SW | 
                           (uint8_t)action | 
                           (uint8_t)direction, 
                           0); 
}
 800153c:	bf00      	nop
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <Powerstep01_CmdResetDevice>:
 * @brief Issues PowerStep01 Reset Device command
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval None
 *********************************************************/
void Powerstep01_CmdResetDevice(uint8_t deviceId)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	71fb      	strb	r3, [r7, #7]
  Powerstep01_SendCommand(deviceId, POWERSTEP01_RESET_DEVICE, 0);         
 800154e:	79fb      	ldrb	r3, [r7, #7]
 8001550:	2200      	movs	r2, #0
 8001552:	21c0      	movs	r1, #192	@ 0xc0
 8001554:	4618      	mov	r0, r3
 8001556:	f000 febf 	bl	80022d8 <Powerstep01_SendCommand>
}
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}

08001562 <Powerstep01_CmdResetPos>:
 * @brief Issues PowerStep01 Reset Pos command
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval None
 *********************************************************/
void Powerstep01_CmdResetPos(uint8_t deviceId)
{
 8001562:	b580      	push	{r7, lr}
 8001564:	b082      	sub	sp, #8
 8001566:	af00      	add	r7, sp, #0
 8001568:	4603      	mov	r3, r0
 800156a:	71fb      	strb	r3, [r7, #7]
  Powerstep01_SendCommand(deviceId, POWERSTEP01_RESET_POS, 0);       
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	2200      	movs	r2, #0
 8001570:	21d8      	movs	r1, #216	@ 0xd8
 8001572:	4618      	mov	r0, r3
 8001574:	f000 feb0 	bl	80022d8 <Powerstep01_SendCommand>
}
 8001578:	bf00      	nop
 800157a:	3708      	adds	r7, #8
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <Powerstep01_CmdRun>:
 * @retval None
 *********************************************************/
void Powerstep01_CmdRun(uint8_t deviceId, 
                       motorDir_t direction,
                       uint32_t speed)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	603a      	str	r2, [r7, #0]
 800158a:	71fb      	strb	r3, [r7, #7]
 800158c:	460b      	mov	r3, r1
 800158e:	71bb      	strb	r3, [r7, #6]
  Powerstep01_SendCommand(deviceId, 
 8001590:	79bb      	ldrb	r3, [r7, #6]
 8001592:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8001596:	b2d9      	uxtb	r1, r3
 8001598:	79fb      	ldrb	r3, [r7, #7]
 800159a:	683a      	ldr	r2, [r7, #0]
 800159c:	4618      	mov	r0, r3
 800159e:	f000 fe9b 	bl	80022d8 <Powerstep01_SendCommand>
                          (uint8_t)POWERSTEP01_RUN|(uint8_t)direction,
                          speed);
}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
	...

080015ac <Powerstep01_CmdSetParam>:
 * @param[in] param Register adress (POWERSTEP01_ABS_POS, POWERSTEP01_MARK,...)
 * @param[in] value Value to set in the register
 * @retval None
 *********************************************************/
void Powerstep01_CmdSetParam(uint8_t deviceId, uint32_t param, uint32_t value)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	60b9      	str	r1, [r7, #8]
 80015b6:	607a      	str	r2, [r7, #4]
 80015b8:	73fb      	strb	r3, [r7, #15]

  if (numberOfDevices > deviceId)
 80015ba:	4b61      	ldr	r3, [pc, #388]	@ (8001740 <Powerstep01_CmdSetParam+0x194>)
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	7bfa      	ldrb	r2, [r7, #15]
 80015c2:	429a      	cmp	r2, r3
 80015c4:	f080 80b7 	bcs.w	8001736 <Powerstep01_CmdSetParam+0x18a>
  {
    uint32_t loop;
    uint8_t maxArgumentNbBytes = 0;
 80015c8:	2300      	movs	r3, #0
 80015ca:	74fb      	strb	r3, [r7, #19]
    uint8_t spiIndex = numberOfDevices - deviceId - 1;
 80015cc:	4b5c      	ldr	r3, [pc, #368]	@ (8001740 <Powerstep01_CmdSetParam+0x194>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	b2da      	uxtb	r2, r3
 80015d2:	7bfb      	ldrb	r3, [r7, #15]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	3b01      	subs	r3, #1
 80015da:	747b      	strb	r3, [r7, #17]
    bool itDisable = FALSE;
 80015dc:	2300      	movs	r3, #0
 80015de:	74bb      	strb	r3, [r7, #18]
    
    do
    {
      spiPreemtionByIsr = FALSE;
 80015e0:	4b58      	ldr	r3, [pc, #352]	@ (8001744 <Powerstep01_CmdSetParam+0x198>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	701a      	strb	r2, [r3, #0]
      if (itDisable)
 80015e6:	7cbb      	ldrb	r3, [r7, #18]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d003      	beq.n	80015f4 <Powerstep01_CmdSetParam+0x48>
      {
        /* re-enable Powerstep01_Board_EnableIrq if disable in previous iteration */
        Powerstep01_Board_EnableIrq();
 80015ec:	f002 f936 	bl	800385c <Powerstep01_Board_EnableIrq>
        itDisable = FALSE;
 80015f0:	2300      	movs	r3, #0
 80015f2:	74bb      	strb	r3, [r7, #18]
      }  
      for (loop = 0;loop < numberOfDevices; loop++)
 80015f4:	2300      	movs	r3, #0
 80015f6:	617b      	str	r3, [r7, #20]
 80015f8:	e019      	b.n	800162e <Powerstep01_CmdSetParam+0x82>
      {
        spiTxBursts[0][loop] = POWERSTEP01_NOP;
 80015fa:	4a53      	ldr	r2, [pc, #332]	@ (8001748 <Powerstep01_CmdSetParam+0x19c>)
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	4413      	add	r3, r2
 8001600:	2200      	movs	r2, #0
 8001602:	701a      	strb	r2, [r3, #0]
        spiTxBursts[1][loop] = POWERSTEP01_NOP;
 8001604:	4a50      	ldr	r2, [pc, #320]	@ (8001748 <Powerstep01_CmdSetParam+0x19c>)
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	4413      	add	r3, r2
 800160a:	3303      	adds	r3, #3
 800160c:	2200      	movs	r2, #0
 800160e:	701a      	strb	r2, [r3, #0]
        spiTxBursts[2][loop] = POWERSTEP01_NOP;
 8001610:	4a4d      	ldr	r2, [pc, #308]	@ (8001748 <Powerstep01_CmdSetParam+0x19c>)
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	4413      	add	r3, r2
 8001616:	3306      	adds	r3, #6
 8001618:	2200      	movs	r2, #0
 800161a:	701a      	strb	r2, [r3, #0]
        spiTxBursts[3][loop] = POWERSTEP01_NOP;
 800161c:	4a4a      	ldr	r2, [pc, #296]	@ (8001748 <Powerstep01_CmdSetParam+0x19c>)
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	4413      	add	r3, r2
 8001622:	3309      	adds	r3, #9
 8001624:	2200      	movs	r2, #0
 8001626:	701a      	strb	r2, [r3, #0]
      for (loop = 0;loop < numberOfDevices; loop++)
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	3301      	adds	r3, #1
 800162c:	617b      	str	r3, [r7, #20]
 800162e:	4b44      	ldr	r3, [pc, #272]	@ (8001740 <Powerstep01_CmdSetParam+0x194>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	b2db      	uxtb	r3, r3
 8001634:	461a      	mov	r2, r3
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	4293      	cmp	r3, r2
 800163a:	d3de      	bcc.n	80015fa <Powerstep01_CmdSetParam+0x4e>
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	2b1a      	cmp	r3, #26
 8001640:	bf8c      	ite	hi
 8001642:	2301      	movhi	r3, #1
 8001644:	2300      	movls	r3, #0
 8001646:	b2db      	uxtb	r3, r3
      }
      switch (param)
 8001648:	2b00      	cmp	r3, #0
 800164a:	d13e      	bne.n	80016ca <Powerstep01_CmdSetParam+0x11e>
 800164c:	2201      	movs	r2, #1
 800164e:	68bb      	ldr	r3, [r7, #8]
 8001650:	409a      	lsls	r2, r3
 8001652:	4b3e      	ldr	r3, [pc, #248]	@ (800174c <Powerstep01_CmdSetParam+0x1a0>)
 8001654:	4013      	ands	r3, r2
 8001656:	2b00      	cmp	r3, #0
 8001658:	bf14      	ite	ne
 800165a:	2301      	movne	r3, #1
 800165c:	2300      	moveq	r3, #0
 800165e:	b2db      	uxtb	r3, r3
 8001660:	2b00      	cmp	r3, #0
 8001662:	d120      	bne.n	80016a6 <Powerstep01_CmdSetParam+0xfa>
 8001664:	f002 030a 	and.w	r3, r2, #10
 8001668:	2b00      	cmp	r3, #0
 800166a:	bf14      	ite	ne
 800166c:	2301      	movne	r3, #1
 800166e:	2300      	moveq	r3, #0
 8001670:	b2db      	uxtb	r3, r3
 8001672:	2b00      	cmp	r3, #0
 8001674:	d029      	beq.n	80016ca <Powerstep01_CmdSetParam+0x11e>
      {
        case POWERSTEP01_ABS_POS: ;
        case POWERSTEP01_MARK:
          spiTxBursts[0][spiIndex] = ((uint8_t)POWERSTEP01_SET_PARAM )| (param);
 8001676:	7c7b      	ldrb	r3, [r7, #17]
 8001678:	68ba      	ldr	r2, [r7, #8]
 800167a:	b2d1      	uxtb	r1, r2
 800167c:	4a32      	ldr	r2, [pc, #200]	@ (8001748 <Powerstep01_CmdSetParam+0x19c>)
 800167e:	54d1      	strb	r1, [r2, r3]
          spiTxBursts[1][spiIndex] = (uint8_t)(value >> 16);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	0c1a      	lsrs	r2, r3, #16
 8001684:	7c7b      	ldrb	r3, [r7, #17]
 8001686:	b2d1      	uxtb	r1, r2
 8001688:	4a2f      	ldr	r2, [pc, #188]	@ (8001748 <Powerstep01_CmdSetParam+0x19c>)
 800168a:	4413      	add	r3, r2
 800168c:	460a      	mov	r2, r1
 800168e:	70da      	strb	r2, [r3, #3]
          spiTxBursts[2][spiIndex] = (uint8_t)(value >> 8);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	0a1a      	lsrs	r2, r3, #8
 8001694:	7c7b      	ldrb	r3, [r7, #17]
 8001696:	b2d1      	uxtb	r1, r2
 8001698:	4a2b      	ldr	r2, [pc, #172]	@ (8001748 <Powerstep01_CmdSetParam+0x19c>)
 800169a:	4413      	add	r3, r2
 800169c:	460a      	mov	r2, r1
 800169e:	719a      	strb	r2, [r3, #6]
          maxArgumentNbBytes = 3;
 80016a0:	2303      	movs	r3, #3
 80016a2:	74fb      	strb	r3, [r7, #19]
          break;
 80016a4:	e01a      	b.n	80016dc <Powerstep01_CmdSetParam+0x130>
        case POWERSTEP01_MIN_SPEED:
        case POWERSTEP01_FS_SPD:
        case POWERSTEP01_INT_SPD:
        case POWERSTEP01_CONFIG:
        case POWERSTEP01_GATECFG1:
          spiTxBursts[1][spiIndex] = ((uint8_t)POWERSTEP01_SET_PARAM )| (param);
 80016a6:	7c7b      	ldrb	r3, [r7, #17]
 80016a8:	68ba      	ldr	r2, [r7, #8]
 80016aa:	b2d1      	uxtb	r1, r2
 80016ac:	4a26      	ldr	r2, [pc, #152]	@ (8001748 <Powerstep01_CmdSetParam+0x19c>)
 80016ae:	4413      	add	r3, r2
 80016b0:	460a      	mov	r2, r1
 80016b2:	70da      	strb	r2, [r3, #3]
          spiTxBursts[2][spiIndex] = (uint8_t)(value >> 8);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	0a1a      	lsrs	r2, r3, #8
 80016b8:	7c7b      	ldrb	r3, [r7, #17]
 80016ba:	b2d1      	uxtb	r1, r2
 80016bc:	4a22      	ldr	r2, [pc, #136]	@ (8001748 <Powerstep01_CmdSetParam+0x19c>)
 80016be:	4413      	add	r3, r2
 80016c0:	460a      	mov	r2, r1
 80016c2:	719a      	strb	r2, [r3, #6]
          maxArgumentNbBytes = 2;
 80016c4:	2302      	movs	r3, #2
 80016c6:	74fb      	strb	r3, [r7, #19]
          break;
 80016c8:	e008      	b.n	80016dc <Powerstep01_CmdSetParam+0x130>
        default:
          spiTxBursts[2][spiIndex] = ((uint8_t)POWERSTEP01_SET_PARAM )| (param);
 80016ca:	7c7b      	ldrb	r3, [r7, #17]
 80016cc:	68ba      	ldr	r2, [r7, #8]
 80016ce:	b2d1      	uxtb	r1, r2
 80016d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001748 <Powerstep01_CmdSetParam+0x19c>)
 80016d2:	4413      	add	r3, r2
 80016d4:	460a      	mov	r2, r1
 80016d6:	719a      	strb	r2, [r3, #6]
          maxArgumentNbBytes = 1;
 80016d8:	2301      	movs	r3, #1
 80016da:	74fb      	strb	r3, [r7, #19]
      }
      spiTxBursts[3][spiIndex] = (uint8_t)(value);
 80016dc:	7c7b      	ldrb	r3, [r7, #17]
 80016de:	687a      	ldr	r2, [r7, #4]
 80016e0:	b2d1      	uxtb	r1, r2
 80016e2:	4a19      	ldr	r2, [pc, #100]	@ (8001748 <Powerstep01_CmdSetParam+0x19c>)
 80016e4:	4413      	add	r3, r2
 80016e6:	460a      	mov	r2, r1
 80016e8:	725a      	strb	r2, [r3, #9]
      /* Disable interruption before checking */
      /* pre-emption by ISR and SPI transfers*/
      Powerstep01_Board_DisableIrq();
 80016ea:	f002 f8ae 	bl	800384a <Powerstep01_Board_DisableIrq>
      itDisable = TRUE;
 80016ee:	2301      	movs	r3, #1
 80016f0:	74bb      	strb	r3, [r7, #18]
    } while (spiPreemtionByIsr); // check pre-emption by ISR  
 80016f2:	4b14      	ldr	r3, [pc, #80]	@ (8001744 <Powerstep01_CmdSetParam+0x198>)
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	f47f af71 	bne.w	80015e0 <Powerstep01_CmdSetParam+0x34>
    /* SPI transfer */
    for (loop = POWERSTEP01_CMD_ARG_MAX_NB_BYTES - 1 - maxArgumentNbBytes;
 80016fe:	7cfb      	ldrb	r3, [r7, #19]
 8001700:	f1c3 0303 	rsb	r3, r3, #3
 8001704:	617b      	str	r3, [r7, #20]
 8001706:	e011      	b.n	800172c <Powerstep01_CmdSetParam+0x180>
         loop < POWERSTEP01_CMD_ARG_MAX_NB_BYTES;
         loop++)
    {
      Powerstep01_WriteBytes(&spiTxBursts[loop][0],&spiRxBursts[loop][0]);
 8001708:	697a      	ldr	r2, [r7, #20]
 800170a:	4613      	mov	r3, r2
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	4413      	add	r3, r2
 8001710:	4a0d      	ldr	r2, [pc, #52]	@ (8001748 <Powerstep01_CmdSetParam+0x19c>)
 8001712:	1898      	adds	r0, r3, r2
 8001714:	697a      	ldr	r2, [r7, #20]
 8001716:	4613      	mov	r3, r2
 8001718:	005b      	lsls	r3, r3, #1
 800171a:	4413      	add	r3, r2
 800171c:	4a0c      	ldr	r2, [pc, #48]	@ (8001750 <Powerstep01_CmdSetParam+0x1a4>)
 800171e:	4413      	add	r3, r2
 8001720:	4619      	mov	r1, r3
 8001722:	f001 fc47 	bl	8002fb4 <Powerstep01_WriteBytes>
         loop++)
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	3301      	adds	r3, #1
 800172a:	617b      	str	r3, [r7, #20]
         loop < POWERSTEP01_CMD_ARG_MAX_NB_BYTES;
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	2b03      	cmp	r3, #3
 8001730:	d9ea      	bls.n	8001708 <Powerstep01_CmdSetParam+0x15c>
    }
    /* re-enable Powerstep01_Board_EnableIrq after SPI transfers*/
    Powerstep01_Board_EnableIrq();
 8001732:	f002 f893 	bl	800385c <Powerstep01_Board_EnableIrq>
  }
}
 8001736:	bf00      	nop
 8001738:	3718      	adds	r7, #24
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	20000470 	.word	0x20000470
 8001744:	2000048c 	.word	0x2000048c
 8001748:	20000474 	.word	0x20000474
 800174c:	052021e4 	.word	0x052021e4
 8001750:	20000480 	.word	0x20000480

08001754 <Powerstep01_CmdSoftHiZ>:
 * to enter high impedance state.
 * This command can be given anytime and is immediately executed.
 * This command keeps the BUSY flag low until the motor is stopped.
 *********************************************************/
void Powerstep01_CmdSoftHiZ(uint8_t deviceId)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
 800175a:	4603      	mov	r3, r0
 800175c:	71fb      	strb	r3, [r7, #7]
  Powerstep01_SendCommand(deviceId, POWERSTEP01_SOFT_HIZ, 0);           
 800175e:	79fb      	ldrb	r3, [r7, #7]
 8001760:	2200      	movs	r2, #0
 8001762:	21a0      	movs	r1, #160	@ 0xa0
 8001764:	4618      	mov	r0, r3
 8001766:	f000 fdb7 	bl	80022d8 <Powerstep01_SendCommand>
}
 800176a:	bf00      	nop
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <Powerstep01_CmdSoftStop>:
 * No motion is performed.
 * This command can be given anytime and is immediately executed.
 * This command keeps the BUSY flag low until the motor is stopped.
 *********************************************************/
void Powerstep01_CmdSoftStop(uint8_t deviceId)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
 8001778:	4603      	mov	r3, r0
 800177a:	71fb      	strb	r3, [r7, #7]
  Powerstep01_SendCommand(deviceId, POWERSTEP01_SOFT_STOP, 0);         
 800177c:	79fb      	ldrb	r3, [r7, #7]
 800177e:	2200      	movs	r2, #0
 8001780:	21b0      	movs	r1, #176	@ 0xb0
 8001782:	4618      	mov	r0, r3
 8001784:	f000 fda8 	bl	80022d8 <Powerstep01_SendCommand>
}
 8001788:	bf00      	nop
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <Powerstep01_CmdStepClock>:
 * @param[in] direction Movement direction (FORWARD, BACKWARD)
 * @retval None
 *********************************************************/
void Powerstep01_CmdStepClock(uint8_t deviceId,
                             motorDir_t direction)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	4603      	mov	r3, r0
 8001798:	460a      	mov	r2, r1
 800179a:	71fb      	strb	r3, [r7, #7]
 800179c:	4613      	mov	r3, r2
 800179e:	71bb      	strb	r3, [r7, #6]
  Powerstep01_SendCommand(deviceId, 
 80017a0:	79bb      	ldrb	r3, [r7, #6]
 80017a2:	f043 0358 	orr.w	r3, r3, #88	@ 0x58
 80017a6:	b2d9      	uxtb	r1, r3
 80017a8:	79fb      	ldrb	r3, [r7, #7]
 80017aa:	2200      	movs	r2, #0
 80017ac:	4618      	mov	r0, r3
 80017ae:	f000 fd93 	bl	80022d8 <Powerstep01_SendCommand>
                          (uint8_t)POWERSTEP01_STEP_CLOCK | (uint8_t)direction,
                          0);  
}
 80017b2:	bf00      	nop
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
	...

080017bc <Powerstep01_FetchAndClearAllStatus>:
 * provided there is no other calls to functions which 
 * use the SPI in between.
 * @retval None
 *********************************************************/
void Powerstep01_FetchAndClearAllStatus(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
  uint8_t loop;

  for (loop = 0; loop < numberOfDevices; loop++)
 80017c2:	2300      	movs	r3, #0
 80017c4:	71fb      	strb	r3, [r7, #7]
 80017c6:	e028      	b.n	800181a <Powerstep01_FetchAndClearAllStatus+0x5e>
  {
     spiTxBursts[0][loop] = POWERSTEP01_GET_STATUS;
 80017c8:	79fb      	ldrb	r3, [r7, #7]
 80017ca:	4a25      	ldr	r2, [pc, #148]	@ (8001860 <Powerstep01_FetchAndClearAllStatus+0xa4>)
 80017cc:	21d0      	movs	r1, #208	@ 0xd0
 80017ce:	54d1      	strb	r1, [r2, r3]
     spiTxBursts[1][loop] = POWERSTEP01_NOP;
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	4a23      	ldr	r2, [pc, #140]	@ (8001860 <Powerstep01_FetchAndClearAllStatus+0xa4>)
 80017d4:	4413      	add	r3, r2
 80017d6:	2200      	movs	r2, #0
 80017d8:	70da      	strb	r2, [r3, #3]
     spiTxBursts[2][loop] = POWERSTEP01_NOP;
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	4a20      	ldr	r2, [pc, #128]	@ (8001860 <Powerstep01_FetchAndClearAllStatus+0xa4>)
 80017de:	4413      	add	r3, r2
 80017e0:	2200      	movs	r2, #0
 80017e2:	719a      	strb	r2, [r3, #6]
     spiTxBursts[3][loop] = POWERSTEP01_NOP;
 80017e4:	79fb      	ldrb	r3, [r7, #7]
 80017e6:	4a1e      	ldr	r2, [pc, #120]	@ (8001860 <Powerstep01_FetchAndClearAllStatus+0xa4>)
 80017e8:	4413      	add	r3, r2
 80017ea:	2200      	movs	r2, #0
 80017ec:	725a      	strb	r2, [r3, #9]
     spiRxBursts[0][loop] = 0;
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	4a1c      	ldr	r2, [pc, #112]	@ (8001864 <Powerstep01_FetchAndClearAllStatus+0xa8>)
 80017f2:	2100      	movs	r1, #0
 80017f4:	54d1      	strb	r1, [r2, r3]
     spiRxBursts[1][loop] = 0;
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	4a1a      	ldr	r2, [pc, #104]	@ (8001864 <Powerstep01_FetchAndClearAllStatus+0xa8>)
 80017fa:	4413      	add	r3, r2
 80017fc:	2200      	movs	r2, #0
 80017fe:	70da      	strb	r2, [r3, #3]
     spiRxBursts[2][loop] = 0;
 8001800:	79fb      	ldrb	r3, [r7, #7]
 8001802:	4a18      	ldr	r2, [pc, #96]	@ (8001864 <Powerstep01_FetchAndClearAllStatus+0xa8>)
 8001804:	4413      	add	r3, r2
 8001806:	2200      	movs	r2, #0
 8001808:	719a      	strb	r2, [r3, #6]
     spiRxBursts[3][loop] = 0;
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	4a15      	ldr	r2, [pc, #84]	@ (8001864 <Powerstep01_FetchAndClearAllStatus+0xa8>)
 800180e:	4413      	add	r3, r2
 8001810:	2200      	movs	r2, #0
 8001812:	725a      	strb	r2, [r3, #9]
  for (loop = 0; loop < numberOfDevices; loop++)
 8001814:	79fb      	ldrb	r3, [r7, #7]
 8001816:	3301      	adds	r3, #1
 8001818:	71fb      	strb	r3, [r7, #7]
 800181a:	4b13      	ldr	r3, [pc, #76]	@ (8001868 <Powerstep01_FetchAndClearAllStatus+0xac>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	b2db      	uxtb	r3, r3
 8001820:	79fa      	ldrb	r2, [r7, #7]
 8001822:	429a      	cmp	r2, r3
 8001824:	d3d0      	bcc.n	80017c8 <Powerstep01_FetchAndClearAllStatus+0xc>
  }
  for (loop = 0; 
 8001826:	2300      	movs	r3, #0
 8001828:	71fb      	strb	r3, [r7, #7]
 800182a:	e011      	b.n	8001850 <Powerstep01_FetchAndClearAllStatus+0x94>
       loop < POWERSTEP01_CMD_ARG_NB_BYTES_GET_STATUS + 
              POWERSTEP01_RSP_NB_BYTES_GET_STATUS; 
       loop++)
  {
     Powerstep01_WriteBytes(&spiTxBursts[loop][0], &spiRxBursts[loop][0]);
 800182c:	79fa      	ldrb	r2, [r7, #7]
 800182e:	4613      	mov	r3, r2
 8001830:	005b      	lsls	r3, r3, #1
 8001832:	4413      	add	r3, r2
 8001834:	4a0a      	ldr	r2, [pc, #40]	@ (8001860 <Powerstep01_FetchAndClearAllStatus+0xa4>)
 8001836:	1898      	adds	r0, r3, r2
 8001838:	79fa      	ldrb	r2, [r7, #7]
 800183a:	4613      	mov	r3, r2
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	4413      	add	r3, r2
 8001840:	4a08      	ldr	r2, [pc, #32]	@ (8001864 <Powerstep01_FetchAndClearAllStatus+0xa8>)
 8001842:	4413      	add	r3, r2
 8001844:	4619      	mov	r1, r3
 8001846:	f001 fbb5 	bl	8002fb4 <Powerstep01_WriteBytes>
       loop++)
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	3301      	adds	r3, #1
 800184e:	71fb      	strb	r3, [r7, #7]
       loop < POWERSTEP01_CMD_ARG_NB_BYTES_GET_STATUS + 
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	2b02      	cmp	r3, #2
 8001854:	d9ea      	bls.n	800182c <Powerstep01_FetchAndClearAllStatus+0x70>
  }
}
 8001856:	bf00      	nop
 8001858:	bf00      	nop
 800185a:	3708      	adds	r7, #8
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	20000474 	.word	0x20000474
 8001864:	20000480 	.word	0x20000480
 8001868:	20000470 	.word	0x20000470

0800186c <Powerstep01_GetFetchedStatus>:
 * no other calls to functions which use the SPI.
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval Last fetched value of the STATUS register
 *********************************************************/
uint16_t Powerstep01_GetFetchedStatus(uint8_t deviceId)
{
 800186c:	b480      	push	{r7}
 800186e:	b085      	sub	sp, #20
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	71fb      	strb	r3, [r7, #7]
  uint16_t status = 0;
 8001876:	2300      	movs	r3, #0
 8001878:	81fb      	strh	r3, [r7, #14]
  if (numberOfDevices > deviceId)
 800187a:	4b12      	ldr	r3, [pc, #72]	@ (80018c4 <Powerstep01_GetFetchedStatus+0x58>)
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	b2db      	uxtb	r3, r3
 8001880:	79fa      	ldrb	r2, [r7, #7]
 8001882:	429a      	cmp	r2, r3
 8001884:	d216      	bcs.n	80018b4 <Powerstep01_GetFetchedStatus+0x48>
  {
    uint8_t spiIndex = numberOfDevices - deviceId - 1;
 8001886:	4b0f      	ldr	r3, [pc, #60]	@ (80018c4 <Powerstep01_GetFetchedStatus+0x58>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	b2da      	uxtb	r2, r3
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	b2db      	uxtb	r3, r3
 8001892:	3b01      	subs	r3, #1
 8001894:	737b      	strb	r3, [r7, #13]
    status = (spiRxBursts[1][spiIndex] << 8) | (spiRxBursts[2][spiIndex]);
 8001896:	7b7b      	ldrb	r3, [r7, #13]
 8001898:	4a0b      	ldr	r2, [pc, #44]	@ (80018c8 <Powerstep01_GetFetchedStatus+0x5c>)
 800189a:	4413      	add	r3, r2
 800189c:	78db      	ldrb	r3, [r3, #3]
 800189e:	b21b      	sxth	r3, r3
 80018a0:	021b      	lsls	r3, r3, #8
 80018a2:	b21a      	sxth	r2, r3
 80018a4:	7b7b      	ldrb	r3, [r7, #13]
 80018a6:	4908      	ldr	r1, [pc, #32]	@ (80018c8 <Powerstep01_GetFetchedStatus+0x5c>)
 80018a8:	440b      	add	r3, r1
 80018aa:	799b      	ldrb	r3, [r3, #6]
 80018ac:	b21b      	sxth	r3, r3
 80018ae:	4313      	orrs	r3, r2
 80018b0:	b21b      	sxth	r3, r3
 80018b2:	81fb      	strh	r3, [r7, #14]
  }
  return (status);
 80018b4:	89fb      	ldrh	r3, [r7, #14]
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3714      	adds	r7, #20
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	20000470 	.word	0x20000470
 80018c8:	20000480 	.word	0x20000480

080018cc <Powerstep01_GetMotorHandle>:
/******************************************************//**
 * @brief Return motor handle (pointer to the powerSTEP01 motor driver structure)
 * @retval Pointer to the motorDrv_t structure
 **********************************************************/
motorDrv_t* Powerstep01_GetMotorHandle(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  return (&powerstep01Drv);
 80018d0:	4b02      	ldr	r3, [pc, #8]	@ (80018dc <Powerstep01_GetMotorHandle+0x10>)
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	20000000 	.word	0x20000000

080018e0 <Powerstep01_GetFwVersion>:
/******************************************************//**
 * @brief Returns the FW version of the library
 * @retval POWERSTEP01_FW_VERSION
 **********************************************************/
uint32_t Powerstep01_GetFwVersion(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  return (POWERSTEP01_FW_VERSION);
 80018e4:	4b02      	ldr	r3, [pc, #8]	@ (80018f0 <Powerstep01_GetFwVersion+0x10>)
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr
 80018f0:	00010500 	.word	0x00010500

080018f4 <Powerstep01_GetMark>:
 * @brief  Returns the mark position  of the specified device
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval Mark register value converted in a 32b signed integer 
 **********************************************************/
int32_t Powerstep01_GetMark(uint8_t deviceId)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	71fb      	strb	r3, [r7, #7]
  return Powerstep01_ConvertPosition(Powerstep01_CmdGetParam(deviceId, POWERSTEP01_MARK));
 80018fe:	79fb      	ldrb	r3, [r7, #7]
 8001900:	2103      	movs	r1, #3
 8001902:	4618      	mov	r0, r3
 8001904:	f7ff fbde 	bl	80010c4 <Powerstep01_CmdGetParam>
 8001908:	4603      	mov	r3, r0
 800190a:	4618      	mov	r0, r3
 800190c:	f000 fc82 	bl	8002214 <Powerstep01_ConvertPosition>
 8001910:	4603      	mov	r3, r0
}
 8001912:	4618      	mov	r0, r3
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
	...

0800191c <Powerstep01_GetNbDevices>:
/******************************************************//**
 * @brief Return the number of devices in the daisy chain 
 * @retval number of devices from 1 to MAX_NUMBER_OF_DEVICES
 *********************************************************/
uint8_t Powerstep01_GetNbDevices(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
    return (numberOfDevices);
 8001920:	4b03      	ldr	r3, [pc, #12]	@ (8001930 <Powerstep01_GetNbDevices+0x14>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	b2db      	uxtb	r3, r3
}
 8001926:	4618      	mov	r0, r3
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr
 8001930:	20000470 	.word	0x20000470

08001934 <Powerstep01_GetAnalogValue>:
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @param[in] param PowerStep01 register address
 * @retval Register value - 1 to 3 bytes (depends on register)
 *********************************************************/
float Powerstep01_GetAnalogValue(uint8_t deviceId, uint32_t param)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	6039      	str	r1, [r7, #0]
 800193e:	71fb      	strb	r3, [r7, #7]
  bool voltageMode = ((POWERSTEP01_CM_VM_CURRENT&Powerstep01_CmdGetParam(deviceId,POWERSTEP01_STEP_MODE))==0);
 8001940:	79fb      	ldrb	r3, [r7, #7]
 8001942:	2116      	movs	r1, #22
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff fbbd 	bl	80010c4 <Powerstep01_CmdGetParam>
 800194a:	4603      	mov	r3, r0
 800194c:	f003 0308 	and.w	r3, r3, #8
 8001950:	2b00      	cmp	r3, #0
 8001952:	bf0c      	ite	eq
 8001954:	2301      	moveq	r3, #1
 8001956:	2300      	movne	r3, #0
 8001958:	b2db      	uxtb	r3, r3
 800195a:	74fb      	strb	r3, [r7, #19]
  uint32_t registerValue = Powerstep01_CmdGetParam(deviceId, param);
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	6839      	ldr	r1, [r7, #0]
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff fbaf 	bl	80010c4 <Powerstep01_CmdGetParam>
 8001966:	60f8      	str	r0, [r7, #12]
  float value;
  switch (param)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	3b01      	subs	r3, #1
 800196c:	2b14      	cmp	r3, #20
 800196e:	f200 8090 	bhi.w	8001a92 <Powerstep01_GetAnalogValue+0x15e>
 8001972:	a201      	add	r2, pc, #4	@ (adr r2, 8001978 <Powerstep01_GetAnalogValue+0x44>)
 8001974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001978:	080019cd 	.word	0x080019cd
 800197c:	08001a93 	.word	0x08001a93
 8001980:	080019cd 	.word	0x080019cd
 8001984:	080019ed 	.word	0x080019ed
 8001988:	080019e1 	.word	0x080019e1
 800198c:	080019e1 	.word	0x080019e1
 8001990:	080019f9 	.word	0x080019f9
 8001994:	08001a05 	.word	0x08001a05
 8001998:	08001a51 	.word	0x08001a51
 800199c:	08001a51 	.word	0x08001a51
 80019a0:	08001a51 	.word	0x08001a51
 80019a4:	08001a51 	.word	0x08001a51
 80019a8:	08001a2d 	.word	0x08001a2d
 80019ac:	08001a6f 	.word	0x08001a6f
 80019b0:	08001a75 	.word	0x08001a75
 80019b4:	08001a75 	.word	0x08001a75
 80019b8:	08001a39 	.word	0x08001a39
 80019bc:	08001a93 	.word	0x08001a93
 80019c0:	08001a45 	.word	0x08001a45
 80019c4:	08001a45 	.word	0x08001a45
 80019c8:	08001a19 	.word	0x08001a19
  {
    case POWERSTEP01_ABS_POS:
    case POWERSTEP01_MARK:
      value = (float) Powerstep01_ConvertPosition(registerValue);
 80019cc:	68f8      	ldr	r0, [r7, #12]
 80019ce:	f000 fc21 	bl	8002214 <Powerstep01_ConvertPosition>
 80019d2:	ee07 0a90 	vmov	s15, r0
 80019d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019da:	edc7 7a05 	vstr	s15, [r7, #20]
      break;
 80019de:	e061      	b.n	8001aa4 <Powerstep01_GetAnalogValue+0x170>
    case POWERSTEP01_ACC:
    case POWERSTEP01_DEC:
      value = Powerstep01_AccDec_RegVal_to_Steps_s2(registerValue);
 80019e0:	68f8      	ldr	r0, [r7, #12]
 80019e2:	f001 fb29 	bl	8003038 <Powerstep01_AccDec_RegVal_to_Steps_s2>
 80019e6:	ed87 0a05 	vstr	s0, [r7, #20]
      break;
 80019ea:	e05b      	b.n	8001aa4 <Powerstep01_GetAnalogValue+0x170>
    case POWERSTEP01_SPEED:
      value = Powerstep01_Speed_RegVal_to_Steps_s(registerValue);
 80019ec:	68f8      	ldr	r0, [r7, #12]
 80019ee:	f001 fca5 	bl	800333c <Powerstep01_Speed_RegVal_to_Steps_s>
 80019f2:	ed87 0a05 	vstr	s0, [r7, #20]
      break;
 80019f6:	e055      	b.n	8001aa4 <Powerstep01_GetAnalogValue+0x170>
    case POWERSTEP01_MAX_SPEED:
      value = Powerstep01_MaxSpd_RegVal_to_Steps_s(registerValue);
 80019f8:	68f8      	ldr	r0, [r7, #12]
 80019fa:	f001 fc57 	bl	80032ac <Powerstep01_MaxSpd_RegVal_to_Steps_s>
 80019fe:	ed87 0a05 	vstr	s0, [r7, #20]
      break;
 8001a02:	e04f      	b.n	8001aa4 <Powerstep01_GetAnalogValue+0x170>
    case POWERSTEP01_MIN_SPEED:
      registerValue &= POWERSTEP01_MIN_SPEED_MASK;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a0a:	60fb      	str	r3, [r7, #12]
      value = Powerstep01_MinSpd_RegVal_to_Steps_s(registerValue);
 8001a0c:	68f8      	ldr	r0, [r7, #12]
 8001a0e:	f001 fc7f 	bl	8003310 <Powerstep01_MinSpd_RegVal_to_Steps_s>
 8001a12:	ed87 0a05 	vstr	s0, [r7, #20]
      break;      
 8001a16:	e045      	b.n	8001aa4 <Powerstep01_GetAnalogValue+0x170>
    case POWERSTEP01_FS_SPD:
      registerValue &= POWERSTEP01_FS_SPD_MASK;
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a1e:	60fb      	str	r3, [r7, #12]
      value = Powerstep01_FSSpd_RegVal_to_Steps_s(registerValue);
 8001a20:	68f8      	ldr	r0, [r7, #12]
 8001a22:	f001 fb6b 	bl	80030fc <Powerstep01_FSSpd_RegVal_to_Steps_s>
 8001a26:	ed87 0a05 	vstr	s0, [r7, #20]
      break;
 8001a2a:	e03b      	b.n	8001aa4 <Powerstep01_GetAnalogValue+0x170>
    case POWERSTEP01_INT_SPD:
      value = Powerstep01_IntSpd_RegVal_to_Steps_s(registerValue);
 8001a2c:	68f8      	ldr	r0, [r7, #12]
 8001a2e:	f001 fb9d 	bl	800316c <Powerstep01_IntSpd_RegVal_to_Steps_s>
 8001a32:	ed87 0a05 	vstr	s0, [r7, #20]
      break;
 8001a36:	e035      	b.n	8001aa4 <Powerstep01_GetAnalogValue+0x170>
    case POWERSTEP01_K_THERM:
      value = Powerstep01_KTherm_RegVal_to_Comp(registerValue);
 8001a38:	68f8      	ldr	r0, [r7, #12]
 8001a3a:	f001 fbcf 	bl	80031dc <Powerstep01_KTherm_RegVal_to_Comp>
 8001a3e:	ed87 0a05 	vstr	s0, [r7, #20]
      break;
 8001a42:	e02f      	b.n	8001aa4 <Powerstep01_GetAnalogValue+0x170>
    case POWERSTEP01_OCD_TH:
    case POWERSTEP01_STALL_TH:
      value = Powerstep01_StallOcd_RegVal_to_Th(registerValue);
 8001a44:	68f8      	ldr	r0, [r7, #12]
 8001a46:	f001 fcb3 	bl	80033b0 <Powerstep01_StallOcd_RegVal_to_Th>
 8001a4a:	ed87 0a05 	vstr	s0, [r7, #20]
      break;
 8001a4e:	e029      	b.n	8001aa4 <Powerstep01_GetAnalogValue+0x170>
    case POWERSTEP01_KVAL_HOLD:  //POWERSTEP01_TVAL_HOLD
    case POWERSTEP01_KVAL_RUN:   //POWERSTEP01_TVAL_RUN
    case POWERSTEP01_KVAL_ACC:   //POWERSTEP01_TVAL_ACC
    case POWERSTEP01_KVAL_DEC:   //POWERSTEP01_TVAL_DEC
      if (voltageMode!=FALSE)  value = Powerstep01_Kval_RegVal_to_Perc(registerValue);
 8001a50:	7cfb      	ldrb	r3, [r7, #19]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d005      	beq.n	8001a62 <Powerstep01_GetAnalogValue+0x12e>
 8001a56:	68f8      	ldr	r0, [r7, #12]
 8001a58:	f001 fbf8 	bl	800324c <Powerstep01_Kval_RegVal_to_Perc>
 8001a5c:	ed87 0a05 	vstr	s0, [r7, #20]
      else value = Powerstep01_Tval_RegVal_to_RefVoltage(registerValue);     
      break;
 8001a60:	e020      	b.n	8001aa4 <Powerstep01_GetAnalogValue+0x170>
      else value = Powerstep01_Tval_RegVal_to_RefVoltage(registerValue);     
 8001a62:	68f8      	ldr	r0, [r7, #12]
 8001a64:	f001 fce0 	bl	8003428 <Powerstep01_Tval_RegVal_to_RefVoltage>
 8001a68:	ed87 0a05 	vstr	s0, [r7, #20]
      break;
 8001a6c:	e01a      	b.n	8001aa4 <Powerstep01_GetAnalogValue+0x170>
    case POWERSTEP01_ST_SLP:
      if (voltageMode==FALSE) 
 8001a6e:	7cfb      	ldrb	r3, [r7, #19]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d016      	beq.n	8001aa2 <Powerstep01_GetAnalogValue+0x16e>
      {
        break;
      }      
    case POWERSTEP01_FN_SLP_ACC: //POWERSTEP01_TON_MIN
    case POWERSTEP01_FN_SLP_DEC: //POWERSTEP01_TOFF_MIN
      if (voltageMode!=FALSE) value = Powerstep01_BEMFslope_RegVal_to_Perc(registerValue);
 8001a74:	7cfb      	ldrb	r3, [r7, #19]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d005      	beq.n	8001a86 <Powerstep01_GetAnalogValue+0x152>
 8001a7a:	68f8      	ldr	r0, [r7, #12]
 8001a7c:	f001 fb10 	bl	80030a0 <Powerstep01_BEMFslope_RegVal_to_Perc>
 8001a80:	ed87 0a05 	vstr	s0, [r7, #20]
      else value = Powerstep01_Tmin_RegVal_to_Time(registerValue);
      break;
 8001a84:	e00e      	b.n	8001aa4 <Powerstep01_GetAnalogValue+0x170>
      else value = Powerstep01_Tmin_RegVal_to_Time(registerValue);
 8001a86:	68f8      	ldr	r0, [r7, #12]
 8001a88:	f001 fd03 	bl	8003492 <Powerstep01_Tmin_RegVal_to_Time>
 8001a8c:	ed87 0a05 	vstr	s0, [r7, #20]
      break;
 8001a90:	e008      	b.n	8001aa4 <Powerstep01_GetAnalogValue+0x170>
    default:
      value = (float) registerValue;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	ee07 3a90 	vmov	s15, r3
 8001a98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a9c:	edc7 7a05 	vstr	s15, [r7, #20]
 8001aa0:	e000      	b.n	8001aa4 <Powerstep01_GetAnalogValue+0x170>
        break;
 8001aa2:	bf00      	nop
  }
  return value;
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	ee07 3a90 	vmov	s15, r3
}
 8001aaa:	eeb0 0a67 	vmov.f32	s0, s15
 8001aae:	3718      	adds	r7, #24
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <Powerstep01_GetPosition>:
 * @brief  Returns the ABS_POSITION of the specified device
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval ABS_POSITION register value converted in a 32b signed integer
 **********************************************************/
int32_t Powerstep01_GetPosition(uint8_t deviceId)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b082      	sub	sp, #8
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	4603      	mov	r3, r0
 8001abc:	71fb      	strb	r3, [r7, #7]
  return Powerstep01_ConvertPosition(Powerstep01_CmdGetParam(deviceId, POWERSTEP01_ABS_POS));
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	2101      	movs	r1, #1
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7ff fafe 	bl	80010c4 <Powerstep01_CmdGetParam>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	4618      	mov	r0, r3
 8001acc:	f000 fba2 	bl	8002214 <Powerstep01_ConvertPosition>
 8001ad0:	4603      	mov	r3, r0
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <Powerstep01_IsDeviceBusy>:
 * by reading the Busy flag bit ot its status Register
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval true if device is busy, false zero
 *********************************************************/
bool Powerstep01_IsDeviceBusy(uint8_t deviceId)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	b082      	sub	sp, #8
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	71fb      	strb	r3, [r7, #7]
  if(!(Powerstep01_CmdGetStatus(deviceId) & POWERSTEP01_STATUS_BUSY)) 
 8001ae4:	79fb      	ldrb	r3, [r7, #7]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff fbd4 	bl	8001294 <Powerstep01_CmdGetStatus>
 8001aec:	4603      	mov	r3, r0
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d101      	bne.n	8001afa <Powerstep01_IsDeviceBusy+0x20>
  {
    return TRUE;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e000      	b.n	8001afc <Powerstep01_IsDeviceBusy+0x22>
  }
  else 
  {
    return FALSE;
 8001afa:	2300      	movs	r3, #0
  }
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <Powerstep01_QueueCommands>:
 * POWERSTEP01_GET_STATUS)
 * @param[in] value argument of the command to queue
 * @retval None
 *********************************************************/
void Powerstep01_QueueCommands(uint8_t deviceId, uint8_t command, int32_t value)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	603a      	str	r2, [r7, #0]
 8001b0e:	71fb      	strb	r3, [r7, #7]
 8001b10:	460b      	mov	r3, r1
 8001b12:	71bb      	strb	r3, [r7, #6]
  if (numberOfDevices > deviceId)
 8001b14:	4b31      	ldr	r3, [pc, #196]	@ (8001bdc <Powerstep01_QueueCommands+0xd8>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	79fa      	ldrb	r2, [r7, #7]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d257      	bcs.n	8001bd0 <Powerstep01_QueueCommands+0xcc>
  {
    uint8_t spiIndex = numberOfDevices - deviceId - 1;
 8001b20:	4b2e      	ldr	r3, [pc, #184]	@ (8001bdc <Powerstep01_QueueCommands+0xd8>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	b2da      	uxtb	r2, r3
 8001b26:	79fb      	ldrb	r3, [r7, #7]
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	3b01      	subs	r3, #1
 8001b2e:	73fb      	strb	r3, [r7, #15]
    
    switch (command & DAISY_CHAIN_COMMAND_MASK)
 8001b30:	79bb      	ldrb	r3, [r7, #6]
 8001b32:	f003 03fa 	and.w	r3, r3, #250	@ 0xfa
 8001b36:	2b8a      	cmp	r3, #138	@ 0x8a
 8001b38:	d01a      	beq.n	8001b70 <Powerstep01_QueueCommands+0x6c>
 8001b3a:	2b8a      	cmp	r3, #138	@ 0x8a
 8001b3c:	dc35      	bgt.n	8001baa <Powerstep01_QueueCommands+0xa6>
 8001b3e:	2b82      	cmp	r3, #130	@ 0x82
 8001b40:	d016      	beq.n	8001b70 <Powerstep01_QueueCommands+0x6c>
 8001b42:	2b82      	cmp	r3, #130	@ 0x82
 8001b44:	dc31      	bgt.n	8001baa <Powerstep01_QueueCommands+0xa6>
 8001b46:	2b40      	cmp	r3, #64	@ 0x40
 8001b48:	d012      	beq.n	8001b70 <Powerstep01_QueueCommands+0x6c>
 8001b4a:	2b40      	cmp	r3, #64	@ 0x40
 8001b4c:	db2d      	blt.n	8001baa <Powerstep01_QueueCommands+0xa6>
 8001b4e:	2b68      	cmp	r3, #104	@ 0x68
 8001b50:	dc2b      	bgt.n	8001baa <Powerstep01_QueueCommands+0xa6>
 8001b52:	2b50      	cmp	r3, #80	@ 0x50
 8001b54:	db29      	blt.n	8001baa <Powerstep01_QueueCommands+0xa6>
 8001b56:	3b50      	subs	r3, #80	@ 0x50
 8001b58:	4a21      	ldr	r2, [pc, #132]	@ (8001be0 <Powerstep01_QueueCommands+0xdc>)
 8001b5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	bf14      	ite	ne
 8001b66:	2301      	movne	r3, #1
 8001b68:	2300      	moveq	r3, #0
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d01c      	beq.n	8001baa <Powerstep01_QueueCommands+0xa6>
      case POWERSTEP01_MOVE: ;
      case POWERSTEP01_GO_TO: ;
      case POWERSTEP01_GO_TO_DIR: ;
      case POWERSTEP01_GO_UNTIL: ;
      case POWERSTEP01_GO_UNTIL_ACT_CPY:
       spiTxBursts[0][spiIndex] = command;
 8001b70:	7bfb      	ldrb	r3, [r7, #15]
 8001b72:	491c      	ldr	r1, [pc, #112]	@ (8001be4 <Powerstep01_QueueCommands+0xe0>)
 8001b74:	79ba      	ldrb	r2, [r7, #6]
 8001b76:	54ca      	strb	r2, [r1, r3]
       spiTxBursts[1][spiIndex] = (uint8_t)(value >> 16);
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	141a      	asrs	r2, r3, #16
 8001b7c:	7bfb      	ldrb	r3, [r7, #15]
 8001b7e:	b2d1      	uxtb	r1, r2
 8001b80:	4a18      	ldr	r2, [pc, #96]	@ (8001be4 <Powerstep01_QueueCommands+0xe0>)
 8001b82:	4413      	add	r3, r2
 8001b84:	460a      	mov	r2, r1
 8001b86:	70da      	strb	r2, [r3, #3]
       spiTxBursts[2][spiIndex] = (uint8_t)(value >> 8);
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	121a      	asrs	r2, r3, #8
 8001b8c:	7bfb      	ldrb	r3, [r7, #15]
 8001b8e:	b2d1      	uxtb	r1, r2
 8001b90:	4a14      	ldr	r2, [pc, #80]	@ (8001be4 <Powerstep01_QueueCommands+0xe0>)
 8001b92:	4413      	add	r3, r2
 8001b94:	460a      	mov	r2, r1
 8001b96:	719a      	strb	r2, [r3, #6]
       spiTxBursts[3][spiIndex] = (uint8_t)(value);
 8001b98:	7bfb      	ldrb	r3, [r7, #15]
 8001b9a:	683a      	ldr	r2, [r7, #0]
 8001b9c:	b2d1      	uxtb	r1, r2
 8001b9e:	4a11      	ldr	r2, [pc, #68]	@ (8001be4 <Powerstep01_QueueCommands+0xe0>)
 8001ba0:	4413      	add	r3, r2
 8001ba2:	460a      	mov	r2, r1
 8001ba4:	725a      	strb	r2, [r3, #9]
       break;
 8001ba6:	bf00      	nop
       spiTxBursts[1][spiIndex] = POWERSTEP01_NOP;
       spiTxBursts[2][spiIndex] = POWERSTEP01_NOP;
       spiTxBursts[3][spiIndex] = command;
    }
  }
}
 8001ba8:	e012      	b.n	8001bd0 <Powerstep01_QueueCommands+0xcc>
       spiTxBursts[0][spiIndex] = POWERSTEP01_NOP;
 8001baa:	7bfb      	ldrb	r3, [r7, #15]
 8001bac:	4a0d      	ldr	r2, [pc, #52]	@ (8001be4 <Powerstep01_QueueCommands+0xe0>)
 8001bae:	2100      	movs	r1, #0
 8001bb0:	54d1      	strb	r1, [r2, r3]
       spiTxBursts[1][spiIndex] = POWERSTEP01_NOP;
 8001bb2:	7bfb      	ldrb	r3, [r7, #15]
 8001bb4:	4a0b      	ldr	r2, [pc, #44]	@ (8001be4 <Powerstep01_QueueCommands+0xe0>)
 8001bb6:	4413      	add	r3, r2
 8001bb8:	2200      	movs	r2, #0
 8001bba:	70da      	strb	r2, [r3, #3]
       spiTxBursts[2][spiIndex] = POWERSTEP01_NOP;
 8001bbc:	7bfb      	ldrb	r3, [r7, #15]
 8001bbe:	4a09      	ldr	r2, [pc, #36]	@ (8001be4 <Powerstep01_QueueCommands+0xe0>)
 8001bc0:	4413      	add	r3, r2
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	719a      	strb	r2, [r3, #6]
       spiTxBursts[3][spiIndex] = command;
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
 8001bc8:	4a06      	ldr	r2, [pc, #24]	@ (8001be4 <Powerstep01_QueueCommands+0xe0>)
 8001bca:	4413      	add	r3, r2
 8001bcc:	79ba      	ldrb	r2, [r7, #6]
 8001bce:	725a      	strb	r2, [r3, #9]
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	20000470 	.word	0x20000470
 8001be0:	01010001 	.word	0x01010001
 8001be4:	20000474 	.word	0x20000474

08001be8 <Powerstep01_ReadStatusRegister>:
 * @retval Status register value
 * @note The status register flags are not cleared 
 * at the difference with Powerstep01_CmdGetStatus()
 **********************************************************/
uint16_t Powerstep01_ReadStatusRegister(uint8_t deviceId)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	71fb      	strb	r3, [r7, #7]
  return (Powerstep01_CmdGetParam(deviceId, POWERSTEP01_STATUS));
 8001bf2:	79fb      	ldrb	r3, [r7, #7]
 8001bf4:	211b      	movs	r1, #27
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff fa64 	bl	80010c4 <Powerstep01_CmdGetParam>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	b29b      	uxth	r3, r3
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <Powerstep01_ReleaseReset>:
 * @brief  Releases the Powerstep01 reset (pin set to High) of all devices
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval None
 **********************************************************/
void Powerstep01_ReleaseReset(uint8_t deviceId)
{ 
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4603      	mov	r3, r0
 8001c10:	71fb      	strb	r3, [r7, #7]
  Powerstep01_Board_ReleaseReset(deviceId); 
 8001c12:	79fb      	ldrb	r3, [r7, #7]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f001 ff2f 	bl	8003a78 <Powerstep01_Board_ReleaseReset>
}
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <Powerstep01_Reset>:
 * @brief  Resets the Powerstep01 (reset pin set to low) of all devices
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval None
 **********************************************************/
void Powerstep01_Reset(uint8_t deviceId)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b082      	sub	sp, #8
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	4603      	mov	r3, r0
 8001c2a:	71fb      	strb	r3, [r7, #7]
  Powerstep01_Board_Reset(deviceId); 
 8001c2c:	79fb      	ldrb	r3, [r7, #7]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f001 ff34 	bl	8003a9c <Powerstep01_Board_Reset>
}
 8001c34:	bf00      	nop
 8001c36:	3708      	adds	r7, #8
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}

08001c3c <Powerstep01_SelectStepMode>:
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @param[in] stepMode from full step to 1/128 microstep as specified in enum motorStepMode_t
 * @retval TRUE if successfull, FALSE if failure
 **********************************************************/
bool Powerstep01_SelectStepMode(uint8_t deviceId, motorStepMode_t stepMode)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	460a      	mov	r2, r1
 8001c46:	71fb      	strb	r3, [r7, #7]
 8001c48:	4613      	mov	r3, r2
 8001c4a:	71bb      	strb	r3, [r7, #6]
  uint8_t stepModeRegister;
  powerstep01_StepSel_t powerstep01StepMode;

  switch (stepMode)
 8001c4c:	79bb      	ldrb	r3, [r7, #6]
 8001c4e:	2b07      	cmp	r3, #7
 8001c50:	d82a      	bhi.n	8001ca8 <Powerstep01_SelectStepMode+0x6c>
 8001c52:	a201      	add	r2, pc, #4	@ (adr r2, 8001c58 <Powerstep01_SelectStepMode+0x1c>)
 8001c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c58:	08001c79 	.word	0x08001c79
 8001c5c:	08001c7f 	.word	0x08001c7f
 8001c60:	08001c85 	.word	0x08001c85
 8001c64:	08001c8b 	.word	0x08001c8b
 8001c68:	08001c91 	.word	0x08001c91
 8001c6c:	08001c97 	.word	0x08001c97
 8001c70:	08001c9d 	.word	0x08001c9d
 8001c74:	08001ca3 	.word	0x08001ca3
  {
    case STEP_MODE_FULL:
      powerstep01StepMode = POWERSTEP01_STEP_SEL_1;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	73fb      	strb	r3, [r7, #15]
      break;
 8001c7c:	e016      	b.n	8001cac <Powerstep01_SelectStepMode+0x70>
    case STEP_MODE_HALF:
      powerstep01StepMode = POWERSTEP01_STEP_SEL_1_2;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	73fb      	strb	r3, [r7, #15]
      break;    
 8001c82:	e013      	b.n	8001cac <Powerstep01_SelectStepMode+0x70>
    case STEP_MODE_1_4:
      powerstep01StepMode = POWERSTEP01_STEP_SEL_1_4;
 8001c84:	2302      	movs	r3, #2
 8001c86:	73fb      	strb	r3, [r7, #15]
      break;        
 8001c88:	e010      	b.n	8001cac <Powerstep01_SelectStepMode+0x70>
    case STEP_MODE_1_8:
      powerstep01StepMode = POWERSTEP01_STEP_SEL_1_8;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	73fb      	strb	r3, [r7, #15]
      break;
 8001c8e:	e00d      	b.n	8001cac <Powerstep01_SelectStepMode+0x70>
    case STEP_MODE_1_16:
      powerstep01StepMode = POWERSTEP01_STEP_SEL_1_16;
 8001c90:	2304      	movs	r3, #4
 8001c92:	73fb      	strb	r3, [r7, #15]
      break;        
 8001c94:	e00a      	b.n	8001cac <Powerstep01_SelectStepMode+0x70>
    case STEP_MODE_1_32:
      powerstep01StepMode = POWERSTEP01_STEP_SEL_1_32;
 8001c96:	2305      	movs	r3, #5
 8001c98:	73fb      	strb	r3, [r7, #15]
      break;
 8001c9a:	e007      	b.n	8001cac <Powerstep01_SelectStepMode+0x70>
    case STEP_MODE_1_64:
      powerstep01StepMode = POWERSTEP01_STEP_SEL_1_64;
 8001c9c:	2306      	movs	r3, #6
 8001c9e:	73fb      	strb	r3, [r7, #15]
      break;
 8001ca0:	e004      	b.n	8001cac <Powerstep01_SelectStepMode+0x70>
    case STEP_MODE_1_128:
      powerstep01StepMode = POWERSTEP01_STEP_SEL_1_128;
 8001ca2:	2307      	movs	r3, #7
 8001ca4:	73fb      	strb	r3, [r7, #15]
      break;
 8001ca6:	e001      	b.n	8001cac <Powerstep01_SelectStepMode+0x70>
    default:
      return FALSE;     
 8001ca8:	2300      	movs	r3, #0
 8001caa:	e01c      	b.n	8001ce6 <Powerstep01_SelectStepMode+0xaa>
  }
  
  /* Set the powerstep01 in HiZ state */
  Powerstep01_CmdHardHiZ(deviceId);  
 8001cac:	79fb      	ldrb	r3, [r7, #7]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7ff fbed 	bl	800148e <Powerstep01_CmdHardHiZ>
  
  /* Read Step mode register and clear STEP_SEL field */
  stepModeRegister = (uint8_t)(0xF8 & Powerstep01_CmdGetParam(deviceId,POWERSTEP01_STEP_MODE)) ;
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	2116      	movs	r1, #22
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff fa03 	bl	80010c4 <Powerstep01_CmdGetParam>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	f023 0307 	bic.w	r3, r3, #7
 8001cc6:	73bb      	strb	r3, [r7, #14]
  
  /* Apply new step mode */
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_STEP_MODE, stepModeRegister | (uint8_t)powerstep01StepMode);
 8001cc8:	7bba      	ldrb	r2, [r7, #14]
 8001cca:	7bfb      	ldrb	r3, [r7, #15]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	2116      	movs	r1, #22
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff fc68 	bl	80015ac <Powerstep01_CmdSetParam>

  /* Reset abs pos register */
  Powerstep01_CmdResetPos(deviceId);
 8001cdc:	79fb      	ldrb	r3, [r7, #7]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fc3f 	bl	8001562 <Powerstep01_CmdResetPos>
  
  return TRUE;
 8001ce4:	2301      	movs	r3, #1
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3710      	adds	r7, #16
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop

08001cf0 <Powerstep01_SendQueuedCommands>:
 * @brief Sends commands stored previously in the queue by 
 * Powerstep01_QueueCommands
 * @retval None
 *********************************************************/
void Powerstep01_SendQueuedCommands(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
  uint8_t loop;
  
  for (loop = 0; 
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	71fb      	strb	r3, [r7, #7]
 8001cfa:	e011      	b.n	8001d20 <Powerstep01_SendQueuedCommands+0x30>
       loop < POWERSTEP01_CMD_ARG_MAX_NB_BYTES; 
       loop++)
  {
     Powerstep01_WriteBytes(&spiTxBursts[loop][0], &spiRxBursts[loop][0]);
 8001cfc:	79fa      	ldrb	r2, [r7, #7]
 8001cfe:	4613      	mov	r3, r2
 8001d00:	005b      	lsls	r3, r3, #1
 8001d02:	4413      	add	r3, r2
 8001d04:	4a0a      	ldr	r2, [pc, #40]	@ (8001d30 <Powerstep01_SendQueuedCommands+0x40>)
 8001d06:	1898      	adds	r0, r3, r2
 8001d08:	79fa      	ldrb	r2, [r7, #7]
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	005b      	lsls	r3, r3, #1
 8001d0e:	4413      	add	r3, r2
 8001d10:	4a08      	ldr	r2, [pc, #32]	@ (8001d34 <Powerstep01_SendQueuedCommands+0x44>)
 8001d12:	4413      	add	r3, r2
 8001d14:	4619      	mov	r1, r3
 8001d16:	f001 f94d 	bl	8002fb4 <Powerstep01_WriteBytes>
       loop++)
 8001d1a:	79fb      	ldrb	r3, [r7, #7]
 8001d1c:	3301      	adds	r3, #1
 8001d1e:	71fb      	strb	r3, [r7, #7]
       loop < POWERSTEP01_CMD_ARG_MAX_NB_BYTES; 
 8001d20:	79fb      	ldrb	r3, [r7, #7]
 8001d22:	2b03      	cmp	r3, #3
 8001d24:	d9ea      	bls.n	8001cfc <Powerstep01_SendQueuedCommands+0xc>
  }
}
 8001d26:	bf00      	nop
 8001d28:	bf00      	nop
 8001d2a:	3708      	adds	r7, #8
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20000474 	.word	0x20000474
 8001d34:	20000480 	.word	0x20000480

08001d38 <Powerstep01_SetHome>:
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @param[in] homePos new home position
 * @retval None
 **********************************************************/
void Powerstep01_SetHome(uint8_t deviceId, int32_t homePos)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	6039      	str	r1, [r7, #0]
 8001d42:	71fb      	strb	r3, [r7, #7]
  uint32_t currentPos = Powerstep01_CmdGetParam(deviceId, POWERSTEP01_ABS_POS);
 8001d44:	79fb      	ldrb	r3, [r7, #7]
 8001d46:	2101      	movs	r1, #1
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7ff f9bb 	bl	80010c4 <Powerstep01_CmdGetParam>
 8001d4e:	60f8      	str	r0, [r7, #12]
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ABS_POS, currentPos- homePos);
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	1ad2      	subs	r2, r2, r3
 8001d56:	79fb      	ldrb	r3, [r7, #7]
 8001d58:	2101      	movs	r1, #1
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7ff fc26 	bl	80015ac <Powerstep01_CmdSetParam>
}
 8001d60:	bf00      	nop
 8001d62:	3710      	adds	r7, #16
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <Powerstep01_SetMark>:
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @param[in] markPos new mark position
 * @retval None
 **********************************************************/
void Powerstep01_SetMark(uint8_t deviceId, int32_t markPos)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	4603      	mov	r3, r0
 8001d70:	6039      	str	r1, [r7, #0]
 8001d72:	71fb      	strb	r3, [r7, #7]
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_MARK, markPos);
 8001d74:	683a      	ldr	r2, [r7, #0]
 8001d76:	79fb      	ldrb	r3, [r7, #7]
 8001d78:	2103      	movs	r1, #3
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff fc16 	bl	80015ac <Powerstep01_CmdSetParam>
}
 8001d80:	bf00      	nop
 8001d82:	3708      	adds	r7, #8
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <Powerstep01_SetNbDevices>:
 * @param[in] nbDevices (from 1 to MAX_NUMBER_OF_DEVICES)
 * @retval TRUE if successfull, FALSE if failure, attempt to set a number of 
 * devices greater than MAX_NUMBER_OF_DEVICES
 **********************************************************/
bool Powerstep01_SetNbDevices(uint8_t nbDevices)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	4603      	mov	r3, r0
 8001d90:	71fb      	strb	r3, [r7, #7]
  if (nbDevices <= MAX_NUMBER_OF_DEVICES)
 8001d92:	79fb      	ldrb	r3, [r7, #7]
 8001d94:	2b03      	cmp	r3, #3
 8001d96:	d804      	bhi.n	8001da2 <Powerstep01_SetNbDevices+0x1a>
  {
    numberOfDevices = nbDevices;
 8001d98:	4a05      	ldr	r2, [pc, #20]	@ (8001db0 <Powerstep01_SetNbDevices+0x28>)
 8001d9a:	79fb      	ldrb	r3, [r7, #7]
 8001d9c:	7013      	strb	r3, [r2, #0]
    return TRUE;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e000      	b.n	8001da4 <Powerstep01_SetNbDevices+0x1c>
  }
  else
  {
    return FALSE;
 8001da2:	2300      	movs	r3, #0
  }
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr
 8001db0:	20000470 	.word	0x20000470

08001db4 <Powerstep01_SetAnalogValue>:
 * @param[in] param Register adress (POWERSTEP01_ABS_POS, POWERSTEP01_MARK,...)
 * @param[in] value Floating point value to convert and set into the register
 * @retval TRUE if param and value are valid, FALSE otherwise
 *********************************************************/
bool Powerstep01_SetAnalogValue(uint8_t deviceId, uint32_t param, float value)
{
 8001db4:	b590      	push	{r4, r7, lr}
 8001db6:	b087      	sub	sp, #28
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	4603      	mov	r3, r0
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001dc2:	73fb      	strb	r3, [r7, #15]
  uint32_t registerValue;
  bool result = TRUE;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	74fb      	strb	r3, [r7, #19]
  bool voltageMode = ((POWERSTEP01_CM_VM_CURRENT&Powerstep01_CmdGetParam(deviceId,POWERSTEP01_STEP_MODE))==0);
 8001dc8:	7bfb      	ldrb	r3, [r7, #15]
 8001dca:	2116      	movs	r1, #22
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff f979 	bl	80010c4 <Powerstep01_CmdGetParam>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	f003 0308 	and.w	r3, r3, #8
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	bf0c      	ite	eq
 8001ddc:	2301      	moveq	r3, #1
 8001dde:	2300      	movne	r3, #0
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	74bb      	strb	r3, [r7, #18]
  if ((value < 0)&&((param != POWERSTEP01_ABS_POS)&&(param != POWERSTEP01_MARK)))
 8001de4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001de8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df0:	d507      	bpl.n	8001e02 <Powerstep01_SetAnalogValue+0x4e>
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d004      	beq.n	8001e02 <Powerstep01_SetAnalogValue+0x4e>
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	2b03      	cmp	r3, #3
 8001dfc:	d001      	beq.n	8001e02 <Powerstep01_SetAnalogValue+0x4e>
  {
    result = FALSE;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	74fb      	strb	r3, [r7, #19]
  }
  switch (param)
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	3b01      	subs	r3, #1
 8001e06:	2b14      	cmp	r3, #20
 8001e08:	f200 8191 	bhi.w	800212e <Powerstep01_SetAnalogValue+0x37a>
 8001e0c:	a201      	add	r2, pc, #4	@ (adr r2, 8001e14 <Powerstep01_SetAnalogValue+0x60>)
 8001e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e12:	bf00      	nop
 8001e14:	08001ecf 	.word	0x08001ecf
 8001e18:	08001e69 	.word	0x08001e69
 8001e1c:	08001ecf 	.word	0x08001ecf
 8001e20:	0800212f 	.word	0x0800212f
 8001e24:	08001f43 	.word	0x08001f43
 8001e28:	08001f43 	.word	0x08001f43
 8001e2c:	08001f69 	.word	0x08001f69
 8001e30:	08001f8f 	.word	0x08001f8f
 8001e34:	08002083 	.word	0x08002083
 8001e38:	08002083 	.word	0x08002083
 8001e3c:	08002083 	.word	0x08002083
 8001e40:	08002083 	.word	0x08002083
 8001e44:	08001fff 	.word	0x08001fff
 8001e48:	080020d1 	.word	0x080020d1
 8001e4c:	080020dd 	.word	0x080020dd
 8001e50:	080020dd 	.word	0x080020dd
 8001e54:	08002025 	.word	0x08002025
 8001e58:	0800212f 	.word	0x0800212f
 8001e5c:	0800205d 	.word	0x0800205d
 8001e60:	0800205d 	.word	0x0800205d
 8001e64:	08001fc7 	.word	0x08001fc7
  {
    case POWERSTEP01_EL_POS:
      if ((value > (POWERSTEP01_ELPOS_STEP_MASK|POWERSTEP01_ELPOS_MICROSTEP_MASK))||
 8001e68:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e6c:	ed9f 7ab8 	vldr	s14, [pc, #736]	@ 8002150 <Powerstep01_SetAnalogValue+0x39c>
 8001e70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e78:	dc1c      	bgt.n	8001eb4 <Powerstep01_SetAnalogValue+0x100>
 8001e7a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e7e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e86:	d018      	beq.n	8001eba <Powerstep01_SetAnalogValue+0x106>
          ((value!=0)&&(value < (1<<(7-(POWERSTEP01_STEP_MODE_STEP_SEL&Powerstep01_CmdGetParam(0,POWERSTEP01_STEP_MODE))))))) result = FALSE;
 8001e88:	2116      	movs	r1, #22
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	f7ff f91a 	bl	80010c4 <Powerstep01_CmdGetParam>
 8001e90:	4603      	mov	r3, r0
 8001e92:	43db      	mvns	r3, r3
 8001e94:	f003 0307 	and.w	r3, r3, #7
 8001e98:	2201      	movs	r2, #1
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	ee07 3a90 	vmov	s15, r3
 8001ea2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ea6:	ed97 7a01 	vldr	s14, [r7, #4]
 8001eaa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eb2:	d502      	bpl.n	8001eba <Powerstep01_SetAnalogValue+0x106>
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	74fb      	strb	r3, [r7, #19]
      else registerValue = ((uint32_t) value)&(POWERSTEP01_ELPOS_STEP_MASK|POWERSTEP01_ELPOS_MICROSTEP_MASK);
      break;        
 8001eb8:	e13b      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
      else registerValue = ((uint32_t) value)&(POWERSTEP01_ELPOS_STEP_MASK|POWERSTEP01_ELPOS_MICROSTEP_MASK);
 8001eba:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ebe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ec2:	ee17 3a90 	vmov	r3, s15
 8001ec6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001eca:	617b      	str	r3, [r7, #20]
      break;        
 8001ecc:	e131      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
    case POWERSTEP01_ABS_POS:
    case POWERSTEP01_MARK:
      if (value < 0)
 8001ece:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ed2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ed6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eda:	d51c      	bpl.n	8001f16 <Powerstep01_SetAnalogValue+0x162>
      {
        value=-value;
 8001edc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ee0:	eef1 7a67 	vneg.f32	s15, s15
 8001ee4:	edc7 7a01 	vstr	s15, [r7, #4]
        if (((uint32_t)value)<=(POWERSTEP01_MAX_POSITION+1))
 8001ee8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001eec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ef0:	ee17 3a90 	vmov	r3, s15
 8001ef4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001ef8:	d80a      	bhi.n	8001f10 <Powerstep01_SetAnalogValue+0x15c>
          registerValue = (POWERSTEP01_ABS_POS_VALUE_MASK+1-(uint32_t)value)&POWERSTEP01_ABS_POS_VALUE_MASK;
 8001efa:	edd7 7a01 	vldr	s15, [r7, #4]
 8001efe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f02:	ee17 3a90 	vmov	r3, s15
 8001f06:	425b      	negs	r3, r3
 8001f08:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8001f0c:	617b      	str	r3, [r7, #20]
      {
        if (((uint32_t)value)<=POWERSTEP01_MAX_POSITION)
          registerValue = ((uint32_t) value)&POWERSTEP01_ABS_POS_VALUE_MASK;
        else result = FALSE; 
      }
      break;
 8001f0e:	e110      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
        else result = FALSE;  
 8001f10:	2300      	movs	r3, #0
 8001f12:	74fb      	strb	r3, [r7, #19]
      break;
 8001f14:	e10d      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
        if (((uint32_t)value)<=POWERSTEP01_MAX_POSITION)
 8001f16:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f1e:	ee17 3a90 	vmov	r3, s15
 8001f22:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001f26:	d209      	bcs.n	8001f3c <Powerstep01_SetAnalogValue+0x188>
          registerValue = ((uint32_t) value)&POWERSTEP01_ABS_POS_VALUE_MASK;
 8001f28:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f30:	ee17 3a90 	vmov	r3, s15
 8001f34:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8001f38:	617b      	str	r3, [r7, #20]
      break;
 8001f3a:	e0fa      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
        else result = FALSE; 
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	74fb      	strb	r3, [r7, #19]
      break;
 8001f40:	e0f7      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
    case POWERSTEP01_ACC:
    case POWERSTEP01_DEC:
      if (value > POWERSTEP01_ACC_DEC_MAX_VALUE) result = FALSE;
 8001f42:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f46:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8002154 <Powerstep01_SetAnalogValue+0x3a0>
 8001f4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f52:	dd02      	ble.n	8001f5a <Powerstep01_SetAnalogValue+0x1a6>
 8001f54:	2300      	movs	r3, #0
 8001f56:	74fb      	strb	r3, [r7, #19]
      else registerValue = Powerstep01_AccDec_Steps_s2_to_RegVal(value);
      break;
 8001f58:	e0eb      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
      else registerValue = Powerstep01_AccDec_Steps_s2_to_RegVal(value);
 8001f5a:	ed97 0a01 	vldr	s0, [r7, #4]
 8001f5e:	f001 f84f 	bl	8003000 <Powerstep01_AccDec_Steps_s2_to_RegVal>
 8001f62:	4603      	mov	r3, r0
 8001f64:	617b      	str	r3, [r7, #20]
      break;
 8001f66:	e0e4      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
    case POWERSTEP01_MAX_SPEED:
      if (value > POWERSTEP01_MAX_SPEED_MAX_VALUE) result = FALSE;
 8001f68:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f6c:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8002158 <Powerstep01_SetAnalogValue+0x3a4>
 8001f70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f78:	dd02      	ble.n	8001f80 <Powerstep01_SetAnalogValue+0x1cc>
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	74fb      	strb	r3, [r7, #19]
      else registerValue = Powerstep01_MaxSpd_Steps_s_to_RegVal(value);
      break;
 8001f7e:	e0d8      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
      else registerValue = Powerstep01_MaxSpd_Steps_s_to_RegVal(value);
 8001f80:	ed97 0a01 	vldr	s0, [r7, #4]
 8001f84:	f001 f976 	bl	8003274 <Powerstep01_MaxSpd_Steps_s_to_RegVal>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	617b      	str	r3, [r7, #20]
      break;
 8001f8c:	e0d1      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
    case POWERSTEP01_MIN_SPEED:
      if (value > POWERSTEP01_MIN_SPEED_MAX_VALUE) result = FALSE;
 8001f8e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f92:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 800215c <Powerstep01_SetAnalogValue+0x3a8>
 8001f96:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f9e:	dd02      	ble.n	8001fa6 <Powerstep01_SetAnalogValue+0x1f2>
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	74fb      	strb	r3, [r7, #19]
      else registerValue = (POWERSTEP01_LSPD_OPT&Powerstep01_CmdGetParam(deviceId, param))|Powerstep01_MinSpd_Steps_s_to_RegVal(value);
      break;      
 8001fa4:	e0c5      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
      else registerValue = (POWERSTEP01_LSPD_OPT&Powerstep01_CmdGetParam(deviceId, param))|Powerstep01_MinSpd_Steps_s_to_RegVal(value);
 8001fa6:	7bfb      	ldrb	r3, [r7, #15]
 8001fa8:	68b9      	ldr	r1, [r7, #8]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff f88a 	bl	80010c4 <Powerstep01_CmdGetParam>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	f403 5480 	and.w	r4, r3, #4096	@ 0x1000
 8001fb6:	ed97 0a01 	vldr	s0, [r7, #4]
 8001fba:	f001 f98d 	bl	80032d8 <Powerstep01_MinSpd_Steps_s_to_RegVal>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	4323      	orrs	r3, r4
 8001fc2:	617b      	str	r3, [r7, #20]
      break;      
 8001fc4:	e0b5      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
    case POWERSTEP01_FS_SPD:
      if (value > POWERSTEP01_FS_SPD_MAX_VALUE) result = FALSE;
 8001fc6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fca:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8002160 <Powerstep01_SetAnalogValue+0x3ac>
 8001fce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fd6:	dd02      	ble.n	8001fde <Powerstep01_SetAnalogValue+0x22a>
 8001fd8:	2300      	movs	r3, #0
 8001fda:	74fb      	strb	r3, [r7, #19]
      else registerValue = (POWERSTEP01_BOOST_MODE&Powerstep01_CmdGetParam(deviceId, param))|Powerstep01_FSSpd_Steps_s_to_RegVal(value);
      break;
 8001fdc:	e0a9      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
      else registerValue = (POWERSTEP01_BOOST_MODE&Powerstep01_CmdGetParam(deviceId, param))|Powerstep01_FSSpd_Steps_s_to_RegVal(value);
 8001fde:	7bfb      	ldrb	r3, [r7, #15]
 8001fe0:	68b9      	ldr	r1, [r7, #8]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7ff f86e 	bl	80010c4 <Powerstep01_CmdGetParam>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	f403 6480 	and.w	r4, r3, #1024	@ 0x400
 8001fee:	ed97 0a01 	vldr	s0, [r7, #4]
 8001ff2:	f001 f86b 	bl	80030cc <Powerstep01_FSSpd_Steps_s_to_RegVal>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	4323      	orrs	r3, r4
 8001ffa:	617b      	str	r3, [r7, #20]
      break;
 8001ffc:	e099      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
    case POWERSTEP01_INT_SPD:
      if (value > POWERSTEP01_INT_SPD_MAX_VALUE) result = FALSE;
 8001ffe:	edd7 7a01 	vldr	s15, [r7, #4]
 8002002:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8002164 <Powerstep01_SetAnalogValue+0x3b0>
 8002006:	eef4 7ac7 	vcmpe.f32	s15, s14
 800200a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800200e:	dd02      	ble.n	8002016 <Powerstep01_SetAnalogValue+0x262>
 8002010:	2300      	movs	r3, #0
 8002012:	74fb      	strb	r3, [r7, #19]
      else registerValue = Powerstep01_IntSpd_Steps_s_to_RegVal(value);
      break;
 8002014:	e08d      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
      else registerValue = Powerstep01_IntSpd_Steps_s_to_RegVal(value);
 8002016:	ed97 0a01 	vldr	s0, [r7, #4]
 800201a:	f001 f88b 	bl	8003134 <Powerstep01_IntSpd_Steps_s_to_RegVal>
 800201e:	4603      	mov	r3, r0
 8002020:	617b      	str	r3, [r7, #20]
      break;
 8002022:	e086      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
    case POWERSTEP01_K_THERM:
      if ((value < POWERSTEP01_K_THERM_MIN_VALUE)||
 8002024:	edd7 7a01 	vldr	s15, [r7, #4]
 8002028:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800202c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002034:	d408      	bmi.n	8002048 <Powerstep01_SetAnalogValue+0x294>
 8002036:	edd7 7a01 	vldr	s15, [r7, #4]
 800203a:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8002168 <Powerstep01_SetAnalogValue+0x3b4>
 800203e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002046:	dd02      	ble.n	800204e <Powerstep01_SetAnalogValue+0x29a>
          (value > POWERSTEP01_K_THERM_MAX_VALUE)) result = FALSE;
 8002048:	2300      	movs	r3, #0
 800204a:	74fb      	strb	r3, [r7, #19]
      else registerValue = Powerstep01_KTherm_Comp_to_RegVal(value);
      break;
 800204c:	e071      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
      else registerValue = Powerstep01_KTherm_Comp_to_RegVal(value);
 800204e:	ed97 0a01 	vldr	s0, [r7, #4]
 8002052:	f001 f8a1 	bl	8003198 <Powerstep01_KTherm_Comp_to_RegVal>
 8002056:	4603      	mov	r3, r0
 8002058:	617b      	str	r3, [r7, #20]
      break;
 800205a:	e06a      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
    case POWERSTEP01_OCD_TH:
    case POWERSTEP01_STALL_TH:
      if (value > POWERSTEP01_STALL_OCD_TH_MAX_VALUE) result = FALSE;
 800205c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002060:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800216c <Powerstep01_SetAnalogValue+0x3b8>
 8002064:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002068:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800206c:	dd02      	ble.n	8002074 <Powerstep01_SetAnalogValue+0x2c0>
 800206e:	2300      	movs	r3, #0
 8002070:	74fb      	strb	r3, [r7, #19]
      else registerValue = Powerstep01_StallOcd_Th_to_RegVal(value);
      break;
 8002072:	e05e      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
      else registerValue = Powerstep01_StallOcd_Th_to_RegVal(value);
 8002074:	ed97 0a01 	vldr	s0, [r7, #4]
 8002078:	f001 f976 	bl	8003368 <Powerstep01_StallOcd_Th_to_RegVal>
 800207c:	4603      	mov	r3, r0
 800207e:	617b      	str	r3, [r7, #20]
      break;
 8002080:	e057      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
    case POWERSTEP01_KVAL_HOLD:  //POWERSTEP01_TVAL_HOLD
    case POWERSTEP01_KVAL_RUN:   //POWERSTEP01_TVAL_RUN
    case POWERSTEP01_KVAL_ACC:   //POWERSTEP01_TVAL_ACC
    case POWERSTEP01_KVAL_DEC:   //POWERSTEP01_TVAL_DEC
      if (voltageMode==FALSE)
 8002082:	7cbb      	ldrb	r3, [r7, #18]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d112      	bne.n	80020ae <Powerstep01_SetAnalogValue+0x2fa>
      {
        if (value > POWERSTEP01_TVAL_MAX_VALUE) result = FALSE;
 8002088:	edd7 7a01 	vldr	s15, [r7, #4]
 800208c:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800216c <Powerstep01_SetAnalogValue+0x3b8>
 8002090:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002098:	dd02      	ble.n	80020a0 <Powerstep01_SetAnalogValue+0x2ec>
 800209a:	2300      	movs	r3, #0
 800209c:	74fb      	strb	r3, [r7, #19]
      else
      {
        if (value > POWERSTEP01_KVAL_MAX_VALUE) result = FALSE;
        else registerValue = Powerstep01_Kval_Perc_to_RegVal(value);
      }
      break;
 800209e:	e048      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
        else registerValue = Powerstep01_Tval_RefVoltage_to_RegVal(value);
 80020a0:	ed97 0a01 	vldr	s0, [r7, #4]
 80020a4:	f001 f99c 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 80020a8:	4603      	mov	r3, r0
 80020aa:	617b      	str	r3, [r7, #20]
      break;
 80020ac:	e041      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
        if (value > POWERSTEP01_KVAL_MAX_VALUE) result = FALSE;
 80020ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80020b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020ba:	dd02      	ble.n	80020c2 <Powerstep01_SetAnalogValue+0x30e>
 80020bc:	2300      	movs	r3, #0
 80020be:	74fb      	strb	r3, [r7, #19]
      break;
 80020c0:	e037      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
        else registerValue = Powerstep01_Kval_Perc_to_RegVal(value);
 80020c2:	ed97 0a01 	vldr	s0, [r7, #4]
 80020c6:	f001 f8a3 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 80020ca:	4603      	mov	r3, r0
 80020cc:	617b      	str	r3, [r7, #20]
      break;
 80020ce:	e030      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
    case POWERSTEP01_ST_SLP:
      if (voltageMode==FALSE) 
 80020d0:	7cbb      	ldrb	r3, [r7, #18]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d102      	bne.n	80020dc <Powerstep01_SetAnalogValue+0x328>
      {
        result = FALSE;
 80020d6:	2300      	movs	r3, #0
 80020d8:	74fb      	strb	r3, [r7, #19]
        break;
 80020da:	e02a      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
      }
    case POWERSTEP01_FN_SLP_ACC: //POWERSTEP01_TON_MIN
    case POWERSTEP01_FN_SLP_DEC: //POWERSTEP01_TOFF_MIN
      if (voltageMode==FALSE)
 80020dc:	7cbb      	ldrb	r3, [r7, #18]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d112      	bne.n	8002108 <Powerstep01_SetAnalogValue+0x354>
      {
        if (value>POWERSTEP01_TOFF_TON_MIN_MAX_VALUE) result = FALSE;
 80020e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80020e6:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002170 <Powerstep01_SetAnalogValue+0x3bc>
 80020ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f2:	dd02      	ble.n	80020fa <Powerstep01_SetAnalogValue+0x346>
 80020f4:	2300      	movs	r3, #0
 80020f6:	74fb      	strb	r3, [r7, #19]
      else
      {
        if (value > POWERSTEP01_SLP_MAX_VALUE) result = FALSE;
        else registerValue = Powerstep01_BEMFslope_Perc_to_RegVal(value);
      }
      break;
 80020f8:	e01b      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
        else registerValue = Powerstep01_Tmin_Time_to_RegVal(value);
 80020fa:	ed97 0a01 	vldr	s0, [r7, #4]
 80020fe:	f001 f9ab 	bl	8003458 <Powerstep01_Tmin_Time_to_RegVal>
 8002102:	4603      	mov	r3, r0
 8002104:	617b      	str	r3, [r7, #20]
      break;
 8002106:	e014      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
        if (value > POWERSTEP01_SLP_MAX_VALUE) result = FALSE;
 8002108:	edd7 7a01 	vldr	s15, [r7, #4]
 800210c:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8002174 <Powerstep01_SetAnalogValue+0x3c0>
 8002110:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002118:	dd02      	ble.n	8002120 <Powerstep01_SetAnalogValue+0x36c>
 800211a:	2300      	movs	r3, #0
 800211c:	74fb      	strb	r3, [r7, #19]
      break;
 800211e:	e008      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
        else registerValue = Powerstep01_BEMFslope_Perc_to_RegVal(value);
 8002120:	ed97 0a01 	vldr	s0, [r7, #4]
 8002124:	f000 ff9e 	bl	8003064 <Powerstep01_BEMFslope_Perc_to_RegVal>
 8002128:	4603      	mov	r3, r0
 800212a:	617b      	str	r3, [r7, #20]
      break;
 800212c:	e001      	b.n	8002132 <Powerstep01_SetAnalogValue+0x37e>
    default:
      result = FALSE;
 800212e:	2300      	movs	r3, #0
 8002130:	74fb      	strb	r3, [r7, #19]
  }
  if (result!=FALSE)
 8002132:	7cfb      	ldrb	r3, [r7, #19]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d005      	beq.n	8002144 <Powerstep01_SetAnalogValue+0x390>
  {
    Powerstep01_CmdSetParam(deviceId, param, registerValue);
 8002138:	7bfb      	ldrb	r3, [r7, #15]
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	68b9      	ldr	r1, [r7, #8]
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff fa34 	bl	80015ac <Powerstep01_CmdSetParam>
  }
  return result;
 8002144:	7cfb      	ldrb	r3, [r7, #19]
}
 8002146:	4618      	mov	r0, r3
 8002148:	371c      	adds	r7, #28
 800214a:	46bd      	mov	sp, r7
 800214c:	bd90      	pop	{r4, r7, pc}
 800214e:	bf00      	nop
 8002150:	43ff8000 	.word	0x43ff8000
 8002154:	4768c600 	.word	0x4768c600
 8002158:	4673e800 	.word	0x4673e800
 800215c:	44741333 	.word	0x44741333
 8002160:	46742400 	.word	0x46742400
 8002164:	44742000 	.word	0x44742000
 8002168:	3fbc0000 	.word	0x3fbc0000
 800216c:	447a0000 	.word	0x447a0000
 8002170:	42800000 	.word	0x42800000
 8002174:	3ecccccd 	.word	0x3ecccccd

08002178 <Powerstep01_StartStepClock>:
 * @param[in] newFreq in Hz of the step clock
 * @retval None
 * @note The frequency is directly the current speed of the device
 **********************************************************/
void Powerstep01_StartStepClock(uint16_t newFreq)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	4603      	mov	r3, r0
 8002180:	80fb      	strh	r3, [r7, #6]
  Powerstep01_Board_StartStepClock(newFreq);
 8002182:	88fb      	ldrh	r3, [r7, #6]
 8002184:	4618      	mov	r0, r3
 8002186:	f001 fc47 	bl	8003a18 <Powerstep01_Board_StartStepClock>
}
 800218a:	bf00      	nop
 800218c:	3708      	adds	r7, #8
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}

08002192 <Powerstep01_StopStepClock>:
/******************************************************//**
 * @brief  Stops the PWM uses for the step clock
 * @retval None
 **********************************************************/
void Powerstep01_StopStepClock(void)
{
 8002192:	b580      	push	{r7, lr}
 8002194:	af00      	add	r7, sp, #0
  Powerstep01_Board_StopStepClock();
 8002196:	f001 fc65 	bl	8003a64 <Powerstep01_Board_StopStepClock>
}
 800219a:	bf00      	nop
 800219c:	bd80      	pop	{r7, pc}
	...

080021a0 <Powerstep01_WaitForAllDevicesNotBusy>:
/******************************************************//**
 * @brief  Locks until all devices become not busy
 * @retval None
 **********************************************************/
void Powerstep01_WaitForAllDevicesNotBusy(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
  bool busy = TRUE;
 80021a6:	2301      	movs	r3, #1
 80021a8:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
	
  /* Wait while at least one is active */
  while (busy)
 80021aa:	e016      	b.n	80021da <Powerstep01_WaitForAllDevicesNotBusy+0x3a>
  {
    busy = FALSE;
 80021ac:	2300      	movs	r3, #0
 80021ae:	71fb      	strb	r3, [r7, #7]
    for (loop = 0; loop < numberOfDevices; loop++)
 80021b0:	2300      	movs	r3, #0
 80021b2:	71bb      	strb	r3, [r7, #6]
 80021b4:	e00b      	b.n	80021ce <Powerstep01_WaitForAllDevicesNotBusy+0x2e>
    {
      busy  |= Powerstep01_IsDeviceBusy(loop);
 80021b6:	79bb      	ldrb	r3, [r7, #6]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f7ff fc8e 	bl	8001ada <Powerstep01_IsDeviceBusy>
 80021be:	4603      	mov	r3, r0
 80021c0:	461a      	mov	r2, r3
 80021c2:	79fb      	ldrb	r3, [r7, #7]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	71fb      	strb	r3, [r7, #7]
    for (loop = 0; loop < numberOfDevices; loop++)
 80021c8:	79bb      	ldrb	r3, [r7, #6]
 80021ca:	3301      	adds	r3, #1
 80021cc:	71bb      	strb	r3, [r7, #6]
 80021ce:	4b07      	ldr	r3, [pc, #28]	@ (80021ec <Powerstep01_WaitForAllDevicesNotBusy+0x4c>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	79ba      	ldrb	r2, [r7, #6]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d3ed      	bcc.n	80021b6 <Powerstep01_WaitForAllDevicesNotBusy+0x16>
  while (busy)
 80021da:	79fb      	ldrb	r3, [r7, #7]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d1e5      	bne.n	80021ac <Powerstep01_WaitForAllDevicesNotBusy+0xc>
    }   
  }
}
 80021e0:	bf00      	nop
 80021e2:	bf00      	nop
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	20000470 	.word	0x20000470

080021f0 <Powerstep01_WaitWhileActive>:
 * @brief  Locks until the device becomes not busy
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval None
 **********************************************************/
void Powerstep01_WaitWhileActive(uint8_t deviceId)
 {
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4603      	mov	r3, r0
 80021f8:	71fb      	strb	r3, [r7, #7]
	/* Wait while motor is running */
	while (Powerstep01_IsDeviceBusy(deviceId) != 0);
 80021fa:	bf00      	nop
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	4618      	mov	r0, r3
 8002200:	f7ff fc6b 	bl	8001ada <Powerstep01_IsDeviceBusy>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1f8      	bne.n	80021fc <Powerstep01_WaitWhileActive+0xc>
}
 800220a:	bf00      	nop
 800220c:	bf00      	nop
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <Powerstep01_ConvertPosition>:
 * @brief  Converts the ABS_POSITION register value to a 32b signed integer
 * @param[in] abs_position_reg value of the ABS_POSITION register
 * @retval operation_result 32b signed integer corresponding to the absolute position 
 **********************************************************/
int32_t Powerstep01_ConvertPosition(uint32_t abs_position_reg)
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
	int32_t operation_result;

  if (abs_position_reg & POWERSTEP01_ABS_POS_SIGN_BIT_MASK) 
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d00d      	beq.n	8002242 <Powerstep01_ConvertPosition+0x2e>
  {
		/* Negative register value */
		abs_position_reg = ~abs_position_reg;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	43db      	mvns	r3, r3
 800222a:	607b      	str	r3, [r7, #4]
		abs_position_reg += 1;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3301      	adds	r3, #1
 8002230:	607b      	str	r3, [r7, #4]

		operation_result = (int32_t) (abs_position_reg & POWERSTEP01_ABS_POS_VALUE_MASK);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8002238:	60fb      	str	r3, [r7, #12]
		operation_result = -operation_result;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	425b      	negs	r3, r3
 800223e:	60fb      	str	r3, [r7, #12]
 8002240:	e001      	b.n	8002246 <Powerstep01_ConvertPosition+0x32>
  } 
  else 
  {
		operation_result = (int32_t) abs_position_reg;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	60fb      	str	r3, [r7, #12]
	}
	return operation_result;
 8002246:	68fb      	ldr	r3, [r7, #12]
}
 8002248:	4618      	mov	r0, r3
 800224a:	3714      	adds	r7, #20
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr

08002254 <Powerstep01_BusyInterruptHandler>:
/******************************************************//**
 * @brief  Handlers of the busy interrupt which calls the user callback (if defined)
 * @retval None
 **********************************************************/
void Powerstep01_BusyInterruptHandler(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  if (busyInterruptCallback != 0)
 8002258:	4b07      	ldr	r3, [pc, #28]	@ (8002278 <Powerstep01_BusyInterruptHandler+0x24>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d008      	beq.n	8002272 <Powerstep01_BusyInterruptHandler+0x1e>
  {
    /* Set isr flag */
    isrFlag = TRUE;
 8002260:	4b06      	ldr	r3, [pc, #24]	@ (800227c <Powerstep01_BusyInterruptHandler+0x28>)
 8002262:	2201      	movs	r2, #1
 8002264:	701a      	strb	r2, [r3, #0]
    
    busyInterruptCallback();
 8002266:	4b04      	ldr	r3, [pc, #16]	@ (8002278 <Powerstep01_BusyInterruptHandler+0x24>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4798      	blx	r3
    
    /* Reset isr flag */
    isrFlag = FALSE;   
 800226c:	4b03      	ldr	r3, [pc, #12]	@ (800227c <Powerstep01_BusyInterruptHandler+0x28>)
 800226e:	2200      	movs	r2, #0
 8002270:	701a      	strb	r2, [r3, #0]
  }
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000464 	.word	0x20000464
 800227c:	2000048d 	.word	0x2000048d

08002280 <Powerstep01_ErrorHandler>:
 * @brief Error handler which calls the user callback (if defined)
 * @param[in] error Number of the error
 * @retval None
 **********************************************************/
void Powerstep01_ErrorHandler(uint16_t error)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	4603      	mov	r3, r0
 8002288:	80fb      	strh	r3, [r7, #6]
  if (errorHandlerCallback != 0)
 800228a:	4b07      	ldr	r3, [pc, #28]	@ (80022a8 <Powerstep01_ErrorHandler+0x28>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2b00      	cmp	r3, #0
 8002290:	d005      	beq.n	800229e <Powerstep01_ErrorHandler+0x1e>
  {
    errorHandlerCallback(error);
 8002292:	4b05      	ldr	r3, [pc, #20]	@ (80022a8 <Powerstep01_ErrorHandler+0x28>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	88fa      	ldrh	r2, [r7, #6]
 8002298:	4610      	mov	r0, r2
 800229a:	4798      	blx	r3
    while(1)
    {
      /* Infinite loop */
    }
  }
}
 800229c:	e000      	b.n	80022a0 <Powerstep01_ErrorHandler+0x20>
    while(1)
 800229e:	e7fe      	b.n	800229e <Powerstep01_ErrorHandler+0x1e>
}
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	2000046c 	.word	0x2000046c

080022ac <Powerstep01_FlagInterruptHandler>:
/******************************************************//**
 * @brief  Handlers of the flag interrupt which calls the user callback (if defined)
 * @retval None
 **********************************************************/
void Powerstep01_FlagInterruptHandler(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	af00      	add	r7, sp, #0
  if (flagInterruptCallback != 0)
 80022b0:	4b07      	ldr	r3, [pc, #28]	@ (80022d0 <Powerstep01_FlagInterruptHandler+0x24>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d008      	beq.n	80022ca <Powerstep01_FlagInterruptHandler+0x1e>
  {
    /* Set isr flag */
    isrFlag = TRUE;
 80022b8:	4b06      	ldr	r3, [pc, #24]	@ (80022d4 <Powerstep01_FlagInterruptHandler+0x28>)
 80022ba:	2201      	movs	r2, #1
 80022bc:	701a      	strb	r2, [r3, #0]
    
    flagInterruptCallback();
 80022be:	4b04      	ldr	r3, [pc, #16]	@ (80022d0 <Powerstep01_FlagInterruptHandler+0x24>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4798      	blx	r3
    
    /* Reset isr flag */
    isrFlag = FALSE;   
 80022c4:	4b03      	ldr	r3, [pc, #12]	@ (80022d4 <Powerstep01_FlagInterruptHandler+0x28>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	701a      	strb	r2, [r3, #0]
  }
}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	20000468 	.word	0x20000468
 80022d4:	2000048d 	.word	0x2000048d

080022d8 <Powerstep01_SendCommand>:
 * POWERSTEP01_GET_STATUS)
 * @param[in] value arguments to send on 32 bits
 * @retval None
 **********************************************************/
void Powerstep01_SendCommand(uint8_t deviceId, uint8_t param, uint32_t value)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	603a      	str	r2, [r7, #0]
 80022e2:	71fb      	strb	r3, [r7, #7]
 80022e4:	460b      	mov	r3, r1
 80022e6:	71bb      	strb	r3, [r7, #6]
  if (numberOfDevices > deviceId)
 80022e8:	4b5b      	ldr	r3, [pc, #364]	@ (8002458 <Powerstep01_SendCommand+0x180>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	79fa      	ldrb	r2, [r7, #7]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	f080 80ad 	bcs.w	8002450 <Powerstep01_SendCommand+0x178>
  {
    uint32_t loop;
    uint8_t maxArgumentNbBytes = 0;
 80022f6:	2300      	movs	r3, #0
 80022f8:	72fb      	strb	r3, [r7, #11]
    uint8_t spiIndex = numberOfDevices - deviceId - 1;
 80022fa:	4b57      	ldr	r3, [pc, #348]	@ (8002458 <Powerstep01_SendCommand+0x180>)
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	b2da      	uxtb	r2, r3
 8002300:	79fb      	ldrb	r3, [r7, #7]
 8002302:	1ad3      	subs	r3, r2, r3
 8002304:	b2db      	uxtb	r3, r3
 8002306:	3b01      	subs	r3, #1
 8002308:	727b      	strb	r3, [r7, #9]
    bool itDisable = FALSE; 
 800230a:	2300      	movs	r3, #0
 800230c:	72bb      	strb	r3, [r7, #10]
    
    do
    {
      spiPreemtionByIsr = FALSE;
 800230e:	4b53      	ldr	r3, [pc, #332]	@ (800245c <Powerstep01_SendCommand+0x184>)
 8002310:	2200      	movs	r2, #0
 8002312:	701a      	strb	r2, [r3, #0]
      if (itDisable)
 8002314:	7abb      	ldrb	r3, [r7, #10]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <Powerstep01_SendCommand+0x4a>
      {
        /* re-enable Powerstep01_Board_EnableIrq if disable in previous iteration */
        Powerstep01_Board_EnableIrq();
 800231a:	f001 fa9f 	bl	800385c <Powerstep01_Board_EnableIrq>
        itDisable = FALSE;
 800231e:	2300      	movs	r3, #0
 8002320:	72bb      	strb	r3, [r7, #10]
      }    
      for (loop = 0; loop < numberOfDevices; loop++)
 8002322:	2300      	movs	r3, #0
 8002324:	60fb      	str	r3, [r7, #12]
 8002326:	e019      	b.n	800235c <Powerstep01_SendCommand+0x84>
      {
          spiTxBursts[0][loop] = POWERSTEP01_NOP;
 8002328:	4a4d      	ldr	r2, [pc, #308]	@ (8002460 <Powerstep01_SendCommand+0x188>)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	4413      	add	r3, r2
 800232e:	2200      	movs	r2, #0
 8002330:	701a      	strb	r2, [r3, #0]
          spiTxBursts[1][loop] = POWERSTEP01_NOP;
 8002332:	4a4b      	ldr	r2, [pc, #300]	@ (8002460 <Powerstep01_SendCommand+0x188>)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	4413      	add	r3, r2
 8002338:	3303      	adds	r3, #3
 800233a:	2200      	movs	r2, #0
 800233c:	701a      	strb	r2, [r3, #0]
          spiTxBursts[2][loop] = POWERSTEP01_NOP;
 800233e:	4a48      	ldr	r2, [pc, #288]	@ (8002460 <Powerstep01_SendCommand+0x188>)
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	4413      	add	r3, r2
 8002344:	3306      	adds	r3, #6
 8002346:	2200      	movs	r2, #0
 8002348:	701a      	strb	r2, [r3, #0]
          spiTxBursts[3][loop] = POWERSTEP01_NOP;   
 800234a:	4a45      	ldr	r2, [pc, #276]	@ (8002460 <Powerstep01_SendCommand+0x188>)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4413      	add	r3, r2
 8002350:	3309      	adds	r3, #9
 8002352:	2200      	movs	r2, #0
 8002354:	701a      	strb	r2, [r3, #0]
      for (loop = 0; loop < numberOfDevices; loop++)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	3301      	adds	r3, #1
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	4b3e      	ldr	r3, [pc, #248]	@ (8002458 <Powerstep01_SendCommand+0x180>)
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	b2db      	uxtb	r3, r3
 8002362:	461a      	mov	r2, r3
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	4293      	cmp	r3, r2
 8002368:	d3de      	bcc.n	8002328 <Powerstep01_SendCommand+0x50>
      }
      switch (param & DAISY_CHAIN_COMMAND_MASK)
 800236a:	79bb      	ldrb	r3, [r7, #6]
 800236c:	f003 03fa 	and.w	r3, r3, #250	@ 0xfa
 8002370:	2b8a      	cmp	r3, #138	@ 0x8a
 8002372:	d016      	beq.n	80023a2 <Powerstep01_SendCommand+0xca>
 8002374:	2b8a      	cmp	r3, #138	@ 0x8a
 8002376:	dc32      	bgt.n	80023de <Powerstep01_SendCommand+0x106>
 8002378:	2b82      	cmp	r3, #130	@ 0x82
 800237a:	d012      	beq.n	80023a2 <Powerstep01_SendCommand+0xca>
 800237c:	2b82      	cmp	r3, #130	@ 0x82
 800237e:	dc2e      	bgt.n	80023de <Powerstep01_SendCommand+0x106>
 8002380:	2b68      	cmp	r3, #104	@ 0x68
 8002382:	d00a      	beq.n	800239a <Powerstep01_SendCommand+0xc2>
 8002384:	2b68      	cmp	r3, #104	@ 0x68
 8002386:	dc2a      	bgt.n	80023de <Powerstep01_SendCommand+0x106>
 8002388:	2b60      	cmp	r3, #96	@ 0x60
 800238a:	d006      	beq.n	800239a <Powerstep01_SendCommand+0xc2>
 800238c:	2b60      	cmp	r3, #96	@ 0x60
 800238e:	dc26      	bgt.n	80023de <Powerstep01_SendCommand+0x106>
 8002390:	2b40      	cmp	r3, #64	@ 0x40
 8002392:	d006      	beq.n	80023a2 <Powerstep01_SendCommand+0xca>
 8002394:	2b50      	cmp	r3, #80	@ 0x50
 8002396:	d004      	beq.n	80023a2 <Powerstep01_SendCommand+0xca>
 8002398:	e021      	b.n	80023de <Powerstep01_SendCommand+0x106>
      {
        case POWERSTEP01_GO_TO:
        case POWERSTEP01_GO_TO_DIR:
          value = value & POWERSTEP01_ABS_POS_VALUE_MASK;
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80023a0:	603b      	str	r3, [r7, #0]
        case POWERSTEP01_RUN:
        case POWERSTEP01_MOVE:
        case POWERSTEP01_GO_UNTIL:
        case POWERSTEP01_GO_UNTIL_ACT_CPY:
          spiTxBursts[0][spiIndex] = param;
 80023a2:	7a7b      	ldrb	r3, [r7, #9]
 80023a4:	492e      	ldr	r1, [pc, #184]	@ (8002460 <Powerstep01_SendCommand+0x188>)
 80023a6:	79ba      	ldrb	r2, [r7, #6]
 80023a8:	54ca      	strb	r2, [r1, r3]
          spiTxBursts[1][spiIndex] = (uint8_t)(value >> 16);
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	0c1a      	lsrs	r2, r3, #16
 80023ae:	7a7b      	ldrb	r3, [r7, #9]
 80023b0:	b2d1      	uxtb	r1, r2
 80023b2:	4a2b      	ldr	r2, [pc, #172]	@ (8002460 <Powerstep01_SendCommand+0x188>)
 80023b4:	4413      	add	r3, r2
 80023b6:	460a      	mov	r2, r1
 80023b8:	70da      	strb	r2, [r3, #3]
          spiTxBursts[2][spiIndex] = (uint8_t)(value >> 8);
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	0a1a      	lsrs	r2, r3, #8
 80023be:	7a7b      	ldrb	r3, [r7, #9]
 80023c0:	b2d1      	uxtb	r1, r2
 80023c2:	4a27      	ldr	r2, [pc, #156]	@ (8002460 <Powerstep01_SendCommand+0x188>)
 80023c4:	4413      	add	r3, r2
 80023c6:	460a      	mov	r2, r1
 80023c8:	719a      	strb	r2, [r3, #6]
          spiTxBursts[3][spiIndex] = (uint8_t)(value);
 80023ca:	7a7b      	ldrb	r3, [r7, #9]
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	b2d1      	uxtb	r1, r2
 80023d0:	4a23      	ldr	r2, [pc, #140]	@ (8002460 <Powerstep01_SendCommand+0x188>)
 80023d2:	4413      	add	r3, r2
 80023d4:	460a      	mov	r2, r1
 80023d6:	725a      	strb	r2, [r3, #9]
          maxArgumentNbBytes = 3;
 80023d8:	2303      	movs	r3, #3
 80023da:	72fb      	strb	r3, [r7, #11]
          break;
 80023dc:	e012      	b.n	8002404 <Powerstep01_SendCommand+0x12c>
      default:
          spiTxBursts[0][spiIndex] = POWERSTEP01_NOP;
 80023de:	7a7b      	ldrb	r3, [r7, #9]
 80023e0:	4a1f      	ldr	r2, [pc, #124]	@ (8002460 <Powerstep01_SendCommand+0x188>)
 80023e2:	2100      	movs	r1, #0
 80023e4:	54d1      	strb	r1, [r2, r3]
          spiTxBursts[1][spiIndex] = POWERSTEP01_NOP;
 80023e6:	7a7b      	ldrb	r3, [r7, #9]
 80023e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002460 <Powerstep01_SendCommand+0x188>)
 80023ea:	4413      	add	r3, r2
 80023ec:	2200      	movs	r2, #0
 80023ee:	70da      	strb	r2, [r3, #3]
          spiTxBursts[2][spiIndex] = POWERSTEP01_NOP;
 80023f0:	7a7b      	ldrb	r3, [r7, #9]
 80023f2:	4a1b      	ldr	r2, [pc, #108]	@ (8002460 <Powerstep01_SendCommand+0x188>)
 80023f4:	4413      	add	r3, r2
 80023f6:	2200      	movs	r2, #0
 80023f8:	719a      	strb	r2, [r3, #6]
          spiTxBursts[3][spiIndex] = param;
 80023fa:	7a7b      	ldrb	r3, [r7, #9]
 80023fc:	4a18      	ldr	r2, [pc, #96]	@ (8002460 <Powerstep01_SendCommand+0x188>)
 80023fe:	4413      	add	r3, r2
 8002400:	79ba      	ldrb	r2, [r7, #6]
 8002402:	725a      	strb	r2, [r3, #9]
      }
      /* Disable interruption before checking */
      /* pre-emption by ISR and SPI transfers*/
      Powerstep01_Board_DisableIrq();
 8002404:	f001 fa21 	bl	800384a <Powerstep01_Board_DisableIrq>
      itDisable = TRUE;
 8002408:	2301      	movs	r3, #1
 800240a:	72bb      	strb	r3, [r7, #10]
    } while (spiPreemtionByIsr); // check pre-emption by ISR
 800240c:	4b13      	ldr	r3, [pc, #76]	@ (800245c <Powerstep01_SendCommand+0x184>)
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b00      	cmp	r3, #0
 8002414:	f47f af7b 	bne.w	800230e <Powerstep01_SendCommand+0x36>
    for (loop = POWERSTEP01_CMD_ARG_MAX_NB_BYTES - 1 - maxArgumentNbBytes; 
 8002418:	7afb      	ldrb	r3, [r7, #11]
 800241a:	f1c3 0303 	rsb	r3, r3, #3
 800241e:	60fb      	str	r3, [r7, #12]
 8002420:	e011      	b.n	8002446 <Powerstep01_SendCommand+0x16e>
         loop < POWERSTEP01_CMD_ARG_MAX_NB_BYTES; 
         loop++)
    {
       Powerstep01_WriteBytes(&spiTxBursts[loop][0], &spiRxBursts[loop][0]);
 8002422:	68fa      	ldr	r2, [r7, #12]
 8002424:	4613      	mov	r3, r2
 8002426:	005b      	lsls	r3, r3, #1
 8002428:	4413      	add	r3, r2
 800242a:	4a0d      	ldr	r2, [pc, #52]	@ (8002460 <Powerstep01_SendCommand+0x188>)
 800242c:	1898      	adds	r0, r3, r2
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	4613      	mov	r3, r2
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	4413      	add	r3, r2
 8002436:	4a0b      	ldr	r2, [pc, #44]	@ (8002464 <Powerstep01_SendCommand+0x18c>)
 8002438:	4413      	add	r3, r2
 800243a:	4619      	mov	r1, r3
 800243c:	f000 fdba 	bl	8002fb4 <Powerstep01_WriteBytes>
         loop++)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	3301      	adds	r3, #1
 8002444:	60fb      	str	r3, [r7, #12]
         loop < POWERSTEP01_CMD_ARG_MAX_NB_BYTES; 
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2b03      	cmp	r3, #3
 800244a:	d9ea      	bls.n	8002422 <Powerstep01_SendCommand+0x14a>
    }
    /* re-enable Powerstep01_Board_EnableIrq after SPI transfers*/
    Powerstep01_Board_EnableIrq();
 800244c:	f001 fa06 	bl	800385c <Powerstep01_Board_EnableIrq>
  }
}
 8002450:	bf00      	nop
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	20000470 	.word	0x20000470
 800245c:	2000048c 	.word	0x2000048c
 8002460:	20000474 	.word	0x20000474
 8002464:	20000480 	.word	0x20000480

08002468 <Powerstep01_SetRegisterToPredefinedValues>:
 * from powerstep01_target_config.h
 * @param[in] deviceId (from 0 to 2)
 * @retval None
 **********************************************************/
void Powerstep01_SetRegisterToPredefinedValues(uint8_t deviceId)
{  
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	4603      	mov	r3, r0
 8002470:	71fb      	strb	r3, [r7, #7]
  powerstep01_CmVm_t cmVm;
  
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ABS_POS, 0);
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	2200      	movs	r2, #0
 8002476:	2101      	movs	r1, #1
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff f897 	bl	80015ac <Powerstep01_CmdSetParam>
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_EL_POS, 0);
 800247e:	79fb      	ldrb	r3, [r7, #7]
 8002480:	2200      	movs	r2, #0
 8002482:	2102      	movs	r1, #2
 8002484:	4618      	mov	r0, r3
 8002486:	f7ff f891 	bl	80015ac <Powerstep01_CmdSetParam>
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_MARK, 0);
 800248a:	79fb      	ldrb	r3, [r7, #7]
 800248c:	2200      	movs	r2, #0
 800248e:	2103      	movs	r1, #3
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff f88b 	bl	80015ac <Powerstep01_CmdSetParam>
  
  switch (deviceId)
 8002496:	79fb      	ldrb	r3, [r7, #7]
 8002498:	2b02      	cmp	r3, #2
 800249a:	f000 8265 	beq.w	8002968 <Powerstep01_SetRegisterToPredefinedValues+0x500>
 800249e:	2b02      	cmp	r3, #2
 80024a0:	f300 8382 	bgt.w	8002ba8 <Powerstep01_SetRegisterToPredefinedValues+0x740>
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d003      	beq.n	80024b0 <Powerstep01_SetRegisterToPredefinedValues+0x48>
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	f000 813d 	beq.w	8002728 <Powerstep01_SetRegisterToPredefinedValues+0x2c0>
      }
      break;
#endif
    default: ;
  }
}
 80024ae:	e37b      	b.n	8002ba8 <Powerstep01_SetRegisterToPredefinedValues+0x740>
      cmVm = POWERSTEP01_CONF_PARAM_CM_VM_DEVICE_0;
 80024b0:	2308      	movs	r3, #8
 80024b2:	73fb      	strb	r3, [r7, #15]
        Powerstep01_AccDec_Steps_s2_to_RegVal(
 80024b4:	ed9f 0a90 	vldr	s0, [pc, #576]	@ 80026f8 <Powerstep01_SetRegisterToPredefinedValues+0x290>
 80024b8:	f000 fda2 	bl	8003000 <Powerstep01_AccDec_Steps_s2_to_RegVal>
 80024bc:	4603      	mov	r3, r0
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ACC,
 80024be:	461a      	mov	r2, r3
 80024c0:	79fb      	ldrb	r3, [r7, #7]
 80024c2:	2105      	movs	r1, #5
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7ff f871 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_AccDec_Steps_s2_to_RegVal(
 80024ca:	ed9f 0a8b 	vldr	s0, [pc, #556]	@ 80026f8 <Powerstep01_SetRegisterToPredefinedValues+0x290>
 80024ce:	f000 fd97 	bl	8003000 <Powerstep01_AccDec_Steps_s2_to_RegVal>
 80024d2:	4603      	mov	r3, r0
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_DEC,
 80024d4:	461a      	mov	r2, r3
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	2106      	movs	r1, #6
 80024da:	4618      	mov	r0, r3
 80024dc:	f7ff f866 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_MaxSpd_Steps_s_to_RegVal(
 80024e0:	ed9f 0a86 	vldr	s0, [pc, #536]	@ 80026fc <Powerstep01_SetRegisterToPredefinedValues+0x294>
 80024e4:	f000 fec6 	bl	8003274 <Powerstep01_MaxSpd_Steps_s_to_RegVal>
 80024e8:	4603      	mov	r3, r0
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_MAX_SPEED,
 80024ea:	461a      	mov	r2, r3
 80024ec:	79fb      	ldrb	r3, [r7, #7]
 80024ee:	2107      	movs	r1, #7
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff f85b 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_MinSpd_Steps_s_to_RegVal(
 80024f6:	ed9f 0a87 	vldr	s0, [pc, #540]	@ 8002714 <Powerstep01_SetRegisterToPredefinedValues+0x2ac>
 80024fa:	f000 feed 	bl	80032d8 <Powerstep01_MinSpd_Steps_s_to_RegVal>
 80024fe:	4603      	mov	r3, r0
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_MIN_SPEED,
 8002500:	461a      	mov	r2, r3
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	2108      	movs	r1, #8
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff f850 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_FSSpd_Steps_s_to_RegVal(
 800250c:	ed9f 0a78 	vldr	s0, [pc, #480]	@ 80026f0 <Powerstep01_SetRegisterToPredefinedValues+0x288>
 8002510:	f000 fddc 	bl	80030cc <Powerstep01_FSSpd_Steps_s_to_RegVal>
 8002514:	4603      	mov	r3, r0
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_FS_SPD,
 8002516:	461a      	mov	r2, r3
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	2115      	movs	r1, #21
 800251c:	4618      	mov	r0, r3
 800251e:	f7ff f845 	bl	80015ac <Powerstep01_CmdSetParam>
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_OCD_TH,
 8002522:	79fb      	ldrb	r3, [r7, #7]
 8002524:	2208      	movs	r2, #8
 8002526:	2113      	movs	r1, #19
 8002528:	4618      	mov	r0, r3
 800252a:	f7ff f83f 	bl	80015ac <Powerstep01_CmdSetParam>
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_STEP_MODE,
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	220c      	movs	r2, #12
 8002532:	2116      	movs	r1, #22
 8002534:	4618      	mov	r0, r3
 8002536:	f7ff f839 	bl	80015ac <Powerstep01_CmdSetParam>
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ALARM_EN,
 800253a:	79fb      	ldrb	r3, [r7, #7]
 800253c:	22ef      	movs	r2, #239	@ 0xef
 800253e:	2117      	movs	r1, #23
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff f833 	bl	80015ac <Powerstep01_CmdSetParam>
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_GATECFG1,
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	2243      	movs	r2, #67	@ 0x43
 800254a:	2118      	movs	r1, #24
 800254c:	4618      	mov	r0, r3
 800254e:	f7ff f82d 	bl	80015ac <Powerstep01_CmdSetParam>
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_GATECFG2,
 8002552:	79fb      	ldrb	r3, [r7, #7]
 8002554:	2240      	movs	r2, #64	@ 0x40
 8002556:	2119      	movs	r1, #25
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff f827 	bl	80015ac <Powerstep01_CmdSetParam>
      if (cmVm == POWERSTEP01_CM_VM_VOLTAGE)
 800255e:	7bfb      	ldrb	r3, [r7, #15]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d175      	bne.n	8002650 <Powerstep01_SetRegisterToPredefinedValues+0x1e8>
          Powerstep01_IntSpd_Steps_s_to_RegVal(
 8002564:	ed9f 0a6d 	vldr	s0, [pc, #436]	@ 800271c <Powerstep01_SetRegisterToPredefinedValues+0x2b4>
 8002568:	f000 fde4 	bl	8003134 <Powerstep01_IntSpd_Steps_s_to_RegVal>
 800256c:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_INT_SPD,
 800256e:	461a      	mov	r2, r3
 8002570:	79fb      	ldrb	r3, [r7, #7]
 8002572:	210d      	movs	r1, #13
 8002574:	4618      	mov	r0, r3
 8002576:	f7ff f819 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_KTherm_Comp_to_RegVal(
 800257a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800257e:	f000 fe0b 	bl	8003198 <Powerstep01_KTherm_Comp_to_RegVal>
 8002582:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_K_THERM,
 8002584:	461a      	mov	r2, r3
 8002586:	79fb      	ldrb	r3, [r7, #7]
 8002588:	2111      	movs	r1, #17
 800258a:	4618      	mov	r0, r3
 800258c:	f7ff f80e 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_StallOcd_Th_to_RegVal(
 8002590:	ed9f 0a63 	vldr	s0, [pc, #396]	@ 8002720 <Powerstep01_SetRegisterToPredefinedValues+0x2b8>
 8002594:	f000 fee8 	bl	8003368 <Powerstep01_StallOcd_Th_to_RegVal>
 8002598:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_STALL_TH,
 800259a:	461a      	mov	r2, r3
 800259c:	79fb      	ldrb	r3, [r7, #7]
 800259e:	2114      	movs	r1, #20
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff f803 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Kval_Perc_to_RegVal(
 80025a6:	ed9f 0a5f 	vldr	s0, [pc, #380]	@ 8002724 <Powerstep01_SetRegisterToPredefinedValues+0x2bc>
 80025aa:	f000 fe31 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 80025ae:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_HOLD,
 80025b0:	461a      	mov	r2, r3
 80025b2:	79fb      	ldrb	r3, [r7, #7]
 80025b4:	2109      	movs	r1, #9
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7fe fff8 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Kval_Perc_to_RegVal(
 80025bc:	ed9f 0a59 	vldr	s0, [pc, #356]	@ 8002724 <Powerstep01_SetRegisterToPredefinedValues+0x2bc>
 80025c0:	f000 fe26 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 80025c4:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_RUN,
 80025c6:	461a      	mov	r2, r3
 80025c8:	79fb      	ldrb	r3, [r7, #7]
 80025ca:	210a      	movs	r1, #10
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7fe ffed 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Kval_Perc_to_RegVal(
 80025d2:	ed9f 0a54 	vldr	s0, [pc, #336]	@ 8002724 <Powerstep01_SetRegisterToPredefinedValues+0x2bc>
 80025d6:	f000 fe1b 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 80025da:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_ACC,
 80025dc:	461a      	mov	r2, r3
 80025de:	79fb      	ldrb	r3, [r7, #7]
 80025e0:	210b      	movs	r1, #11
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7fe ffe2 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Kval_Perc_to_RegVal(
 80025e8:	ed9f 0a4e 	vldr	s0, [pc, #312]	@ 8002724 <Powerstep01_SetRegisterToPredefinedValues+0x2bc>
 80025ec:	f000 fe10 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 80025f0:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_DEC,
 80025f2:	461a      	mov	r2, r3
 80025f4:	79fb      	ldrb	r3, [r7, #7]
 80025f6:	210c      	movs	r1, #12
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7fe ffd7 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_BEMFslope_Perc_to_RegVal(
 80025fe:	ed9f 0a40 	vldr	s0, [pc, #256]	@ 8002700 <Powerstep01_SetRegisterToPredefinedValues+0x298>
 8002602:	f000 fd2f 	bl	8003064 <Powerstep01_BEMFslope_Perc_to_RegVal>
 8002606:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ST_SLP,
 8002608:	461a      	mov	r2, r3
 800260a:	79fb      	ldrb	r3, [r7, #7]
 800260c:	210e      	movs	r1, #14
 800260e:	4618      	mov	r0, r3
 8002610:	f7fe ffcc 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_BEMFslope_Perc_to_RegVal(
 8002614:	ed9f 0a3b 	vldr	s0, [pc, #236]	@ 8002704 <Powerstep01_SetRegisterToPredefinedValues+0x29c>
 8002618:	f000 fd24 	bl	8003064 <Powerstep01_BEMFslope_Perc_to_RegVal>
 800261c:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_FN_SLP_ACC,
 800261e:	461a      	mov	r2, r3
 8002620:	79fb      	ldrb	r3, [r7, #7]
 8002622:	210f      	movs	r1, #15
 8002624:	4618      	mov	r0, r3
 8002626:	f7fe ffc1 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_BEMFslope_Perc_to_RegVal(
 800262a:	ed9f 0a36 	vldr	s0, [pc, #216]	@ 8002704 <Powerstep01_SetRegisterToPredefinedValues+0x29c>
 800262e:	f000 fd19 	bl	8003064 <Powerstep01_BEMFslope_Perc_to_RegVal>
 8002632:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_FN_SLP_DEC,
 8002634:	461a      	mov	r2, r3
 8002636:	79fb      	ldrb	r3, [r7, #7]
 8002638:	2110      	movs	r1, #16
 800263a:	4618      	mov	r0, r3
 800263c:	f7fe ffb6 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_CONFIG,
 8002640:	79fb      	ldrb	r3, [r7, #7]
 8002642:	f642 6208 	movw	r2, #11784	@ 0x2e08
 8002646:	211a      	movs	r1, #26
 8002648:	4618      	mov	r0, r3
 800264a:	f7fe ffaf 	bl	80015ac <Powerstep01_CmdSetParam>
      break;
 800264e:	e2ab      	b.n	8002ba8 <Powerstep01_SetRegisterToPredefinedValues+0x740>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 8002650:	ed9f 0a28 	vldr	s0, [pc, #160]	@ 80026f4 <Powerstep01_SetRegisterToPredefinedValues+0x28c>
 8002654:	f000 fec4 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 8002658:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_HOLD,
 800265a:	461a      	mov	r2, r3
 800265c:	79fb      	ldrb	r3, [r7, #7]
 800265e:	2109      	movs	r1, #9
 8002660:	4618      	mov	r0, r3
 8002662:	f7fe ffa3 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 8002666:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 80026f4 <Powerstep01_SetRegisterToPredefinedValues+0x28c>
 800266a:	f000 feb9 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 800266e:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_RUN,
 8002670:	461a      	mov	r2, r3
 8002672:	79fb      	ldrb	r3, [r7, #7]
 8002674:	210a      	movs	r1, #10
 8002676:	4618      	mov	r0, r3
 8002678:	f7fe ff98 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 800267c:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 80026f4 <Powerstep01_SetRegisterToPredefinedValues+0x28c>
 8002680:	f000 feae 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 8002684:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_ACC,
 8002686:	461a      	mov	r2, r3
 8002688:	79fb      	ldrb	r3, [r7, #7]
 800268a:	210b      	movs	r1, #11
 800268c:	4618      	mov	r0, r3
 800268e:	f7fe ff8d 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 8002692:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 80026f4 <Powerstep01_SetRegisterToPredefinedValues+0x28c>
 8002696:	f000 fea3 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 800269a:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_DEC,
 800269c:	461a      	mov	r2, r3
 800269e:	79fb      	ldrb	r3, [r7, #7]
 80026a0:	210c      	movs	r1, #12
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7fe ff82 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_T_FAST,
 80026a8:	79fb      	ldrb	r3, [r7, #7]
 80026aa:	2235      	movs	r2, #53	@ 0x35
 80026ac:	210e      	movs	r1, #14
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7fe ff7c 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tmin_Time_to_RegVal(
 80026b4:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 80026b8:	f000 fece 	bl	8003458 <Powerstep01_Tmin_Time_to_RegVal>
 80026bc:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TON_MIN,
 80026be:	461a      	mov	r2, r3
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	210f      	movs	r1, #15
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7fe ff71 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tmin_Time_to_RegVal(
 80026ca:	eeb3 0a05 	vmov.f32	s0, #53	@ 0x41a80000  21.0
 80026ce:	f000 fec3 	bl	8003458 <Powerstep01_Tmin_Time_to_RegVal>
 80026d2:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TOFF_MIN,
 80026d4:	461a      	mov	r2, r3
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	2110      	movs	r1, #16
 80026da:	4618      	mov	r0, r3
 80026dc:	f7fe ff66 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_CONFIG,
 80026e0:	79fb      	ldrb	r3, [r7, #7]
 80026e2:	f243 2208 	movw	r2, #12808	@ 0x3208
 80026e6:	211a      	movs	r1, #26
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7fe ff5f 	bl	80015ac <Powerstep01_CmdSetParam>
      break;
 80026ee:	e25b      	b.n	8002ba8 <Powerstep01_SetRegisterToPredefinedValues+0x740>
 80026f0:	437428f6 	.word	0x437428f6
 80026f4:	434b1eb8 	.word	0x434b1eb8
 80026f8:	4168cccd 	.word	0x4168cccd
 80026fc:	41740000 	.word	0x41740000
 8002700:	3d1c432d 	.word	0x3d1c432d
 8002704:	3d801f75 	.word	0x3d801f75
 8002708:	430c9eb8 	.word	0x430c9eb8
 800270c:	44fb051f 	.word	0x44fb051f
 8002710:	4477f47b 	.word	0x4477f47b
 8002714:	00000000 	.word	0x00000000
 8002718:	4414c5c3 	.word	0x4414c5c3
 800271c:	42760c4a 	.word	0x42760c4a
 8002720:	4404d000 	.word	0x4404d000
 8002724:	418028f6 	.word	0x418028f6
      cmVm = POWERSTEP01_CONF_PARAM_CM_VM_DEVICE_1;
 8002728:	2308      	movs	r3, #8
 800272a:	73fb      	strb	r3, [r7, #15]
        Powerstep01_AccDec_Steps_s2_to_RegVal(
 800272c:	ed1f 0a0e 	vldr	s0, [pc, #-56]	@ 80026f8 <Powerstep01_SetRegisterToPredefinedValues+0x290>
 8002730:	f000 fc66 	bl	8003000 <Powerstep01_AccDec_Steps_s2_to_RegVal>
 8002734:	4603      	mov	r3, r0
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ACC,
 8002736:	461a      	mov	r2, r3
 8002738:	79fb      	ldrb	r3, [r7, #7]
 800273a:	2105      	movs	r1, #5
 800273c:	4618      	mov	r0, r3
 800273e:	f7fe ff35 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_AccDec_Steps_s2_to_RegVal(
 8002742:	ed1f 0a13 	vldr	s0, [pc, #-76]	@ 80026f8 <Powerstep01_SetRegisterToPredefinedValues+0x290>
 8002746:	f000 fc5b 	bl	8003000 <Powerstep01_AccDec_Steps_s2_to_RegVal>
 800274a:	4603      	mov	r3, r0
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_DEC,
 800274c:	461a      	mov	r2, r3
 800274e:	79fb      	ldrb	r3, [r7, #7]
 8002750:	2106      	movs	r1, #6
 8002752:	4618      	mov	r0, r3
 8002754:	f7fe ff2a 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_MaxSpd_Steps_s_to_RegVal(
 8002758:	ed1f 0a18 	vldr	s0, [pc, #-96]	@ 80026fc <Powerstep01_SetRegisterToPredefinedValues+0x294>
 800275c:	f000 fd8a 	bl	8003274 <Powerstep01_MaxSpd_Steps_s_to_RegVal>
 8002760:	4603      	mov	r3, r0
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_MAX_SPEED,
 8002762:	461a      	mov	r2, r3
 8002764:	79fb      	ldrb	r3, [r7, #7]
 8002766:	2107      	movs	r1, #7
 8002768:	4618      	mov	r0, r3
 800276a:	f7fe ff1f 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_MinSpd_Steps_s_to_RegVal(
 800276e:	ed1f 0a17 	vldr	s0, [pc, #-92]	@ 8002714 <Powerstep01_SetRegisterToPredefinedValues+0x2ac>
 8002772:	f000 fdb1 	bl	80032d8 <Powerstep01_MinSpd_Steps_s_to_RegVal>
 8002776:	4603      	mov	r3, r0
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_MIN_SPEED,
 8002778:	461a      	mov	r2, r3
 800277a:	79fb      	ldrb	r3, [r7, #7]
 800277c:	2108      	movs	r1, #8
 800277e:	4618      	mov	r0, r3
 8002780:	f7fe ff14 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_FSSpd_Steps_s_to_RegVal(
 8002784:	ed1f 0a1c 	vldr	s0, [pc, #-112]	@ 8002718 <Powerstep01_SetRegisterToPredefinedValues+0x2b0>
 8002788:	f000 fca0 	bl	80030cc <Powerstep01_FSSpd_Steps_s_to_RegVal>
 800278c:	4603      	mov	r3, r0
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_FS_SPD,
 800278e:	461a      	mov	r2, r3
 8002790:	79fb      	ldrb	r3, [r7, #7]
 8002792:	2115      	movs	r1, #21
 8002794:	4618      	mov	r0, r3
 8002796:	f7fe ff09 	bl	80015ac <Powerstep01_CmdSetParam>
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_OCD_TH,
 800279a:	79fb      	ldrb	r3, [r7, #7]
 800279c:	2208      	movs	r2, #8
 800279e:	2113      	movs	r1, #19
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7fe ff03 	bl	80015ac <Powerstep01_CmdSetParam>
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_STEP_MODE,
 80027a6:	79fb      	ldrb	r3, [r7, #7]
 80027a8:	220c      	movs	r2, #12
 80027aa:	2116      	movs	r1, #22
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7fe fefd 	bl	80015ac <Powerstep01_CmdSetParam>
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ALARM_EN,
 80027b2:	79fb      	ldrb	r3, [r7, #7]
 80027b4:	22ef      	movs	r2, #239	@ 0xef
 80027b6:	2117      	movs	r1, #23
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7fe fef7 	bl	80015ac <Powerstep01_CmdSetParam>
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_GATECFG1,
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	2243      	movs	r2, #67	@ 0x43
 80027c2:	2118      	movs	r1, #24
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7fe fef1 	bl	80015ac <Powerstep01_CmdSetParam>
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_GATECFG2,
 80027ca:	79fb      	ldrb	r3, [r7, #7]
 80027cc:	2240      	movs	r2, #64	@ 0x40
 80027ce:	2119      	movs	r1, #25
 80027d0:	4618      	mov	r0, r3
 80027d2:	f7fe feeb 	bl	80015ac <Powerstep01_CmdSetParam>
      if (cmVm == POWERSTEP01_CM_VM_VOLTAGE)
 80027d6:	7bfb      	ldrb	r3, [r7, #15]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d175      	bne.n	80028c8 <Powerstep01_SetRegisterToPredefinedValues+0x460>
          Powerstep01_IntSpd_Steps_s_to_RegVal(
 80027dc:	ed1f 0a31 	vldr	s0, [pc, #-196]	@ 800271c <Powerstep01_SetRegisterToPredefinedValues+0x2b4>
 80027e0:	f000 fca8 	bl	8003134 <Powerstep01_IntSpd_Steps_s_to_RegVal>
 80027e4:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_INT_SPD,
 80027e6:	461a      	mov	r2, r3
 80027e8:	79fb      	ldrb	r3, [r7, #7]
 80027ea:	210d      	movs	r1, #13
 80027ec:	4618      	mov	r0, r3
 80027ee:	f7fe fedd 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_KTherm_Comp_to_RegVal(
 80027f2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80027f6:	f000 fccf 	bl	8003198 <Powerstep01_KTherm_Comp_to_RegVal>
 80027fa:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_K_THERM,
 80027fc:	461a      	mov	r2, r3
 80027fe:	79fb      	ldrb	r3, [r7, #7]
 8002800:	2111      	movs	r1, #17
 8002802:	4618      	mov	r0, r3
 8002804:	f7fe fed2 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_StallOcd_Th_to_RegVal(
 8002808:	ed1f 0a3b 	vldr	s0, [pc, #-236]	@ 8002720 <Powerstep01_SetRegisterToPredefinedValues+0x2b8>
 800280c:	f000 fdac 	bl	8003368 <Powerstep01_StallOcd_Th_to_RegVal>
 8002810:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_STALL_TH,
 8002812:	461a      	mov	r2, r3
 8002814:	79fb      	ldrb	r3, [r7, #7]
 8002816:	2114      	movs	r1, #20
 8002818:	4618      	mov	r0, r3
 800281a:	f7fe fec7 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Kval_Perc_to_RegVal(
 800281e:	ed1f 0a3f 	vldr	s0, [pc, #-252]	@ 8002724 <Powerstep01_SetRegisterToPredefinedValues+0x2bc>
 8002822:	f000 fcf5 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 8002826:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_HOLD,
 8002828:	461a      	mov	r2, r3
 800282a:	79fb      	ldrb	r3, [r7, #7]
 800282c:	2109      	movs	r1, #9
 800282e:	4618      	mov	r0, r3
 8002830:	f7fe febc 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Kval_Perc_to_RegVal(
 8002834:	ed1f 0a45 	vldr	s0, [pc, #-276]	@ 8002724 <Powerstep01_SetRegisterToPredefinedValues+0x2bc>
 8002838:	f000 fcea 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 800283c:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_RUN,
 800283e:	461a      	mov	r2, r3
 8002840:	79fb      	ldrb	r3, [r7, #7]
 8002842:	210a      	movs	r1, #10
 8002844:	4618      	mov	r0, r3
 8002846:	f7fe feb1 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Kval_Perc_to_RegVal(
 800284a:	ed1f 0a4a 	vldr	s0, [pc, #-296]	@ 8002724 <Powerstep01_SetRegisterToPredefinedValues+0x2bc>
 800284e:	f000 fcdf 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 8002852:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_ACC,
 8002854:	461a      	mov	r2, r3
 8002856:	79fb      	ldrb	r3, [r7, #7]
 8002858:	210b      	movs	r1, #11
 800285a:	4618      	mov	r0, r3
 800285c:	f7fe fea6 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Kval_Perc_to_RegVal(
 8002860:	ed1f 0a50 	vldr	s0, [pc, #-320]	@ 8002724 <Powerstep01_SetRegisterToPredefinedValues+0x2bc>
 8002864:	f000 fcd4 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 8002868:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_DEC,
 800286a:	461a      	mov	r2, r3
 800286c:	79fb      	ldrb	r3, [r7, #7]
 800286e:	210c      	movs	r1, #12
 8002870:	4618      	mov	r0, r3
 8002872:	f7fe fe9b 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_BEMFslope_Perc_to_RegVal(
 8002876:	ed1f 0a5e 	vldr	s0, [pc, #-376]	@ 8002700 <Powerstep01_SetRegisterToPredefinedValues+0x298>
 800287a:	f000 fbf3 	bl	8003064 <Powerstep01_BEMFslope_Perc_to_RegVal>
 800287e:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ST_SLP,
 8002880:	461a      	mov	r2, r3
 8002882:	79fb      	ldrb	r3, [r7, #7]
 8002884:	210e      	movs	r1, #14
 8002886:	4618      	mov	r0, r3
 8002888:	f7fe fe90 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_BEMFslope_Perc_to_RegVal(
 800288c:	ed1f 0a63 	vldr	s0, [pc, #-396]	@ 8002704 <Powerstep01_SetRegisterToPredefinedValues+0x29c>
 8002890:	f000 fbe8 	bl	8003064 <Powerstep01_BEMFslope_Perc_to_RegVal>
 8002894:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_FN_SLP_ACC,
 8002896:	461a      	mov	r2, r3
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	210f      	movs	r1, #15
 800289c:	4618      	mov	r0, r3
 800289e:	f7fe fe85 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_BEMFslope_Perc_to_RegVal(
 80028a2:	ed1f 0a68 	vldr	s0, [pc, #-416]	@ 8002704 <Powerstep01_SetRegisterToPredefinedValues+0x29c>
 80028a6:	f000 fbdd 	bl	8003064 <Powerstep01_BEMFslope_Perc_to_RegVal>
 80028aa:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_FN_SLP_DEC,
 80028ac:	461a      	mov	r2, r3
 80028ae:	79fb      	ldrb	r3, [r7, #7]
 80028b0:	2110      	movs	r1, #16
 80028b2:	4618      	mov	r0, r3
 80028b4:	f7fe fe7a 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_CONFIG,
 80028b8:	79fb      	ldrb	r3, [r7, #7]
 80028ba:	f642 6208 	movw	r2, #11784	@ 0x2e08
 80028be:	211a      	movs	r1, #26
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7fe fe73 	bl	80015ac <Powerstep01_CmdSetParam>
      break;     
 80028c6:	e16f      	b.n	8002ba8 <Powerstep01_SetRegisterToPredefinedValues+0x740>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 80028c8:	ed1f 0a71 	vldr	s0, [pc, #-452]	@ 8002708 <Powerstep01_SetRegisterToPredefinedValues+0x2a0>
 80028cc:	f000 fd88 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 80028d0:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_HOLD,
 80028d2:	461a      	mov	r2, r3
 80028d4:	79fb      	ldrb	r3, [r7, #7]
 80028d6:	2109      	movs	r1, #9
 80028d8:	4618      	mov	r0, r3
 80028da:	f7fe fe67 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 80028de:	ed1f 0a76 	vldr	s0, [pc, #-472]	@ 8002708 <Powerstep01_SetRegisterToPredefinedValues+0x2a0>
 80028e2:	f000 fd7d 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 80028e6:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_RUN,
 80028e8:	461a      	mov	r2, r3
 80028ea:	79fb      	ldrb	r3, [r7, #7]
 80028ec:	210a      	movs	r1, #10
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7fe fe5c 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 80028f4:	ed1f 0a7c 	vldr	s0, [pc, #-496]	@ 8002708 <Powerstep01_SetRegisterToPredefinedValues+0x2a0>
 80028f8:	f000 fd72 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 80028fc:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_ACC,
 80028fe:	461a      	mov	r2, r3
 8002900:	79fb      	ldrb	r3, [r7, #7]
 8002902:	210b      	movs	r1, #11
 8002904:	4618      	mov	r0, r3
 8002906:	f7fe fe51 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 800290a:	ed1f 0a81 	vldr	s0, [pc, #-516]	@ 8002708 <Powerstep01_SetRegisterToPredefinedValues+0x2a0>
 800290e:	f000 fd67 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 8002912:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_DEC,
 8002914:	461a      	mov	r2, r3
 8002916:	79fb      	ldrb	r3, [r7, #7]
 8002918:	210c      	movs	r1, #12
 800291a:	4618      	mov	r0, r3
 800291c:	f7fe fe46 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_T_FAST,
 8002920:	79fb      	ldrb	r3, [r7, #7]
 8002922:	2235      	movs	r2, #53	@ 0x35
 8002924:	210e      	movs	r1, #14
 8002926:	4618      	mov	r0, r3
 8002928:	f7fe fe40 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tmin_Time_to_RegVal(
 800292c:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8002930:	f000 fd92 	bl	8003458 <Powerstep01_Tmin_Time_to_RegVal>
 8002934:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TON_MIN,
 8002936:	461a      	mov	r2, r3
 8002938:	79fb      	ldrb	r3, [r7, #7]
 800293a:	210f      	movs	r1, #15
 800293c:	4618      	mov	r0, r3
 800293e:	f7fe fe35 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tmin_Time_to_RegVal(
 8002942:	eeb3 0a05 	vmov.f32	s0, #53	@ 0x41a80000  21.0
 8002946:	f000 fd87 	bl	8003458 <Powerstep01_Tmin_Time_to_RegVal>
 800294a:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TOFF_MIN,
 800294c:	461a      	mov	r2, r3
 800294e:	79fb      	ldrb	r3, [r7, #7]
 8002950:	2110      	movs	r1, #16
 8002952:	4618      	mov	r0, r3
 8002954:	f7fe fe2a 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_CONFIG,
 8002958:	79fb      	ldrb	r3, [r7, #7]
 800295a:	f243 2208 	movw	r2, #12808	@ 0x3208
 800295e:	211a      	movs	r1, #26
 8002960:	4618      	mov	r0, r3
 8002962:	f7fe fe23 	bl	80015ac <Powerstep01_CmdSetParam>
      break;     
 8002966:	e11f      	b.n	8002ba8 <Powerstep01_SetRegisterToPredefinedValues+0x740>
      cmVm = POWERSTEP01_CONF_PARAM_CM_VM_DEVICE_2;
 8002968:	2308      	movs	r3, #8
 800296a:	73fb      	strb	r3, [r7, #15]
        Powerstep01_AccDec_Steps_s2_to_RegVal(
 800296c:	ed1f 0a99 	vldr	s0, [pc, #-612]	@ 800270c <Powerstep01_SetRegisterToPredefinedValues+0x2a4>
 8002970:	f000 fb46 	bl	8003000 <Powerstep01_AccDec_Steps_s2_to_RegVal>
 8002974:	4603      	mov	r3, r0
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ACC,
 8002976:	461a      	mov	r2, r3
 8002978:	79fb      	ldrb	r3, [r7, #7]
 800297a:	2105      	movs	r1, #5
 800297c:	4618      	mov	r0, r3
 800297e:	f7fe fe15 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_AccDec_Steps_s2_to_RegVal(
 8002982:	ed1f 0a9e 	vldr	s0, [pc, #-632]	@ 800270c <Powerstep01_SetRegisterToPredefinedValues+0x2a4>
 8002986:	f000 fb3b 	bl	8003000 <Powerstep01_AccDec_Steps_s2_to_RegVal>
 800298a:	4603      	mov	r3, r0
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_DEC,
 800298c:	461a      	mov	r2, r3
 800298e:	79fb      	ldrb	r3, [r7, #7]
 8002990:	2106      	movs	r1, #6
 8002992:	4618      	mov	r0, r3
 8002994:	f7fe fe0a 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_MaxSpd_Steps_s_to_RegVal(
 8002998:	ed1f 0aa3 	vldr	s0, [pc, #-652]	@ 8002710 <Powerstep01_SetRegisterToPredefinedValues+0x2a8>
 800299c:	f000 fc6a 	bl	8003274 <Powerstep01_MaxSpd_Steps_s_to_RegVal>
 80029a0:	4603      	mov	r3, r0
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_MAX_SPEED,
 80029a2:	461a      	mov	r2, r3
 80029a4:	79fb      	ldrb	r3, [r7, #7]
 80029a6:	2107      	movs	r1, #7
 80029a8:	4618      	mov	r0, r3
 80029aa:	f7fe fdff 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_MinSpd_Steps_s_to_RegVal(
 80029ae:	ed1f 0aa7 	vldr	s0, [pc, #-668]	@ 8002714 <Powerstep01_SetRegisterToPredefinedValues+0x2ac>
 80029b2:	f000 fc91 	bl	80032d8 <Powerstep01_MinSpd_Steps_s_to_RegVal>
 80029b6:	4603      	mov	r3, r0
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_MIN_SPEED,
 80029b8:	461a      	mov	r2, r3
 80029ba:	79fb      	ldrb	r3, [r7, #7]
 80029bc:	2108      	movs	r1, #8
 80029be:	4618      	mov	r0, r3
 80029c0:	f7fe fdf4 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_FSSpd_Steps_s_to_RegVal(
 80029c4:	ed1f 0aac 	vldr	s0, [pc, #-688]	@ 8002718 <Powerstep01_SetRegisterToPredefinedValues+0x2b0>
 80029c8:	f000 fb80 	bl	80030cc <Powerstep01_FSSpd_Steps_s_to_RegVal>
 80029cc:	4603      	mov	r3, r0
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_FS_SPD,
 80029ce:	461a      	mov	r2, r3
 80029d0:	79fb      	ldrb	r3, [r7, #7]
 80029d2:	2115      	movs	r1, #21
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7fe fde9 	bl	80015ac <Powerstep01_CmdSetParam>
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_OCD_TH,
 80029da:	79fb      	ldrb	r3, [r7, #7]
 80029dc:	2208      	movs	r2, #8
 80029de:	2113      	movs	r1, #19
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7fe fde3 	bl	80015ac <Powerstep01_CmdSetParam>
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_STEP_MODE,
 80029e6:	79fb      	ldrb	r3, [r7, #7]
 80029e8:	220c      	movs	r2, #12
 80029ea:	2116      	movs	r1, #22
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7fe fddd 	bl	80015ac <Powerstep01_CmdSetParam>
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ALARM_EN,
 80029f2:	79fb      	ldrb	r3, [r7, #7]
 80029f4:	22ef      	movs	r2, #239	@ 0xef
 80029f6:	2117      	movs	r1, #23
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7fe fdd7 	bl	80015ac <Powerstep01_CmdSetParam>
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_GATECFG1,
 80029fe:	79fb      	ldrb	r3, [r7, #7]
 8002a00:	22c3      	movs	r2, #195	@ 0xc3
 8002a02:	2118      	movs	r1, #24
 8002a04:	4618      	mov	r0, r3
 8002a06:	f7fe fdd1 	bl	80015ac <Powerstep01_CmdSetParam>
      Powerstep01_CmdSetParam(deviceId, POWERSTEP01_GATECFG2,
 8002a0a:	79fb      	ldrb	r3, [r7, #7]
 8002a0c:	2240      	movs	r2, #64	@ 0x40
 8002a0e:	2119      	movs	r1, #25
 8002a10:	4618      	mov	r0, r3
 8002a12:	f7fe fdcb 	bl	80015ac <Powerstep01_CmdSetParam>
      if (cmVm == POWERSTEP01_CM_VM_VOLTAGE)
 8002a16:	7bfb      	ldrb	r3, [r7, #15]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d175      	bne.n	8002b08 <Powerstep01_SetRegisterToPredefinedValues+0x6a0>
          Powerstep01_IntSpd_Steps_s_to_RegVal(
 8002a1c:	ed1f 0ac1 	vldr	s0, [pc, #-772]	@ 800271c <Powerstep01_SetRegisterToPredefinedValues+0x2b4>
 8002a20:	f000 fb88 	bl	8003134 <Powerstep01_IntSpd_Steps_s_to_RegVal>
 8002a24:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_INT_SPD,
 8002a26:	461a      	mov	r2, r3
 8002a28:	79fb      	ldrb	r3, [r7, #7]
 8002a2a:	210d      	movs	r1, #13
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7fe fdbd 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_KTherm_Comp_to_RegVal(
 8002a32:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8002a36:	f000 fbaf 	bl	8003198 <Powerstep01_KTherm_Comp_to_RegVal>
 8002a3a:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_K_THERM,
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	79fb      	ldrb	r3, [r7, #7]
 8002a40:	2111      	movs	r1, #17
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7fe fdb2 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_StallOcd_Th_to_RegVal(
 8002a48:	ed1f 0acb 	vldr	s0, [pc, #-812]	@ 8002720 <Powerstep01_SetRegisterToPredefinedValues+0x2b8>
 8002a4c:	f000 fc8c 	bl	8003368 <Powerstep01_StallOcd_Th_to_RegVal>
 8002a50:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_STALL_TH,
 8002a52:	461a      	mov	r2, r3
 8002a54:	79fb      	ldrb	r3, [r7, #7]
 8002a56:	2114      	movs	r1, #20
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7fe fda7 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Kval_Perc_to_RegVal(
 8002a5e:	ed1f 0acf 	vldr	s0, [pc, #-828]	@ 8002724 <Powerstep01_SetRegisterToPredefinedValues+0x2bc>
 8002a62:	f000 fbd5 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 8002a66:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_HOLD,
 8002a68:	461a      	mov	r2, r3
 8002a6a:	79fb      	ldrb	r3, [r7, #7]
 8002a6c:	2109      	movs	r1, #9
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f7fe fd9c 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Kval_Perc_to_RegVal(
 8002a74:	ed1f 0ad5 	vldr	s0, [pc, #-852]	@ 8002724 <Powerstep01_SetRegisterToPredefinedValues+0x2bc>
 8002a78:	f000 fbca 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 8002a7c:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_RUN,
 8002a7e:	461a      	mov	r2, r3
 8002a80:	79fb      	ldrb	r3, [r7, #7]
 8002a82:	210a      	movs	r1, #10
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7fe fd91 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Kval_Perc_to_RegVal(
 8002a8a:	ed1f 0ada 	vldr	s0, [pc, #-872]	@ 8002724 <Powerstep01_SetRegisterToPredefinedValues+0x2bc>
 8002a8e:	f000 fbbf 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 8002a92:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_ACC,
 8002a94:	461a      	mov	r2, r3
 8002a96:	79fb      	ldrb	r3, [r7, #7]
 8002a98:	210b      	movs	r1, #11
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7fe fd86 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Kval_Perc_to_RegVal(
 8002aa0:	ed1f 0ae0 	vldr	s0, [pc, #-896]	@ 8002724 <Powerstep01_SetRegisterToPredefinedValues+0x2bc>
 8002aa4:	f000 fbb4 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 8002aa8:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_DEC,
 8002aaa:	461a      	mov	r2, r3
 8002aac:	79fb      	ldrb	r3, [r7, #7]
 8002aae:	210c      	movs	r1, #12
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7fe fd7b 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_BEMFslope_Perc_to_RegVal(
 8002ab6:	ed9f 0a3e 	vldr	s0, [pc, #248]	@ 8002bb0 <Powerstep01_SetRegisterToPredefinedValues+0x748>
 8002aba:	f000 fad3 	bl	8003064 <Powerstep01_BEMFslope_Perc_to_RegVal>
 8002abe:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ST_SLP,
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	79fb      	ldrb	r3, [r7, #7]
 8002ac4:	210e      	movs	r1, #14
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f7fe fd70 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_BEMFslope_Perc_to_RegVal(
 8002acc:	ed9f 0a39 	vldr	s0, [pc, #228]	@ 8002bb4 <Powerstep01_SetRegisterToPredefinedValues+0x74c>
 8002ad0:	f000 fac8 	bl	8003064 <Powerstep01_BEMFslope_Perc_to_RegVal>
 8002ad4:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_FN_SLP_ACC,
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	79fb      	ldrb	r3, [r7, #7]
 8002ada:	210f      	movs	r1, #15
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fe fd65 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_BEMFslope_Perc_to_RegVal(
 8002ae2:	ed9f 0a34 	vldr	s0, [pc, #208]	@ 8002bb4 <Powerstep01_SetRegisterToPredefinedValues+0x74c>
 8002ae6:	f000 fabd 	bl	8003064 <Powerstep01_BEMFslope_Perc_to_RegVal>
 8002aea:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_FN_SLP_DEC,
 8002aec:	461a      	mov	r2, r3
 8002aee:	79fb      	ldrb	r3, [r7, #7]
 8002af0:	2110      	movs	r1, #16
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7fe fd5a 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_CONFIG,
 8002af8:	79fb      	ldrb	r3, [r7, #7]
 8002afa:	f642 6208 	movw	r2, #11784	@ 0x2e08
 8002afe:	211a      	movs	r1, #26
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7fe fd53 	bl	80015ac <Powerstep01_CmdSetParam>
      break;
 8002b06:	e04e      	b.n	8002ba6 <Powerstep01_SetRegisterToPredefinedValues+0x73e>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 8002b08:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8002bb8 <Powerstep01_SetRegisterToPredefinedValues+0x750>
 8002b0c:	f000 fc68 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 8002b10:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_HOLD,
 8002b12:	461a      	mov	r2, r3
 8002b14:	79fb      	ldrb	r3, [r7, #7]
 8002b16:	2109      	movs	r1, #9
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7fe fd47 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 8002b1e:	ed9f 0a26 	vldr	s0, [pc, #152]	@ 8002bb8 <Powerstep01_SetRegisterToPredefinedValues+0x750>
 8002b22:	f000 fc5d 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 8002b26:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_RUN,
 8002b28:	461a      	mov	r2, r3
 8002b2a:	79fb      	ldrb	r3, [r7, #7]
 8002b2c:	210a      	movs	r1, #10
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7fe fd3c 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 8002b34:	ed9f 0a20 	vldr	s0, [pc, #128]	@ 8002bb8 <Powerstep01_SetRegisterToPredefinedValues+0x750>
 8002b38:	f000 fc52 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 8002b3c:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_ACC,
 8002b3e:	461a      	mov	r2, r3
 8002b40:	79fb      	ldrb	r3, [r7, #7]
 8002b42:	210b      	movs	r1, #11
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7fe fd31 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 8002b4a:	ed9f 0a1b 	vldr	s0, [pc, #108]	@ 8002bb8 <Powerstep01_SetRegisterToPredefinedValues+0x750>
 8002b4e:	f000 fc47 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 8002b52:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_DEC,
 8002b54:	461a      	mov	r2, r3
 8002b56:	79fb      	ldrb	r3, [r7, #7]
 8002b58:	210c      	movs	r1, #12
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7fe fd26 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_T_FAST,
 8002b60:	79fb      	ldrb	r3, [r7, #7]
 8002b62:	2235      	movs	r2, #53	@ 0x35
 8002b64:	210e      	movs	r1, #14
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7fe fd20 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tmin_Time_to_RegVal(
 8002b6c:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8002b70:	f000 fc72 	bl	8003458 <Powerstep01_Tmin_Time_to_RegVal>
 8002b74:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TON_MIN,
 8002b76:	461a      	mov	r2, r3
 8002b78:	79fb      	ldrb	r3, [r7, #7]
 8002b7a:	210f      	movs	r1, #15
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fe fd15 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tmin_Time_to_RegVal(
 8002b82:	eeb3 0a05 	vmov.f32	s0, #53	@ 0x41a80000  21.0
 8002b86:	f000 fc67 	bl	8003458 <Powerstep01_Tmin_Time_to_RegVal>
 8002b8a:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TOFF_MIN,
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	79fb      	ldrb	r3, [r7, #7]
 8002b90:	2110      	movs	r1, #16
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7fe fd0a 	bl	80015ac <Powerstep01_CmdSetParam>
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_CONFIG,
 8002b98:	79fb      	ldrb	r3, [r7, #7]
 8002b9a:	f243 2208 	movw	r2, #12808	@ 0x3208
 8002b9e:	211a      	movs	r1, #26
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7fe fd03 	bl	80015ac <Powerstep01_CmdSetParam>
      break;
 8002ba6:	bf00      	nop
}
 8002ba8:	bf00      	nop
 8002baa:	3710      	adds	r7, #16
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	3d1c432d 	.word	0x3d1c432d
 8002bb4:	3d801f75 	.word	0x3d801f75
 8002bb8:	43a40f5c 	.word	0x43a40f5c

08002bbc <Powerstep01_SetDeviceParamsToGivenValues>:
 * parameters
 * @retval None
 **********************************************************/
void Powerstep01_SetDeviceParamsToGivenValues(uint8_t deviceId,
                                              powerstep01_Init_u_t *initPrm)
{
 8002bbc:	b590      	push	{r4, r7, lr}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	6039      	str	r1, [r7, #0]
 8002bc6:	71fb      	strb	r3, [r7, #7]
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ABS_POS, 0);
 8002bc8:	79fb      	ldrb	r3, [r7, #7]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	2101      	movs	r1, #1
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7fe fcec 	bl	80015ac <Powerstep01_CmdSetParam>
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_EL_POS, 0);
 8002bd4:	79fb      	ldrb	r3, [r7, #7]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	2102      	movs	r1, #2
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7fe fce6 	bl	80015ac <Powerstep01_CmdSetParam>
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_MARK, 0);
 8002be0:	79fb      	ldrb	r3, [r7, #7]
 8002be2:	2200      	movs	r2, #0
 8002be4:	2103      	movs	r1, #3
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7fe fce0 	bl	80015ac <Powerstep01_CmdSetParam>
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ACC,
    Powerstep01_AccDec_Steps_s2_to_RegVal(initPrm->cm.cp.acceleration));
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	edd3 7a01 	vldr	s15, [r3, #4]
 8002bf2:	eeb0 0a67 	vmov.f32	s0, s15
 8002bf6:	f000 fa03 	bl	8003000 <Powerstep01_AccDec_Steps_s2_to_RegVal>
 8002bfa:	4603      	mov	r3, r0
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ACC,
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	79fb      	ldrb	r3, [r7, #7]
 8002c00:	2105      	movs	r1, #5
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7fe fcd2 	bl	80015ac <Powerstep01_CmdSetParam>
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_DEC,
    Powerstep01_AccDec_Steps_s2_to_RegVal(initPrm->cm.cp.deceleration));
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c0e:	eeb0 0a67 	vmov.f32	s0, s15
 8002c12:	f000 f9f5 	bl	8003000 <Powerstep01_AccDec_Steps_s2_to_RegVal>
 8002c16:	4603      	mov	r3, r0
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_DEC,
 8002c18:	461a      	mov	r2, r3
 8002c1a:	79fb      	ldrb	r3, [r7, #7]
 8002c1c:	2106      	movs	r1, #6
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7fe fcc4 	bl	80015ac <Powerstep01_CmdSetParam>
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_MAX_SPEED,
    Powerstep01_MaxSpd_Steps_s_to_RegVal(initPrm->cm.cp.maxSpeed));
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	edd3 7a03 	vldr	s15, [r3, #12]
 8002c2a:	eeb0 0a67 	vmov.f32	s0, s15
 8002c2e:	f000 fb21 	bl	8003274 <Powerstep01_MaxSpd_Steps_s_to_RegVal>
 8002c32:	4603      	mov	r3, r0
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_MAX_SPEED,
 8002c34:	461a      	mov	r2, r3
 8002c36:	79fb      	ldrb	r3, [r7, #7]
 8002c38:	2107      	movs	r1, #7
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7fe fcb6 	bl	80015ac <Powerstep01_CmdSetParam>
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_MIN_SPEED,
    initPrm->cm.cp.lowSpeedOptimization|
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	8a9c      	ldrh	r4, [r3, #20]
    Powerstep01_MaxSpd_Steps_s_to_RegVal(initPrm->cm.cp.minSpeed));
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	edd3 7a04 	vldr	s15, [r3, #16]
 8002c4a:	eeb0 0a67 	vmov.f32	s0, s15
 8002c4e:	f000 fb11 	bl	8003274 <Powerstep01_MaxSpd_Steps_s_to_RegVal>
 8002c52:	4603      	mov	r3, r0
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_MIN_SPEED,
 8002c54:	4323      	orrs	r3, r4
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	461a      	mov	r2, r3
 8002c5a:	79fb      	ldrb	r3, [r7, #7]
 8002c5c:	2108      	movs	r1, #8
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7fe fca4 	bl	80015ac <Powerstep01_CmdSetParam>
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_FS_SPD,
    initPrm->cm.cp.boostMode|
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	8b9c      	ldrh	r4, [r3, #28]
    Powerstep01_FSSpd_Steps_s_to_RegVal(initPrm->cm.cp.fullStepSpeed));
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	edd3 7a06 	vldr	s15, [r3, #24]
 8002c6e:	eeb0 0a67 	vmov.f32	s0, s15
 8002c72:	f000 fa2b 	bl	80030cc <Powerstep01_FSSpd_Steps_s_to_RegVal>
 8002c76:	4603      	mov	r3, r0
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_FS_SPD,
 8002c78:	4323      	orrs	r3, r4
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	79fb      	ldrb	r3, [r7, #7]
 8002c80:	2115      	movs	r1, #21
 8002c82:	4618      	mov	r0, r3
 8002c84:	f7fe fc92 	bl	80015ac <Powerstep01_CmdSetParam>
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_OCD_TH,
    Powerstep01_StallOcd_Th_to_RegVal(initPrm->cm.cp.ocdThreshold));
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	edd3 7a08 	vldr	s15, [r3, #32]
 8002c8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002c92:	f000 fb69 	bl	8003368 <Powerstep01_StallOcd_Th_to_RegVal>
 8002c96:	4603      	mov	r3, r0
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_OCD_TH,
 8002c98:	461a      	mov	r2, r3
 8002c9a:	79fb      	ldrb	r3, [r7, #7]
 8002c9c:	2113      	movs	r1, #19
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7fe fc84 	bl	80015ac <Powerstep01_CmdSetParam>
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_STEP_MODE,
    (uint8_t)initPrm->cm.cp.syncClockSelection|
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
    (uint8_t)initPrm->cm.cp.cmVmSelection|
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	781b      	ldrb	r3, [r3, #0]
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_STEP_MODE,
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	b2da      	uxtb	r2, r3
    (uint8_t)(uint8_t)initPrm->cm.cp.stepMode);
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_STEP_MODE,
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	79fb      	ldrb	r3, [r7, #7]
 8002cc0:	2116      	movs	r1, #22
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7fe fc72 	bl	80015ac <Powerstep01_CmdSetParam>
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ALARM_EN,
    initPrm->cm.cp.alarmsSelection);
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ALARM_EN,
 8002cce:	461a      	mov	r2, r3
 8002cd0:	79fb      	ldrb	r3, [r7, #7]
 8002cd2:	2117      	movs	r1, #23
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7fe fc69 	bl	80015ac <Powerstep01_CmdSetParam>
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_GATECFG1,
    (uint16_t)initPrm->cm.cp.iGate|
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
    (uint16_t)initPrm->cm.cp.tcc|
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
    (uint16_t)initPrm->cm.cp.iGate|
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	461a      	mov	r2, r3
    (uint16_t)initPrm->cm.cp.tBoost|
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    (uint16_t)initPrm->cm.cp.tcc|
 8002cf0:	4313      	orrs	r3, r2
    (uint16_t)initPrm->cm.cp.wdEn);
 8002cf2:	683a      	ldr	r2, [r7, #0]
 8002cf4:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
    (uint16_t)initPrm->cm.cp.tBoost|
 8002cf6:	4313      	orrs	r3, r2
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_GATECFG1,
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	79fb      	ldrb	r3, [r7, #7]
 8002cfc:	2118      	movs	r1, #24
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7fe fc54 	bl	80015ac <Powerstep01_CmdSetParam>
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_GATECFG2,
    (uint16_t)initPrm->cm.cp.tBlank|
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
    (uint16_t)initPrm->cm.cp.tdt);  
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
  Powerstep01_CmdSetParam(deviceId, POWERSTEP01_GATECFG2,
 8002d10:	4313      	orrs	r3, r2
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	461a      	mov	r2, r3
 8002d16:	79fb      	ldrb	r3, [r7, #7]
 8002d18:	2119      	movs	r1, #25
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7fe fc46 	bl	80015ac <Powerstep01_CmdSetParam>
  if (initPrm->cm.cp.cmVmSelection == POWERSTEP01_CM_VM_VOLTAGE)
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	f040 80b6 	bne.w	8002e96 <Powerstep01_SetDeviceParamsToGivenValues+0x2da>
  {
    //Voltage mode
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_INT_SPD,
      Powerstep01_IntSpd_Steps_s_to_RegVal(
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8002d30:	eeb0 0a67 	vmov.f32	s0, s15
 8002d34:	f000 f9fe 	bl	8003134 <Powerstep01_IntSpd_Steps_s_to_RegVal>
 8002d38:	4603      	mov	r3, r0
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_INT_SPD,
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	79fb      	ldrb	r3, [r7, #7]
 8002d3e:	210d      	movs	r1, #13
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7fe fc33 	bl	80015ac <Powerstep01_CmdSetParam>
        initPrm->vm.intersectSpeed));
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_K_THERM,
      Powerstep01_KTherm_Comp_to_RegVal(
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002d4c:	eeb0 0a67 	vmov.f32	s0, s15
 8002d50:	f000 fa22 	bl	8003198 <Powerstep01_KTherm_Comp_to_RegVal>
 8002d54:	4603      	mov	r3, r0
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_K_THERM,
 8002d56:	461a      	mov	r2, r3
 8002d58:	79fb      	ldrb	r3, [r7, #7]
 8002d5a:	2111      	movs	r1, #17
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7fe fc25 	bl	80015ac <Powerstep01_CmdSetParam>
        initPrm->vm.thermalCompensationFactor)); 
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_STALL_TH,
      Powerstep01_StallOcd_Th_to_RegVal(
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8002d68:	eeb0 0a67 	vmov.f32	s0, s15
 8002d6c:	f000 fafc 	bl	8003368 <Powerstep01_StallOcd_Th_to_RegVal>
 8002d70:	4603      	mov	r3, r0
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_STALL_TH,
 8002d72:	461a      	mov	r2, r3
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	2114      	movs	r1, #20
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7fe fc17 	bl	80015ac <Powerstep01_CmdSetParam>
        initPrm->vm.stallThreshold));
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_HOLD,
      Powerstep01_Kval_Perc_to_RegVal(
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002d84:	eeb0 0a67 	vmov.f32	s0, s15
 8002d88:	f000 fa42 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 8002d8c:	4603      	mov	r3, r0
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_HOLD,
 8002d8e:	461a      	mov	r2, r3
 8002d90:	79fb      	ldrb	r3, [r7, #7]
 8002d92:	2109      	movs	r1, #9
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7fe fc09 	bl	80015ac <Powerstep01_CmdSetParam>
        initPrm->vm.kvalHold));
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_RUN,
      Powerstep01_Kval_Perc_to_RegVal(
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002da0:	eeb0 0a67 	vmov.f32	s0, s15
 8002da4:	f000 fa34 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 8002da8:	4603      	mov	r3, r0
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_RUN,
 8002daa:	461a      	mov	r2, r3
 8002dac:	79fb      	ldrb	r3, [r7, #7]
 8002dae:	210a      	movs	r1, #10
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7fe fbfb 	bl	80015ac <Powerstep01_CmdSetParam>
        initPrm->vm.kvalRun));
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_ACC,
      Powerstep01_Kval_Perc_to_RegVal(
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002dbc:	eeb0 0a67 	vmov.f32	s0, s15
 8002dc0:	f000 fa26 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 8002dc4:	4603      	mov	r3, r0
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_ACC,
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	79fb      	ldrb	r3, [r7, #7]
 8002dca:	210b      	movs	r1, #11
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7fe fbed 	bl	80015ac <Powerstep01_CmdSetParam>
        initPrm->vm.kvalAcc));
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_DEC,
      Powerstep01_Kval_Perc_to_RegVal(
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002dd8:	eeb0 0a67 	vmov.f32	s0, s15
 8002ddc:	f000 fa18 	bl	8003210 <Powerstep01_Kval_Perc_to_RegVal>
 8002de0:	4603      	mov	r3, r0
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_KVAL_DEC,
 8002de2:	461a      	mov	r2, r3
 8002de4:	79fb      	ldrb	r3, [r7, #7]
 8002de6:	210c      	movs	r1, #12
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7fe fbdf 	bl	80015ac <Powerstep01_CmdSetParam>
        initPrm->vm.kvalDec));
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ST_SLP,
      Powerstep01_BEMFslope_Perc_to_RegVal(
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002df4:	eeb0 0a67 	vmov.f32	s0, s15
 8002df8:	f000 f934 	bl	8003064 <Powerstep01_BEMFslope_Perc_to_RegVal>
 8002dfc:	4603      	mov	r3, r0
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_ST_SLP,
 8002dfe:	461a      	mov	r2, r3
 8002e00:	79fb      	ldrb	r3, [r7, #7]
 8002e02:	210e      	movs	r1, #14
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7fe fbd1 	bl	80015ac <Powerstep01_CmdSetParam>
        initPrm->vm.startSlope));
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_FN_SLP_ACC,
      Powerstep01_BEMFslope_Perc_to_RegVal(
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002e10:	eeb0 0a67 	vmov.f32	s0, s15
 8002e14:	f000 f926 	bl	8003064 <Powerstep01_BEMFslope_Perc_to_RegVal>
 8002e18:	4603      	mov	r3, r0
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_FN_SLP_ACC,
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	79fb      	ldrb	r3, [r7, #7]
 8002e1e:	210f      	movs	r1, #15
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7fe fbc3 	bl	80015ac <Powerstep01_CmdSetParam>
        initPrm->vm.accelerationFinalSlope));
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_FN_SLP_DEC,
      Powerstep01_BEMFslope_Perc_to_RegVal(
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 8002e2c:	eeb0 0a67 	vmov.f32	s0, s15
 8002e30:	f000 f918 	bl	8003064 <Powerstep01_BEMFslope_Perc_to_RegVal>
 8002e34:	4603      	mov	r3, r0
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_FN_SLP_DEC,
 8002e36:	461a      	mov	r2, r3
 8002e38:	79fb      	ldrb	r3, [r7, #7]
 8002e3a:	2110      	movs	r1, #16
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7fe fbb5 	bl	80015ac <Powerstep01_CmdSetParam>
        initPrm->vm.decelerationFinalSlope));
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_CONFIG,
      (uint16_t)initPrm->vm.oscClkSel| 
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
      (uint16_t)initPrm->vm.swMode | 
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
      (uint16_t)initPrm->vm.enVsComp| 
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	b2da      	uxtb	r2, r3
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	b2da      	uxtb	r2, r3
      (uint16_t)initPrm->vm.ocSd| 
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
      (uint16_t)initPrm->vm.enVsComp| 
 8002e62:	4313      	orrs	r3, r2
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	461a      	mov	r2, r3
      (uint16_t)initPrm->vm.uvloVal| 
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
      (uint16_t)initPrm->vm.ocSd| 
 8002e6e:	4313      	orrs	r3, r2
      (uint16_t)initPrm->vm.vccVal| 
 8002e70:	683a      	ldr	r2, [r7, #0]
 8002e72:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
      (uint16_t)initPrm->vm.uvloVal| 
 8002e76:	4313      	orrs	r3, r2
      (uint16_t)initPrm->vm.fPwmInt| 
 8002e78:	683a      	ldr	r2, [r7, #0]
 8002e7a:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
      (uint16_t)initPrm->vm.vccVal| 
 8002e7e:	4313      	orrs	r3, r2
      (uint16_t)initPrm->vm.fPwmDec);
 8002e80:	683a      	ldr	r2, [r7, #0]
 8002e82:	f8b2 2062 	ldrh.w	r2, [r2, #98]	@ 0x62
      (uint16_t)initPrm->vm.fPwmInt| 
 8002e86:	4313      	orrs	r3, r2
    Powerstep01_CmdSetParam(deviceId, POWERSTEP01_CONFIG,
 8002e88:	461a      	mov	r2, r3
 8002e8a:	79fb      	ldrb	r3, [r7, #7]
 8002e8c:	211a      	movs	r1, #26
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7fe fb8c 	bl	80015ac <Powerstep01_CmdSetParam>
          (uint16_t)initPrm->cm.uvloVal| 
          (uint16_t)initPrm->cm.vccVal|
          (uint16_t)initPrm->cm.tsw|
          (uint16_t)initPrm->cm.predEn);
  }
}
 8002e94:	e08a      	b.n	8002fac <Powerstep01_SetDeviceParamsToGivenValues+0x3f0>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002e9c:	eeb0 0a67 	vmov.f32	s0, s15
 8002ea0:	f000 fa9e 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 8002ea4:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_HOLD,
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	79fb      	ldrb	r3, [r7, #7]
 8002eaa:	2109      	movs	r1, #9
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7fe fb7d 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8002eb8:	eeb0 0a67 	vmov.f32	s0, s15
 8002ebc:	f000 fa90 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 8002ec0:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_RUN,
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	79fb      	ldrb	r3, [r7, #7]
 8002ec6:	210a      	movs	r1, #10
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7fe fb6f 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002ed4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ed8:	f000 fa82 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 8002edc:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_ACC,
 8002ede:	461a      	mov	r2, r3
 8002ee0:	79fb      	ldrb	r3, [r7, #7]
 8002ee2:	210b      	movs	r1, #11
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7fe fb61 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tval_RefVoltage_to_RegVal(
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002ef0:	eeb0 0a67 	vmov.f32	s0, s15
 8002ef4:	f000 fa74 	bl	80033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>
 8002ef8:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TVAL_DEC,
 8002efa:	461a      	mov	r2, r3
 8002efc:	79fb      	ldrb	r3, [r7, #7]
 8002efe:	210c      	movs	r1, #12
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7fe fb53 	bl	80015ac <Powerstep01_CmdSetParam>
          (uint8_t)initPrm->cm.toffFast|
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
          (uint8_t)initPrm->cm.fastStep);
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_T_FAST,
 8002f12:	4313      	orrs	r3, r2
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	461a      	mov	r2, r3
 8002f18:	79fb      	ldrb	r3, [r7, #7]
 8002f1a:	210e      	movs	r1, #14
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7fe fb45 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tmin_Time_to_RegVal(
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002f28:	eeb0 0a67 	vmov.f32	s0, s15
 8002f2c:	f000 fa94 	bl	8003458 <Powerstep01_Tmin_Time_to_RegVal>
 8002f30:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TON_MIN,
 8002f32:	461a      	mov	r2, r3
 8002f34:	79fb      	ldrb	r3, [r7, #7]
 8002f36:	210f      	movs	r1, #15
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7fe fb37 	bl	80015ac <Powerstep01_CmdSetParam>
          Powerstep01_Tmin_Time_to_RegVal(
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8002f44:	eeb0 0a67 	vmov.f32	s0, s15
 8002f48:	f000 fa86 	bl	8003458 <Powerstep01_Tmin_Time_to_RegVal>
 8002f4c:	4603      	mov	r3, r0
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_TOFF_MIN,
 8002f4e:	461a      	mov	r2, r3
 8002f50:	79fb      	ldrb	r3, [r7, #7]
 8002f52:	2110      	movs	r1, #16
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7fe fb29 	bl	80015ac <Powerstep01_CmdSetParam>
          (uint16_t)initPrm->cm.oscClkSel| 
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	f893 204c 	ldrb.w	r2, [r3, #76]	@ 0x4c
          (uint16_t)initPrm->cm.swMode| 
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
          (uint16_t)initPrm->cm.tqReg| 
 8002f66:	4313      	orrs	r3, r2
 8002f68:	b2da      	uxtb	r2, r3
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8002f70:	4313      	orrs	r3, r2
 8002f72:	b2da      	uxtb	r2, r3
          (uint16_t)initPrm->cm.ocSd| 
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
          (uint16_t)initPrm->cm.tqReg| 
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	461a      	mov	r2, r3
          (uint16_t)initPrm->cm.uvloVal| 
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
          (uint16_t)initPrm->cm.ocSd| 
 8002f86:	4313      	orrs	r3, r2
          (uint16_t)initPrm->cm.vccVal|
 8002f88:	683a      	ldr	r2, [r7, #0]
 8002f8a:	f8b2 2054 	ldrh.w	r2, [r2, #84]	@ 0x54
          (uint16_t)initPrm->cm.uvloVal| 
 8002f8e:	4313      	orrs	r3, r2
          (uint16_t)initPrm->cm.tsw|
 8002f90:	683a      	ldr	r2, [r7, #0]
 8002f92:	f8b2 2056 	ldrh.w	r2, [r2, #86]	@ 0x56
          (uint16_t)initPrm->cm.vccVal|
 8002f96:	4313      	orrs	r3, r2
          (uint16_t)initPrm->cm.predEn);
 8002f98:	683a      	ldr	r2, [r7, #0]
 8002f9a:	f8b2 2058 	ldrh.w	r2, [r2, #88]	@ 0x58
          (uint16_t)initPrm->cm.tsw|
 8002f9e:	4313      	orrs	r3, r2
        Powerstep01_CmdSetParam(deviceId, POWERSTEP01_CONFIG,
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	79fb      	ldrb	r3, [r7, #7]
 8002fa4:	211a      	movs	r1, #26
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7fe fb00 	bl	80015ac <Powerstep01_CmdSetParam>
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd90      	pop	{r4, r7, pc}

08002fb4 <Powerstep01_WriteBytes>:
 * @param[in] pByteToTransmit pointer to the byte to transmit
 * @param[in] pReceivedByte pointer to the received byte
 * @retval None
 *********************************************************/
void Powerstep01_WriteBytes(uint8_t *pByteToTransmit, uint8_t *pReceivedByte)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b082      	sub	sp, #8
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
  if (Powerstep01_Board_SpiWriteBytes(pByteToTransmit, pReceivedByte, numberOfDevices) != 0)
 8002fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8002ff4 <Powerstep01_WriteBytes+0x40>)
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	6839      	ldr	r1, [r7, #0]
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f000 fdb1 	bl	8003b30 <Powerstep01_Board_SpiWriteBytes>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d003      	beq.n	8002fdc <Powerstep01_WriteBytes+0x28>
  {
    Powerstep01_ErrorHandler(POWERSTEP01_ERROR_1);
 8002fd4:	f24b 0001 	movw	r0, #45057	@ 0xb001
 8002fd8:	f7ff f952 	bl	8002280 <Powerstep01_ErrorHandler>
  }
  
  if (isrFlag)
 8002fdc:	4b06      	ldr	r3, [pc, #24]	@ (8002ff8 <Powerstep01_WriteBytes+0x44>)
 8002fde:	781b      	ldrb	r3, [r3, #0]
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d002      	beq.n	8002fec <Powerstep01_WriteBytes+0x38>
  {
    spiPreemtionByIsr = TRUE;
 8002fe6:	4b05      	ldr	r3, [pc, #20]	@ (8002ffc <Powerstep01_WriteBytes+0x48>)
 8002fe8:	2201      	movs	r2, #1
 8002fea:	701a      	strb	r2, [r3, #0]
  }
}                     
 8002fec:	bf00      	nop
 8002fee:	3708      	adds	r7, #8
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	20000470 	.word	0x20000470
 8002ff8:	2000048d 	.word	0x2000048d
 8002ffc:	2000048c 	.word	0x2000048c

08003000 <Powerstep01_AccDec_Steps_s2_to_RegVal>:
 * @param[in] steps_s2 the acceleration or deceleration as
 * steps/s^2, range 14.55 to 59590 steps/s^2
 * @retval The acceleration or deceleration as steps/tick^2
 **********************************************************/
inline uint16_t Powerstep01_AccDec_Steps_s2_to_RegVal(float steps_s2)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	ed87 0a01 	vstr	s0, [r7, #4]
  return ((uint16_t)(((float)(steps_s2)*0.068719476736f)+0.5f));
 800300a:	edd7 7a01 	vldr	s15, [r7, #4]
 800300e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8003034 <Powerstep01_AccDec_Steps_s2_to_RegVal+0x34>
 8003012:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003016:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800301a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800301e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003022:	ee17 3a90 	vmov	r3, s15
 8003026:	b29b      	uxth	r3, r3
}
 8003028:	4618      	mov	r0, r3
 800302a:	370c      	adds	r7, #12
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	3d8cbccc 	.word	0x3d8cbccc

08003038 <Powerstep01_AccDec_RegVal_to_Steps_s2>:
 * @brief Convert the ACC or DEC register value into step/s^2
 * @param[in] regVal The ACC or DEC register value
 * @retval The speed as steps/s
 **********************************************************/
inline float Powerstep01_AccDec_RegVal_to_Steps_s2(uint32_t regVal)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  return (((float)(regVal))*14.5519152283f);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	ee07 3a90 	vmov	s15, r3
 8003046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800304a:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8003060 <Powerstep01_AccDec_RegVal_to_Steps_s2+0x28>
 800304e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8003052:	eeb0 0a67 	vmov.f32	s0, s15
 8003056:	370c      	adds	r7, #12
 8003058:	46bd      	mov	sp, r7
 800305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305e:	4770      	bx	lr
 8003060:	4168d4a5 	.word	0x4168d4a5

08003064 <Powerstep01_BEMFslope_Perc_to_RegVal>:
 * @param[in] percentage BEMF compensation slope percentage,
 * range 0 to 0.4% (0.004) s/step
 * @retval value for ST_SLP, FN_SLP_ACC or FN_SLP_DEC register
 **********************************************************/
inline uint8_t Powerstep01_BEMFslope_Perc_to_RegVal(float percentage)
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	ed87 0a01 	vstr	s0, [r7, #4]
  return ((uint8_t)(((float)(percentage)*637.5f)+0.5f));
 800306e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003072:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800309c <Powerstep01_BEMFslope_Perc_to_RegVal+0x38>
 8003076:	ee67 7a87 	vmul.f32	s15, s15, s14
 800307a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800307e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003082:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003086:	edc7 7a00 	vstr	s15, [r7]
 800308a:	783b      	ldrb	r3, [r7, #0]
 800308c:	b2db      	uxtb	r3, r3
}
 800308e:	4618      	mov	r0, r3
 8003090:	370c      	adds	r7, #12
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	441f6000 	.word	0x441f6000

080030a0 <Powerstep01_BEMFslope_RegVal_to_Perc>:
 * @param[in] regVal The ST_SLP, FN_SLP_ACC or FN_SLP_DEC
 * register value
 * @retval BEMF compensation slope percentage
 **********************************************************/
inline float Powerstep01_BEMFslope_RegVal_to_Perc(uint32_t regVal)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  return (((float)(regVal))*0.00156862745098f);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	ee07 3a90 	vmov	s15, r3
 80030ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030b2:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80030c8 <Powerstep01_BEMFslope_RegVal_to_Perc+0x28>
 80030b6:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80030ba:	eeb0 0a67 	vmov.f32	s0, s15
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr
 80030c8:	3acd9a67 	.word	0x3acd9a67

080030cc <Powerstep01_FSSpd_Steps_s_to_RegVal>:
 * register value
 * @param[in] steps_s the speed as steps/s, range 15.25 to 15610 steps/s
 * @retval The speed as steps/tick
 **********************************************************/
inline uint16_t Powerstep01_FSSpd_Steps_s_to_RegVal(float steps_s)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	ed87 0a01 	vstr	s0, [r7, #4]
  return ((uint16_t)((float)(steps_s)*0.065536f));
 80030d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80030da:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 80030f8 <Powerstep01_FSSpd_Steps_s_to_RegVal+0x2c>
 80030de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80030e6:	ee17 3a90 	vmov	r3, s15
 80030ea:	b29b      	uxth	r3, r3
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr
 80030f8:	3d8637bd 	.word	0x3d8637bd

080030fc <Powerstep01_FSSpd_RegVal_to_Steps_s>:
 * @brief Convert the FS_SPD register value into step/s
 * @param[in] regVal The FS_SPD register value
 * @retval The full Step speed as steps/s
 **********************************************************/
inline float Powerstep01_FSSpd_RegVal_to_Steps_s(uint32_t regVal)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  return (((float)regVal+0.999f)*15.258789f);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	ee07 3a90 	vmov	s15, r3
 800310a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800310e:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800312c <Powerstep01_FSSpd_RegVal_to_Steps_s+0x30>
 8003112:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003116:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8003130 <Powerstep01_FSSpd_RegVal_to_Steps_s+0x34>
 800311a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800311e:	eeb0 0a67 	vmov.f32	s0, s15
 8003122:	370c      	adds	r7, #12
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr
 800312c:	3f7fbe77 	.word	0x3f7fbe77
 8003130:	41742400 	.word	0x41742400

08003134 <Powerstep01_IntSpd_Steps_s_to_RegVal>:
 * register value
 * @param[in] steps_s the speed as steps/s, range 0 to 976.5 steps/s
 * @retval The intersect speed as steps/tick
 **********************************************************/
inline uint16_t Powerstep01_IntSpd_Steps_s_to_RegVal(float steps_s)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	ed87 0a01 	vstr	s0, [r7, #4]
  return ((uint16_t)(((float)(steps_s)*16.777216f)+0.5f));
 800313e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003142:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8003168 <Powerstep01_IntSpd_Steps_s_to_RegVal+0x34>
 8003146:	ee67 7a87 	vmul.f32	s15, s15, s14
 800314a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800314e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003152:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003156:	ee17 3a90 	vmov	r3, s15
 800315a:	b29b      	uxth	r3, r3
}
 800315c:	4618      	mov	r0, r3
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr
 8003168:	418637bd 	.word	0x418637bd

0800316c <Powerstep01_IntSpd_RegVal_to_Steps_s>:
 * @brief Convert the INT_SPEED register value into step/s
 * @param[in] regVal The INT_SPEED register value
 * @retval The speed as steps/s
 **********************************************************/
inline float Powerstep01_IntSpd_RegVal_to_Steps_s(uint32_t regVal)
{
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
  return (((float)(regVal))*0.0596045f);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	ee07 3a90 	vmov	s15, r3
 800317a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800317e:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8003194 <Powerstep01_IntSpd_RegVal_to_Steps_s+0x28>
 8003182:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8003186:	eeb0 0a67 	vmov.f32	s0, s15
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	3d7423d9 	.word	0x3d7423d9

08003198 <Powerstep01_KTherm_Comp_to_RegVal>:
 * @param[in] compFactor the float formatted thermal 
 * compensation factor, range 1 to 1.46875
 * @retval value for K_THERM register
 **********************************************************/
inline uint8_t Powerstep01_KTherm_Comp_to_RegVal(float compFactor)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	ed87 0a01 	vstr	s0, [r7, #4]
  return ((uint8_t)((((float)(compFactor)-1.0f)*32.0f)+0.5f));
 80031a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80031a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80031aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80031ae:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80031d8 <Powerstep01_KTherm_Comp_to_RegVal+0x40>
 80031b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031b6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80031ba:	ee77 7a87 	vadd.f32	s15, s15, s14
 80031be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80031c2:	edc7 7a00 	vstr	s15, [r7]
 80031c6:	783b      	ldrb	r3, [r7, #0]
 80031c8:	b2db      	uxtb	r3, r3
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	370c      	adds	r7, #12
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	42000000 	.word	0x42000000

080031dc <Powerstep01_KTherm_RegVal_to_Comp>:
 * formatted thermal compensation factor
 * @param[in] regVal The K_THERM register value
 * @retval The float formatted thermal compensation factor
 **********************************************************/
inline float Powerstep01_KTherm_RegVal_to_Comp(uint32_t regVal)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  return (((float)(regVal))*0.03125f+1);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	ee07 3a90 	vmov	s15, r3
 80031ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031ee:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800320c <Powerstep01_KTherm_RegVal_to_Comp+0x30>
 80031f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80031fa:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80031fe:	eeb0 0a67 	vmov.f32	s0, s15
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr
 800320c:	3d000000 	.word	0x3d000000

08003210 <Powerstep01_Kval_Perc_to_RegVal>:
 * @retval value for KVAL_RUN, KVAL_HOLD, KVAL_ACC or
 * KVAL_DEC register
 * @note The voltage applied is sinusoidal
 **********************************************************/
inline uint8_t Powerstep01_Kval_Perc_to_RegVal(float percentage)
{
 8003210:	b480      	push	{r7}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	ed87 0a01 	vstr	s0, [r7, #4]
  return ((uint8_t)(((float)(percentage)*2.56f)+0.5f));
 800321a:	edd7 7a01 	vldr	s15, [r7, #4]
 800321e:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8003248 <Powerstep01_Kval_Perc_to_RegVal+0x38>
 8003222:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003226:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800322a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800322e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003232:	edc7 7a00 	vstr	s15, [r7]
 8003236:	783b      	ldrb	r3, [r7, #0]
 8003238:	b2db      	uxtb	r3, r3
}
 800323a:	4618      	mov	r0, r3
 800323c:	370c      	adds	r7, #12
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	4023d70a 	.word	0x4023d70a

0800324c <Powerstep01_Kval_RegVal_to_Perc>:
 * @retval percentage of the power supply voltage applied to
 * the motor windings
 * @note The voltage applied is sinusoidal
 **********************************************************/
inline float Powerstep01_Kval_RegVal_to_Perc(uint32_t regVal)
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  return (((float)(regVal))*0.390625f);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	ee07 3a90 	vmov	s15, r3
 800325a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800325e:	eeb5 7a09 	vmov.f32	s14, #89	@ 0x3ec80000  0.3906250
 8003262:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8003266:	eeb0 0a67 	vmov.f32	s0, s15
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <Powerstep01_MaxSpd_Steps_s_to_RegVal>:
 * register value
 * @param[in] steps_s the speed as steps/s, range 15.25 to 15610 steps/s
 * @retval The speed as steps/tick
 **********************************************************/
inline uint16_t Powerstep01_MaxSpd_Steps_s_to_RegVal(float steps_s)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	ed87 0a01 	vstr	s0, [r7, #4]
  return ((uint16_t)(((float)(steps_s)*0.065536f)+0.5f));
 800327e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003282:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80032a8 <Powerstep01_MaxSpd_Steps_s_to_RegVal+0x34>
 8003286:	ee67 7a87 	vmul.f32	s15, s15, s14
 800328a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800328e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003292:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003296:	ee17 3a90 	vmov	r3, s15
 800329a:	b29b      	uxth	r3, r3
}
 800329c:	4618      	mov	r0, r3
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr
 80032a8:	3d8637bd 	.word	0x3d8637bd

080032ac <Powerstep01_MaxSpd_RegVal_to_Steps_s>:
 * @brief Convert the MAX_SPEED register value into step/s
 * @param[in] regVal The MAX_SPEED register value
 * @retval The speed as steps/s
 **********************************************************/
inline float Powerstep01_MaxSpd_RegVal_to_Steps_s(uint32_t regVal)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  return (((float)(regVal))*15.258789f);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	ee07 3a90 	vmov	s15, r3
 80032ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032be:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80032d4 <Powerstep01_MaxSpd_RegVal_to_Steps_s+0x28>
 80032c2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80032c6:	eeb0 0a67 	vmov.f32	s0, s15
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr
 80032d4:	41742400 	.word	0x41742400

080032d8 <Powerstep01_MinSpd_Steps_s_to_RegVal>:
 * register value
 * @param[in] steps_s the speed as steps/s, range 0 to 976.3 steps/s
 * @retval The speed as steps/tick
 **********************************************************/
inline uint16_t Powerstep01_MinSpd_Steps_s_to_RegVal(float steps_s)
{
 80032d8:	b480      	push	{r7}
 80032da:	b083      	sub	sp, #12
 80032dc:	af00      	add	r7, sp, #0
 80032de:	ed87 0a01 	vstr	s0, [r7, #4]
  return ((uint16_t)(((float)(steps_s)*4.194304f)+0.5f));
 80032e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80032e6:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800330c <Powerstep01_MinSpd_Steps_s_to_RegVal+0x34>
 80032ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80032ee:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80032f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80032f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80032fa:	ee17 3a90 	vmov	r3, s15
 80032fe:	b29b      	uxth	r3, r3
}
 8003300:	4618      	mov	r0, r3
 8003302:	370c      	adds	r7, #12
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr
 800330c:	408637bd 	.word	0x408637bd

08003310 <Powerstep01_MinSpd_RegVal_to_Steps_s>:
 * @brief Convert the MIN_SPEED register value into step/s
 * @param[in] regVal The MIN_SPEED register value
 * @retval The speed as steps/s
 **********************************************************/
inline float Powerstep01_MinSpd_RegVal_to_Steps_s(uint32_t regVal)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  return (((float)(regVal))*0.238418579f);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	ee07 3a90 	vmov	s15, r3
 800331e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003322:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8003338 <Powerstep01_MinSpd_RegVal_to_Steps_s+0x28>
 8003326:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800332a:	eeb0 0a67 	vmov.f32	s0, s15
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr
 8003338:	3e742400 	.word	0x3e742400

0800333c <Powerstep01_Speed_RegVal_to_Steps_s>:
 * @brief Convert the SPEED register value into step/s
 * @param[in] regVal The SPEED register value
 * @retval The speed as steps/s
 **********************************************************/
inline float Powerstep01_Speed_RegVal_to_Steps_s(uint32_t regVal)
{
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  return (((float)(regVal))*0.01490116119f);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	ee07 3a90 	vmov	s15, r3
 800334a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800334e:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8003364 <Powerstep01_Speed_RegVal_to_Steps_s+0x28>
 8003352:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8003356:	eeb0 0a67 	vmov.f32	s0, s15
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr
 8003364:	3c742400 	.word	0x3c742400

08003368 <Powerstep01_StallOcd_Th_to_RegVal>:
 * values for STALL_TH or OCD_TH register
 * @param[in] mV voltage in mV, range 31.25mV to 1000mV
 * @retval value for STALL_TH or OCD_TH register
 **********************************************************/
inline uint8_t Powerstep01_StallOcd_Th_to_RegVal(float mV)
{
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	ed87 0a01 	vstr	s0, [r7, #4]
  return ((uint8_t)((((float)(mV)-31.25f)*0.032f)+0.5f));
 8003372:	edd7 7a01 	vldr	s15, [r7, #4]
 8003376:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80033a8 <Powerstep01_StallOcd_Th_to_RegVal+0x40>
 800337a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800337e:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80033ac <Powerstep01_StallOcd_Th_to_RegVal+0x44>
 8003382:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003386:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800338a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800338e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003392:	edc7 7a00 	vstr	s15, [r7]
 8003396:	783b      	ldrb	r3, [r7, #0]
 8003398:	b2db      	uxtb	r3, r3
}
 800339a:	4618      	mov	r0, r3
 800339c:	370c      	adds	r7, #12
 800339e:	46bd      	mov	sp, r7
 80033a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a4:	4770      	bx	lr
 80033a6:	bf00      	nop
 80033a8:	41fa0000 	.word	0x41fa0000
 80033ac:	3d03126f 	.word	0x3d03126f

080033b0 <Powerstep01_StallOcd_RegVal_to_Th>:
 * to mV
 * @param[in] regVal The STALL_TH or OCD_TH register value
 * @retval voltage in mV
 **********************************************************/
inline float Powerstep01_StallOcd_RegVal_to_Th(uint32_t regVal)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  return (((float)(regVal+1))*31.25f);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	3301      	adds	r3, #1
 80033bc:	ee07 3a90 	vmov	s15, r3
 80033c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033c4:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 80033dc <Powerstep01_StallOcd_RegVal_to_Th+0x2c>
 80033c8:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80033cc:	eeb0 0a67 	vmov.f32	s0, s15
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	41fa0000 	.word	0x41fa0000

080033e0 <Powerstep01_Tval_RefVoltage_to_RegVal>:
 * TVAL_DEC register
 * @note The voltage corresponds to a peak output current
 * accross the external sense power resistor
 **********************************************************/
inline uint8_t Powerstep01_Tval_RefVoltage_to_RegVal(float voltage_mV)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	ed87 0a01 	vstr	s0, [r7, #4]
  return ((uint8_t)((((float)(voltage_mV)-7.8125f)*0.128f)+0.5f));
 80033ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80033ee:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8003420 <Powerstep01_Tval_RefVoltage_to_RegVal+0x40>
 80033f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80033f6:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8003424 <Powerstep01_Tval_RefVoltage_to_RegVal+0x44>
 80033fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033fe:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003402:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003406:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800340a:	edc7 7a00 	vstr	s15, [r7]
 800340e:	783b      	ldrb	r3, [r7, #0]
 8003410:	b2db      	uxtb	r3, r3
}
 8003412:	4618      	mov	r0, r3
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	40fa0000 	.word	0x40fa0000
 8003424:	3e03126f 	.word	0x3e03126f

08003428 <Powerstep01_Tval_RegVal_to_RefVoltage>:
 * @retval voltage in mV
 * @note The voltage corresponds to a peak output current
 * accross the external sense power resistor
 **********************************************************/
inline float Powerstep01_Tval_RegVal_to_RefVoltage(uint32_t regVal)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  return (((float)(regVal+1))*7.8125f);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	3301      	adds	r3, #1
 8003434:	ee07 3a90 	vmov	s15, r3
 8003438:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800343c:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8003454 <Powerstep01_Tval_RegVal_to_RefVoltage+0x2c>
 8003440:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8003444:	eeb0 0a67 	vmov.f32	s0, s15
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr
 8003452:	bf00      	nop
 8003454:	40fa0000 	.word	0x40fa0000

08003458 <Powerstep01_Tmin_Time_to_RegVal>:
 * @brief Convert time in us to values for TON_MIN register
 * @param[in] tmin_us time in us, range 0.5us to 64us
 * @retval value for TON_MIN register
 **********************************************************/
inline uint8_t Powerstep01_Tmin_Time_to_RegVal(float tmin_us)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	ed87 0a01 	vstr	s0, [r7, #4]
  return ((uint8_t)((((float)(tmin_us)-0.5f)*2.0f)+0.5f));
 8003462:	edd7 7a01 	vldr	s15, [r7, #4]
 8003466:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800346a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800346e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003472:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003476:	ee77 7a87 	vadd.f32	s15, s15, s14
 800347a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800347e:	edc7 7a00 	vstr	s15, [r7]
 8003482:	783b      	ldrb	r3, [r7, #0]
 8003484:	b2db      	uxtb	r3, r3
}
 8003486:	4618      	mov	r0, r3
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr

08003492 <Powerstep01_Tmin_RegVal_to_Time>:
 * @brief Convert values for TON_MIN or TOFF_MIN register to time in us
 * @param[in] regVal The TON_MIN or TOFF_MIN register value
 * @retval time in us
 **********************************************************/
inline float Powerstep01_Tmin_RegVal_to_Time(uint32_t regVal)
{
 8003492:	b480      	push	{r7}
 8003494:	b083      	sub	sp, #12
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
  return (((float)(regVal+1))*0.5f);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	3301      	adds	r3, #1
 800349e:	ee07 3a90 	vmov	s15, r3
 80034a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034a6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80034aa:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80034ae:	eeb0 0a67 	vmov.f32	s0, s15
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034c2:	2300      	movs	r3, #0
 80034c4:	607b      	str	r3, [r7, #4]
 80034c6:	4b10      	ldr	r3, [pc, #64]	@ (8003508 <HAL_MspInit+0x4c>)
 80034c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ca:	4a0f      	ldr	r2, [pc, #60]	@ (8003508 <HAL_MspInit+0x4c>)
 80034cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80034d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003508 <HAL_MspInit+0x4c>)
 80034d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034da:	607b      	str	r3, [r7, #4]
 80034dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80034de:	2300      	movs	r3, #0
 80034e0:	603b      	str	r3, [r7, #0]
 80034e2:	4b09      	ldr	r3, [pc, #36]	@ (8003508 <HAL_MspInit+0x4c>)
 80034e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e6:	4a08      	ldr	r2, [pc, #32]	@ (8003508 <HAL_MspInit+0x4c>)
 80034e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80034ee:	4b06      	ldr	r3, [pc, #24]	@ (8003508 <HAL_MspInit+0x4c>)
 80034f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034f6:	603b      	str	r3, [r7, #0]
 80034f8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80034fa:	2007      	movs	r0, #7
 80034fc:	f000 ff6c 	bl	80043d8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003500:	bf00      	nop
 8003502:	3708      	adds	r7, #8
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	40023800 	.word	0x40023800

0800350c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b08a      	sub	sp, #40	@ 0x28
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003514:	f107 0314 	add.w	r3, r7, #20
 8003518:	2200      	movs	r2, #0
 800351a:	601a      	str	r2, [r3, #0]
 800351c:	605a      	str	r2, [r3, #4]
 800351e:	609a      	str	r2, [r3, #8]
 8003520:	60da      	str	r2, [r3, #12]
 8003522:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a19      	ldr	r2, [pc, #100]	@ (8003590 <HAL_SPI_MspInit+0x84>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d12b      	bne.n	8003586 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800352e:	2300      	movs	r3, #0
 8003530:	613b      	str	r3, [r7, #16]
 8003532:	4b18      	ldr	r3, [pc, #96]	@ (8003594 <HAL_SPI_MspInit+0x88>)
 8003534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003536:	4a17      	ldr	r2, [pc, #92]	@ (8003594 <HAL_SPI_MspInit+0x88>)
 8003538:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800353c:	6453      	str	r3, [r2, #68]	@ 0x44
 800353e:	4b15      	ldr	r3, [pc, #84]	@ (8003594 <HAL_SPI_MspInit+0x88>)
 8003540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003542:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003546:	613b      	str	r3, [r7, #16]
 8003548:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800354a:	2300      	movs	r3, #0
 800354c:	60fb      	str	r3, [r7, #12]
 800354e:	4b11      	ldr	r3, [pc, #68]	@ (8003594 <HAL_SPI_MspInit+0x88>)
 8003550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003552:	4a10      	ldr	r2, [pc, #64]	@ (8003594 <HAL_SPI_MspInit+0x88>)
 8003554:	f043 0301 	orr.w	r3, r3, #1
 8003558:	6313      	str	r3, [r2, #48]	@ 0x30
 800355a:	4b0e      	ldr	r3, [pc, #56]	@ (8003594 <HAL_SPI_MspInit+0x88>)
 800355c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	60fb      	str	r3, [r7, #12]
 8003564:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003566:	23e0      	movs	r3, #224	@ 0xe0
 8003568:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800356a:	2302      	movs	r3, #2
 800356c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800356e:	2300      	movs	r3, #0
 8003570:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003572:	2303      	movs	r3, #3
 8003574:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003576:	2305      	movs	r3, #5
 8003578:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800357a:	f107 0314 	add.w	r3, r7, #20
 800357e:	4619      	mov	r1, r3
 8003580:	4805      	ldr	r0, [pc, #20]	@ (8003598 <HAL_SPI_MspInit+0x8c>)
 8003582:	f000 fffd 	bl	8004580 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003586:	bf00      	nop
 8003588:	3728      	adds	r7, #40	@ 0x28
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	40013000 	.word	0x40013000
 8003594:	40023800 	.word	0x40023800
 8003598:	40020000 	.word	0x40020000

0800359c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a0e      	ldr	r2, [pc, #56]	@ (80035e4 <HAL_TIM_PWM_MspInit+0x48>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d115      	bne.n	80035da <HAL_TIM_PWM_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80035ae:	2300      	movs	r3, #0
 80035b0:	60fb      	str	r3, [r7, #12]
 80035b2:	4b0d      	ldr	r3, [pc, #52]	@ (80035e8 <HAL_TIM_PWM_MspInit+0x4c>)
 80035b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b6:	4a0c      	ldr	r2, [pc, #48]	@ (80035e8 <HAL_TIM_PWM_MspInit+0x4c>)
 80035b8:	f043 0302 	orr.w	r3, r3, #2
 80035bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80035be:	4b0a      	ldr	r3, [pc, #40]	@ (80035e8 <HAL_TIM_PWM_MspInit+0x4c>)
 80035c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c2:	f003 0302 	and.w	r3, r3, #2
 80035c6:	60fb      	str	r3, [r7, #12]
 80035c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80035ca:	2200      	movs	r2, #0
 80035cc:	2100      	movs	r1, #0
 80035ce:	201d      	movs	r0, #29
 80035d0:	f000 ff0d 	bl	80043ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80035d4:	201d      	movs	r0, #29
 80035d6:	f000 ff26 	bl	8004426 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80035da:	bf00      	nop
 80035dc:	3710      	adds	r7, #16
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	40000400 	.word	0x40000400
 80035e8:	40023800 	.word	0x40023800

080035ec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b088      	sub	sp, #32
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035f4:	f107 030c 	add.w	r3, r7, #12
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]
 80035fc:	605a      	str	r2, [r3, #4]
 80035fe:	609a      	str	r2, [r3, #8]
 8003600:	60da      	str	r2, [r3, #12]
 8003602:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a12      	ldr	r2, [pc, #72]	@ (8003654 <HAL_TIM_MspPostInit+0x68>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d11d      	bne.n	800364a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800360e:	2300      	movs	r3, #0
 8003610:	60bb      	str	r3, [r7, #8]
 8003612:	4b11      	ldr	r3, [pc, #68]	@ (8003658 <HAL_TIM_MspPostInit+0x6c>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003616:	4a10      	ldr	r2, [pc, #64]	@ (8003658 <HAL_TIM_MspPostInit+0x6c>)
 8003618:	f043 0304 	orr.w	r3, r3, #4
 800361c:	6313      	str	r3, [r2, #48]	@ 0x30
 800361e:	4b0e      	ldr	r3, [pc, #56]	@ (8003658 <HAL_TIM_MspPostInit+0x6c>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003622:	f003 0304 	and.w	r3, r3, #4
 8003626:	60bb      	str	r3, [r7, #8]
 8003628:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = STEP_CLOCK_Pin_Pin;
 800362a:	2380      	movs	r3, #128	@ 0x80
 800362c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800362e:	2302      	movs	r3, #2
 8003630:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003632:	2300      	movs	r3, #0
 8003634:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003636:	2300      	movs	r3, #0
 8003638:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800363a:	2302      	movs	r3, #2
 800363c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STEP_CLOCK_Pin_GPIO_Port, &GPIO_InitStruct);
 800363e:	f107 030c 	add.w	r3, r7, #12
 8003642:	4619      	mov	r1, r3
 8003644:	4805      	ldr	r0, [pc, #20]	@ (800365c <HAL_TIM_MspPostInit+0x70>)
 8003646:	f000 ff9b 	bl	8004580 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800364a:	bf00      	nop
 800364c:	3720      	adds	r7, #32
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	40000400 	.word	0x40000400
 8003658:	40023800 	.word	0x40023800
 800365c:	40020800 	.word	0x40020800

08003660 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b08a      	sub	sp, #40	@ 0x28
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003668:	f107 0314 	add.w	r3, r7, #20
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]
 8003670:	605a      	str	r2, [r3, #4]
 8003672:	609a      	str	r2, [r3, #8]
 8003674:	60da      	str	r2, [r3, #12]
 8003676:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a1d      	ldr	r2, [pc, #116]	@ (80036f4 <HAL_UART_MspInit+0x94>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d133      	bne.n	80036ea <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003682:	2300      	movs	r3, #0
 8003684:	613b      	str	r3, [r7, #16]
 8003686:	4b1c      	ldr	r3, [pc, #112]	@ (80036f8 <HAL_UART_MspInit+0x98>)
 8003688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368a:	4a1b      	ldr	r2, [pc, #108]	@ (80036f8 <HAL_UART_MspInit+0x98>)
 800368c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003690:	6413      	str	r3, [r2, #64]	@ 0x40
 8003692:	4b19      	ldr	r3, [pc, #100]	@ (80036f8 <HAL_UART_MspInit+0x98>)
 8003694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003696:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800369a:	613b      	str	r3, [r7, #16]
 800369c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800369e:	2300      	movs	r3, #0
 80036a0:	60fb      	str	r3, [r7, #12]
 80036a2:	4b15      	ldr	r3, [pc, #84]	@ (80036f8 <HAL_UART_MspInit+0x98>)
 80036a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a6:	4a14      	ldr	r2, [pc, #80]	@ (80036f8 <HAL_UART_MspInit+0x98>)
 80036a8:	f043 0301 	orr.w	r3, r3, #1
 80036ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80036ae:	4b12      	ldr	r3, [pc, #72]	@ (80036f8 <HAL_UART_MspInit+0x98>)
 80036b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	60fb      	str	r3, [r7, #12]
 80036b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80036ba:	230c      	movs	r3, #12
 80036bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036be:	2302      	movs	r3, #2
 80036c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c2:	2300      	movs	r3, #0
 80036c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036c6:	2303      	movs	r3, #3
 80036c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80036ca:	2307      	movs	r3, #7
 80036cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036ce:	f107 0314 	add.w	r3, r7, #20
 80036d2:	4619      	mov	r1, r3
 80036d4:	4809      	ldr	r0, [pc, #36]	@ (80036fc <HAL_UART_MspInit+0x9c>)
 80036d6:	f000 ff53 	bl	8004580 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80036da:	2200      	movs	r2, #0
 80036dc:	2100      	movs	r1, #0
 80036de:	2026      	movs	r0, #38	@ 0x26
 80036e0:	f000 fe85 	bl	80043ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80036e4:	2026      	movs	r0, #38	@ 0x26
 80036e6:	f000 fe9e 	bl	8004426 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80036ea:	bf00      	nop
 80036ec:	3728      	adds	r7, #40	@ 0x28
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	40004400 	.word	0x40004400
 80036f8:	40023800 	.word	0x40023800
 80036fc:	40020000 	.word	0x40020000

08003700 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003704:	bf00      	nop
 8003706:	e7fd      	b.n	8003704 <NMI_Handler+0x4>

08003708 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003708:	b480      	push	{r7}
 800370a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800370c:	bf00      	nop
 800370e:	e7fd      	b.n	800370c <HardFault_Handler+0x4>

08003710 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003710:	b480      	push	{r7}
 8003712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003714:	bf00      	nop
 8003716:	e7fd      	b.n	8003714 <MemManage_Handler+0x4>

08003718 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003718:	b480      	push	{r7}
 800371a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800371c:	bf00      	nop
 800371e:	e7fd      	b.n	800371c <BusFault_Handler+0x4>

08003720 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003724:	bf00      	nop
 8003726:	e7fd      	b.n	8003724 <UsageFault_Handler+0x4>

08003728 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003728:	b480      	push	{r7}
 800372a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800372c:	bf00      	nop
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr

08003736 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003736:	b480      	push	{r7}
 8003738:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800373a:	bf00      	nop
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003744:	b480      	push	{r7}
 8003746:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003748:	bf00      	nop
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr

08003752 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003752:	b580      	push	{r7, lr}
 8003754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003756:	f000 fd2b 	bl	80041b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800375a:	bf00      	nop
 800375c:	bd80      	pop	{r7, pc}

0800375e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800375e:	b580      	push	{r7, lr}
 8003760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUSY_Pin_Pin);
 8003762:	2020      	movs	r0, #32
 8003764:	f001 f8d2 	bl	800490c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003768:	bf00      	nop
 800376a:	bd80      	pop	{r7, pc}

0800376c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003770:	4802      	ldr	r0, [pc, #8]	@ (800377c <TIM3_IRQHandler+0x10>)
 8003772:	f002 fc09 	bl	8005f88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003776:	bf00      	nop
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	20000234 	.word	0x20000234

08003780 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003784:	4802      	ldr	r0, [pc, #8]	@ (8003790 <USART2_IRQHandler+0x10>)
 8003786:	f003 fb51 	bl	8006e2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800378a:	bf00      	nop
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	2000027c 	.word	0x2000027c

08003794 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FLAG_Pin_Pin);
 8003798:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800379c:	f001 f8b6 	bl	800490c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80037a0:	bf00      	nop
 80037a2:	bd80      	pop	{r7, pc}

080037a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b086      	sub	sp, #24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037ac:	4a14      	ldr	r2, [pc, #80]	@ (8003800 <_sbrk+0x5c>)
 80037ae:	4b15      	ldr	r3, [pc, #84]	@ (8003804 <_sbrk+0x60>)
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037b8:	4b13      	ldr	r3, [pc, #76]	@ (8003808 <_sbrk+0x64>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d102      	bne.n	80037c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037c0:	4b11      	ldr	r3, [pc, #68]	@ (8003808 <_sbrk+0x64>)
 80037c2:	4a12      	ldr	r2, [pc, #72]	@ (800380c <_sbrk+0x68>)
 80037c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037c6:	4b10      	ldr	r3, [pc, #64]	@ (8003808 <_sbrk+0x64>)
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4413      	add	r3, r2
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d207      	bcs.n	80037e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80037d4:	f004 fb2a 	bl	8007e2c <__errno>
 80037d8:	4603      	mov	r3, r0
 80037da:	220c      	movs	r2, #12
 80037dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80037de:	f04f 33ff 	mov.w	r3, #4294967295
 80037e2:	e009      	b.n	80037f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80037e4:	4b08      	ldr	r3, [pc, #32]	@ (8003808 <_sbrk+0x64>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80037ea:	4b07      	ldr	r3, [pc, #28]	@ (8003808 <_sbrk+0x64>)
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4413      	add	r3, r2
 80037f2:	4a05      	ldr	r2, [pc, #20]	@ (8003808 <_sbrk+0x64>)
 80037f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80037f6:	68fb      	ldr	r3, [r7, #12]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3718      	adds	r7, #24
 80037fc:	46bd      	mov	sp, r7
 80037fe:	bd80      	pop	{r7, pc}
 8003800:	20020000 	.word	0x20020000
 8003804:	00000400 	.word	0x00000400
 8003808:	20000490 	.word	0x20000490
 800380c:	20000688 	.word	0x20000688

08003810 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003810:	b480      	push	{r7}
 8003812:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003814:	4b06      	ldr	r3, [pc, #24]	@ (8003830 <SystemInit+0x20>)
 8003816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800381a:	4a05      	ldr	r2, [pc, #20]	@ (8003830 <SystemInit+0x20>)
 800381c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003820:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003824:	bf00      	nop
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	e000ed00 	.word	0xe000ed00

08003834 <Powerstep01_Board_Delay>:
 * @brief This function provides an accurate delay in milliseconds
 * @param[in] delay  time length in milliseconds
 * @retval None
 **********************************************************/
void Powerstep01_Board_Delay(uint32_t delay)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  HAL_Delay(delay);
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f000 fcd7 	bl	80041f0 <HAL_Delay>
}
 8003842:	bf00      	nop
 8003844:	3708      	adds	r7, #8
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}

0800384a <Powerstep01_Board_DisableIrq>:
/******************************************************//**
 * @brief This function disable the interruptions
 * @retval None
 **********************************************************/
void Powerstep01_Board_DisableIrq(void)
{
 800384a:	b480      	push	{r7}
 800384c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800384e:	b672      	cpsid	i
}
 8003850:	bf00      	nop
  __disable_irq();
}
 8003852:	bf00      	nop
 8003854:	46bd      	mov	sp, r7
 8003856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385a:	4770      	bx	lr

0800385c <Powerstep01_Board_EnableIrq>:
/******************************************************//**
 * @brief This function enable the interruptions
 * @retval None
 **********************************************************/
void Powerstep01_Board_EnableIrq(void)
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 8003860:	b662      	cpsie	i
}
 8003862:	bf00      	nop
  __enable_irq();
}
 8003864:	bf00      	nop
 8003866:	46bd      	mov	sp, r7
 8003868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386c:	4770      	bx	lr
	...

08003870 <Powerstep01_Board_GpioInit>:
 * @brief  Initiliases the GPIOs used by the powerSTEP01s
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval None
  **********************************************************/
void Powerstep01_Board_GpioInit(uint8_t deviceId)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b08a      	sub	sp, #40	@ 0x28
 8003874:	af00      	add	r7, sp, #0
 8003876:	4603      	mov	r3, r0
 8003878:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_InitStruct;
  
  if (deviceId==0)
 800387a:	79fb      	ldrb	r3, [r7, #7]
 800387c:	2b00      	cmp	r3, #0
 800387e:	f040 8082 	bne.w	8003986 <Powerstep01_Board_GpioInit+0x116>
  {
    /* GPIO Ports Clock Enable */
    __GPIOC_CLK_ENABLE();
 8003882:	2300      	movs	r3, #0
 8003884:	613b      	str	r3, [r7, #16]
 8003886:	4b42      	ldr	r3, [pc, #264]	@ (8003990 <Powerstep01_Board_GpioInit+0x120>)
 8003888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388a:	4a41      	ldr	r2, [pc, #260]	@ (8003990 <Powerstep01_Board_GpioInit+0x120>)
 800388c:	f043 0304 	orr.w	r3, r3, #4
 8003890:	6313      	str	r3, [r2, #48]	@ 0x30
 8003892:	4b3f      	ldr	r3, [pc, #252]	@ (8003990 <Powerstep01_Board_GpioInit+0x120>)
 8003894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003896:	f003 0304 	and.w	r3, r3, #4
 800389a:	613b      	str	r3, [r7, #16]
 800389c:	693b      	ldr	r3, [r7, #16]
    __GPIOA_CLK_ENABLE();
 800389e:	2300      	movs	r3, #0
 80038a0:	60fb      	str	r3, [r7, #12]
 80038a2:	4b3b      	ldr	r3, [pc, #236]	@ (8003990 <Powerstep01_Board_GpioInit+0x120>)
 80038a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a6:	4a3a      	ldr	r2, [pc, #232]	@ (8003990 <Powerstep01_Board_GpioInit+0x120>)
 80038a8:	f043 0301 	orr.w	r3, r3, #1
 80038ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80038ae:	4b38      	ldr	r3, [pc, #224]	@ (8003990 <Powerstep01_Board_GpioInit+0x120>)
 80038b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	68fb      	ldr	r3, [r7, #12]
    __GPIOB_CLK_ENABLE();
 80038ba:	2300      	movs	r3, #0
 80038bc:	60bb      	str	r3, [r7, #8]
 80038be:	4b34      	ldr	r3, [pc, #208]	@ (8003990 <Powerstep01_Board_GpioInit+0x120>)
 80038c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c2:	4a33      	ldr	r2, [pc, #204]	@ (8003990 <Powerstep01_Board_GpioInit+0x120>)
 80038c4:	f043 0302 	orr.w	r3, r3, #2
 80038c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80038ca:	4b31      	ldr	r3, [pc, #196]	@ (8003990 <Powerstep01_Board_GpioInit+0x120>)
 80038cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	60bb      	str	r3, [r7, #8]
 80038d4:	68bb      	ldr	r3, [r7, #8]
    
    /* Configure Powerstep01 - Busy pin --------------------------------------*/
    GPIO_InitStruct.Pin = BSP_MOTOR_CONTROL_BOARD_BUSY_PIN;
 80038d6:	2320      	movs	r3, #32
 80038d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80038da:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80038de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038e0:	2301      	movs	r3, #1
 80038e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 80038e4:	2301      	movs	r3, #1
 80038e6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(BSP_MOTOR_CONTROL_BOARD_BUSY_PORT, &GPIO_InitStruct);
 80038e8:	f107 0314 	add.w	r3, r7, #20
 80038ec:	4619      	mov	r1, r3
 80038ee:	4829      	ldr	r0, [pc, #164]	@ (8003994 <Powerstep01_Board_GpioInit+0x124>)
 80038f0:	f000 fe46 	bl	8004580 <HAL_GPIO_Init>
    
    /* Set Priority of Exti line Interrupt used for the busy interrupt*/ 
    HAL_NVIC_SetPriority(BUSY_EXTI_LINE_IRQn, 6, 0);
 80038f4:	2200      	movs	r2, #0
 80038f6:	2106      	movs	r1, #6
 80038f8:	2017      	movs	r0, #23
 80038fa:	f000 fd78 	bl	80043ee <HAL_NVIC_SetPriority>
      
    /* Enable the Exti line Interrupt used for the busy interrupt*/
    HAL_NVIC_EnableIRQ(BUSY_EXTI_LINE_IRQn);    
 80038fe:	2017      	movs	r0, #23
 8003900:	f000 fd91 	bl	8004426 <HAL_NVIC_EnableIRQ>
    
    /* Configure Powerstep01 - Flag pin --------------------------------------*/
    GPIO_InitStruct.Pin = BSP_MOTOR_CONTROL_BOARD_FLAG_PIN;
 8003904:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003908:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800390a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800390e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003910:	2301      	movs	r3, #1
 8003912:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 8003914:	2301      	movs	r3, #1
 8003916:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(BSP_MOTOR_CONTROL_BOARD_FLAG_PORT, &GPIO_InitStruct);
 8003918:	f107 0314 	add.w	r3, r7, #20
 800391c:	4619      	mov	r1, r3
 800391e:	481e      	ldr	r0, [pc, #120]	@ (8003998 <Powerstep01_Board_GpioInit+0x128>)
 8003920:	f000 fe2e 	bl	8004580 <HAL_GPIO_Init>
    
    /* Set Priority of Exti lineInterrupt used for the Flag interrupt*/ 
    HAL_NVIC_SetPriority(FLAG_EXTI_LINE_IRQn, 5, 0);
 8003924:	2200      	movs	r2, #0
 8003926:	2105      	movs	r1, #5
 8003928:	2028      	movs	r0, #40	@ 0x28
 800392a:	f000 fd60 	bl	80043ee <HAL_NVIC_SetPriority>
      
    /* Enable the Exti line  Interrupt used for the Flag interrupt*/
    HAL_NVIC_EnableIRQ(FLAG_EXTI_LINE_IRQn);    
 800392e:	2028      	movs	r0, #40	@ 0x28
 8003930:	f000 fd79 	bl	8004426 <HAL_NVIC_EnableIRQ>
  
    /* Configure Powerstep01 - CS pin ----------------------------------------*/
    GPIO_InitStruct.Pin = BSP_MOTOR_CONTROL_BOARD_CS_PIN;
 8003934:	2340      	movs	r3, #64	@ 0x40
 8003936:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003938:	2301      	movs	r3, #1
 800393a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393c:	2300      	movs	r3, #0
 800393e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 8003940:	2301      	movs	r3, #1
 8003942:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(BSP_MOTOR_CONTROL_BOARD_CS_PORT, &GPIO_InitStruct);
 8003944:	f107 0314 	add.w	r3, r7, #20
 8003948:	4619      	mov	r1, r3
 800394a:	4812      	ldr	r0, [pc, #72]	@ (8003994 <Powerstep01_Board_GpioInit+0x124>)
 800394c:	f000 fe18 	bl	8004580 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_CS_PORT, BSP_MOTOR_CONTROL_BOARD_CS_PIN, GPIO_PIN_SET); 
 8003950:	2201      	movs	r2, #1
 8003952:	2140      	movs	r1, #64	@ 0x40
 8003954:	480f      	ldr	r0, [pc, #60]	@ (8003994 <Powerstep01_Board_GpioInit+0x124>)
 8003956:	f000 ffbf 	bl	80048d8 <HAL_GPIO_WritePin>
    
    /* Configure Powerstep01 - STBY/RESET pin --------------------------------*/
    GPIO_InitStruct.Pin = BSP_MOTOR_CONTROL_BOARD_STBY_RESET_PIN;
 800395a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800395e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003960:	2301      	movs	r3, #1
 8003962:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003964:	2300      	movs	r3, #0
 8003966:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_MEDIUM;
 8003968:	2301      	movs	r3, #1
 800396a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(BSP_MOTOR_CONTROL_BOARD_STBY_RESET_PORT, &GPIO_InitStruct);
 800396c:	f107 0314 	add.w	r3, r7, #20
 8003970:	4619      	mov	r1, r3
 8003972:	4809      	ldr	r0, [pc, #36]	@ (8003998 <Powerstep01_Board_GpioInit+0x128>)
 8003974:	f000 fe04 	bl	8004580 <HAL_GPIO_Init>
    
    /* Reset Powerstep0*/
    Powerstep01_Board_Reset(deviceId);
 8003978:	79fb      	ldrb	r3, [r7, #7]
 800397a:	4618      	mov	r0, r3
 800397c:	f000 f88e 	bl	8003a9c <Powerstep01_Board_Reset>
    
    /* Let a delay after reset */
    Powerstep01_Board_Delay(1); 
 8003980:	2001      	movs	r0, #1
 8003982:	f7ff ff57 	bl	8003834 <Powerstep01_Board_Delay>
  }
}
 8003986:	bf00      	nop
 8003988:	3728      	adds	r7, #40	@ 0x28
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	40023800 	.word	0x40023800
 8003994:	40020400 	.word	0x40020400
 8003998:	40020000 	.word	0x40020000

0800399c <Powerstep01_Board_StepClockInit>:
 * @brief  Initialises the step clock by setting 
 * corresponding GPIO, Timer, Pwm,...
 * @retval None
 **********************************************************/
void Powerstep01_Board_StepClockInit(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b08e      	sub	sp, #56	@ 0x38
 80039a0:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_ClockConfigTypeDef sClockSourceConfig;
  
  hTimStepClock.Instance = BSP_MOTOR_CONTROL_BOARD_TIMER_STEP_CLOCK;
 80039a2:	4b1b      	ldr	r3, [pc, #108]	@ (8003a10 <Powerstep01_Board_StepClockInit+0x74>)
 80039a4:	4a1b      	ldr	r2, [pc, #108]	@ (8003a14 <Powerstep01_Board_StepClockInit+0x78>)
 80039a6:	601a      	str	r2, [r3, #0]
  hTimStepClock.Init.Prescaler = TIMER_PRESCALER -1;
 80039a8:	4b19      	ldr	r3, [pc, #100]	@ (8003a10 <Powerstep01_Board_StepClockInit+0x74>)
 80039aa:	223f      	movs	r2, #63	@ 0x3f
 80039ac:	605a      	str	r2, [r3, #4]
  hTimStepClock.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039ae:	4b18      	ldr	r3, [pc, #96]	@ (8003a10 <Powerstep01_Board_StepClockInit+0x74>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	609a      	str	r2, [r3, #8]
  hTimStepClock.Init.Period = 0;
 80039b4:	4b16      	ldr	r3, [pc, #88]	@ (8003a10 <Powerstep01_Board_StepClockInit+0x74>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	60da      	str	r2, [r3, #12]
  hTimStepClock.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039ba:	4b15      	ldr	r3, [pc, #84]	@ (8003a10 <Powerstep01_Board_StepClockInit+0x74>)
 80039bc:	2200      	movs	r2, #0
 80039be:	611a      	str	r2, [r3, #16]
  HAL_TIM_PWM_Init(&hTimStepClock);
 80039c0:	4813      	ldr	r0, [pc, #76]	@ (8003a10 <Powerstep01_Board_StepClockInit+0x74>)
 80039c2:	f002 f8bd 	bl	8005b40 <HAL_TIM_PWM_Init>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80039ca:	607b      	str	r3, [r7, #4]
  HAL_TIM_ConfigClockSource(&hTimStepClock, &sClockSourceConfig);
 80039cc:	1d3b      	adds	r3, r7, #4
 80039ce:	4619      	mov	r1, r3
 80039d0:	480f      	ldr	r0, [pc, #60]	@ (8003a10 <Powerstep01_Board_StepClockInit+0x74>)
 80039d2:	f002 fc8b 	bl	80062ec <HAL_TIM_ConfigClockSource>
  
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80039d6:	2360      	movs	r3, #96	@ 0x60
 80039d8:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 0;
 80039da:	2300      	movs	r3, #0
 80039dc:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80039de:	2300      	movs	r3, #0
 80039e0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80039e2:	2300      	movs	r3, #0
 80039e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_TIM_PWM_ConfigChannel(&hTimStepClock, &sConfigOC, BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_STEP_CLOCK);
 80039e6:	f107 031c 	add.w	r3, r7, #28
 80039ea:	2204      	movs	r2, #4
 80039ec:	4619      	mov	r1, r3
 80039ee:	4808      	ldr	r0, [pc, #32]	@ (8003a10 <Powerstep01_Board_StepClockInit+0x74>)
 80039f0:	f002 fbba 	bl	8006168 <HAL_TIM_PWM_ConfigChannel>
  
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039f4:	2300      	movs	r3, #0
 80039f6:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039f8:	2300      	movs	r3, #0
 80039fa:	61bb      	str	r3, [r7, #24]
  HAL_TIMEx_MasterConfigSynchronization(&hTimStepClock, &sMasterConfig);
 80039fc:	f107 0314 	add.w	r3, r7, #20
 8003a00:	4619      	mov	r1, r3
 8003a02:	4803      	ldr	r0, [pc, #12]	@ (8003a10 <Powerstep01_Board_StepClockInit+0x74>)
 8003a04:	f003 f882 	bl	8006b0c <HAL_TIMEx_MasterConfigSynchronization>
}
 8003a08:	bf00      	nop
 8003a0a:	3738      	adds	r7, #56	@ 0x38
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}
 8003a10:	200004ec 	.word	0x200004ec
 8003a14:	40000400 	.word	0x40000400

08003a18 <Powerstep01_Board_StartStepClock>:
 * @param[in] newFreq in Hz of the step clock
 * @retval None
 * @note The frequency is directly the current speed of the device
 **********************************************************/
void Powerstep01_Board_StartStepClock(uint16_t newFreq)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	4603      	mov	r3, r0
 8003a20:	80fb      	strh	r3, [r7, #6]
  uint32_t sysFreq = HAL_RCC_GetSysClockFreq();
 8003a22:	f001 f8b1 	bl	8004b88 <HAL_RCC_GetSysClockFreq>
 8003a26:	60f8      	str	r0, [r7, #12]
  uint32_t period = (sysFreq/ (TIMER_PRESCALER * newFreq)) - 1;
 8003a28:	88fb      	ldrh	r3, [r7, #6]
 8003a2a:	019b      	lsls	r3, r3, #6
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a34:	3b01      	subs	r3, #1
 8003a36:	60bb      	str	r3, [r7, #8]
  
  __HAL_TIM_SetAutoreload(&hTimStepClock, period);
 8003a38:	4b09      	ldr	r3, [pc, #36]	@ (8003a60 <Powerstep01_Board_StartStepClock+0x48>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68ba      	ldr	r2, [r7, #8]
 8003a3e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003a40:	4a07      	ldr	r2, [pc, #28]	@ (8003a60 <Powerstep01_Board_StartStepClock+0x48>)
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_SetCompare(&hTimStepClock, BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_STEP_CLOCK, period >> 1);
 8003a46:	4b06      	ldr	r3, [pc, #24]	@ (8003a60 <Powerstep01_Board_StartStepClock+0x48>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68ba      	ldr	r2, [r7, #8]
 8003a4c:	0852      	lsrs	r2, r2, #1
 8003a4e:	639a      	str	r2, [r3, #56]	@ 0x38
  HAL_TIM_PWM_Start_IT(&hTimStepClock, BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_STEP_CLOCK);  
 8003a50:	2104      	movs	r1, #4
 8003a52:	4803      	ldr	r0, [pc, #12]	@ (8003a60 <Powerstep01_Board_StartStepClock+0x48>)
 8003a54:	f002 f8c4 	bl	8005be0 <HAL_TIM_PWM_Start_IT>
}
 8003a58:	bf00      	nop
 8003a5a:	3710      	adds	r7, #16
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}
 8003a60:	200004ec 	.word	0x200004ec

08003a64 <Powerstep01_Board_StopStepClock>:
/******************************************************//**
 * @brief  Stops the PWM uses for the step clock
 * @retval None
 **********************************************************/
void Powerstep01_Board_StopStepClock(void)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	af00      	add	r7, sp, #0
  HAL_TIM_PWM_Stop_IT(&hTimStepClock,BSP_MOTOR_CONTROL_BOARD_CHAN_TIMER_STEP_CLOCK);
 8003a68:	2104      	movs	r1, #4
 8003a6a:	4802      	ldr	r0, [pc, #8]	@ (8003a74 <Powerstep01_Board_StopStepClock+0x10>)
 8003a6c:	f002 f9ce 	bl	8005e0c <HAL_TIM_PWM_Stop_IT>
}
 8003a70:	bf00      	nop
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	200004ec 	.word	0x200004ec

08003a78 <Powerstep01_Board_ReleaseReset>:
 * @brief  Releases the powerSTEP01 reset (pin set to High) of all devices
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval None
 **********************************************************/
void Powerstep01_Board_ReleaseReset(uint8_t deviceId)
{ 
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b082      	sub	sp, #8
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	4603      	mov	r3, r0
 8003a80:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_STBY_RESET_PORT, BSP_MOTOR_CONTROL_BOARD_STBY_RESET_PIN, GPIO_PIN_SET); 
 8003a82:	2201      	movs	r2, #1
 8003a84:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003a88:	4803      	ldr	r0, [pc, #12]	@ (8003a98 <Powerstep01_Board_ReleaseReset+0x20>)
 8003a8a:	f000 ff25 	bl	80048d8 <HAL_GPIO_WritePin>
}
 8003a8e:	bf00      	nop
 8003a90:	3708      	adds	r7, #8
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	40020000 	.word	0x40020000

08003a9c <Powerstep01_Board_Reset>:
 * @brief  Resets the powerSTEP01 (reset pin set to low) of all devices
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval None
 **********************************************************/
void Powerstep01_Board_Reset(uint8_t deviceId)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b082      	sub	sp, #8
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_STBY_RESET_PORT, BSP_MOTOR_CONTROL_BOARD_STBY_RESET_PIN, GPIO_PIN_RESET); 
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003aac:	4803      	ldr	r0, [pc, #12]	@ (8003abc <Powerstep01_Board_Reset+0x20>)
 8003aae:	f000 ff13 	bl	80048d8 <HAL_GPIO_WritePin>
}
 8003ab2:	bf00      	nop
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	40020000 	.word	0x40020000

08003ac0 <Powerstep01_Board_SpiInit>:
/******************************************************//**
 * @brief  Initialise the SPI used by powerSTEP01
 * @retval HAL_OK if SPI transaction is OK, HAL_KO else
 **********************************************************/
uint8_t Powerstep01_Board_SpiInit(void)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status;
  
  /* Initialises the SPI  --------------------------------------------------*/
  SpiHandle.Instance               = SPIx;
 8003ac6:	4b18      	ldr	r3, [pc, #96]	@ (8003b28 <Powerstep01_Board_SpiInit+0x68>)
 8003ac8:	4a18      	ldr	r2, [pc, #96]	@ (8003b2c <Powerstep01_Board_SpiInit+0x6c>)
 8003aca:	601a      	str	r2, [r3, #0]
  SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32; 
 8003acc:	4b16      	ldr	r3, [pc, #88]	@ (8003b28 <Powerstep01_Board_SpiInit+0x68>)
 8003ace:	2220      	movs	r2, #32
 8003ad0:	61da      	str	r2, [r3, #28]
  SpiHandle.Init.Direction         = SPI_DIRECTION_2LINES;
 8003ad2:	4b15      	ldr	r3, [pc, #84]	@ (8003b28 <Powerstep01_Board_SpiInit+0x68>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	609a      	str	r2, [r3, #8]
  SpiHandle.Init.CLKPhase          = SPI_PHASE_2EDGE;    
 8003ad8:	4b13      	ldr	r3, [pc, #76]	@ (8003b28 <Powerstep01_Board_SpiInit+0x68>)
 8003ada:	2201      	movs	r2, #1
 8003adc:	615a      	str	r2, [r3, #20]
  SpiHandle.Init.CLKPolarity       = SPI_POLARITY_HIGH;
 8003ade:	4b12      	ldr	r3, [pc, #72]	@ (8003b28 <Powerstep01_Board_SpiInit+0x68>)
 8003ae0:	2202      	movs	r2, #2
 8003ae2:	611a      	str	r2, [r3, #16]
  SpiHandle.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLED;
 8003ae4:	4b10      	ldr	r3, [pc, #64]	@ (8003b28 <Powerstep01_Board_SpiInit+0x68>)
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	629a      	str	r2, [r3, #40]	@ 0x28
  SpiHandle.Init.CRCPolynomial     = 7;
 8003aea:	4b0f      	ldr	r3, [pc, #60]	@ (8003b28 <Powerstep01_Board_SpiInit+0x68>)
 8003aec:	2207      	movs	r2, #7
 8003aee:	62da      	str	r2, [r3, #44]	@ 0x2c
  SpiHandle.Init.DataSize          = SPI_DATASIZE_8BIT;
 8003af0:	4b0d      	ldr	r3, [pc, #52]	@ (8003b28 <Powerstep01_Board_SpiInit+0x68>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	60da      	str	r2, [r3, #12]
  SpiHandle.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8003af6:	4b0c      	ldr	r3, [pc, #48]	@ (8003b28 <Powerstep01_Board_SpiInit+0x68>)
 8003af8:	2200      	movs	r2, #0
 8003afa:	621a      	str	r2, [r3, #32]
  SpiHandle.Init.NSS               = SPI_NSS_SOFT;
 8003afc:	4b0a      	ldr	r3, [pc, #40]	@ (8003b28 <Powerstep01_Board_SpiInit+0x68>)
 8003afe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b02:	619a      	str	r2, [r3, #24]
  SpiHandle.Init.TIMode            = SPI_TIMODE_DISABLED;
 8003b04:	4b08      	ldr	r3, [pc, #32]	@ (8003b28 <Powerstep01_Board_SpiInit+0x68>)
 8003b06:	2200      	movs	r2, #0
 8003b08:	625a      	str	r2, [r3, #36]	@ 0x24
  
  SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8003b0a:	4b07      	ldr	r3, [pc, #28]	@ (8003b28 <Powerstep01_Board_SpiInit+0x68>)
 8003b0c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003b10:	605a      	str	r2, [r3, #4]
  
  status = HAL_SPI_Init(&SpiHandle);
 8003b12:	4805      	ldr	r0, [pc, #20]	@ (8003b28 <Powerstep01_Board_SpiInit+0x68>)
 8003b14:	f001 fd06 	bl	8005524 <HAL_SPI_Init>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	71fb      	strb	r3, [r7, #7]
  
  return (uint8_t) status;
 8003b1c:	79fb      	ldrb	r3, [r7, #7]
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3708      	adds	r7, #8
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	20000494 	.word	0x20000494
 8003b2c:	40013000 	.word	0x40013000

08003b30 <Powerstep01_Board_SpiWriteBytes>:
 * @param[in] pReceivedByte pointer to the received byte
 * @param[in] nbDevices Number of device in the SPI chain
 * @retval HAL_OK if SPI transaction is OK, HAL_KO else 
 **********************************************************/
uint8_t Powerstep01_Board_SpiWriteBytes(uint8_t *pByteToTransmit, uint8_t *pReceivedByte, uint8_t nbDevices)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b088      	sub	sp, #32
 8003b34:	af02      	add	r7, sp, #8
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status;
  uint32_t i;
  HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_CS_PORT, BSP_MOTOR_CONTROL_BOARD_CS_PIN, GPIO_PIN_RESET); 
 8003b3e:	2200      	movs	r2, #0
 8003b40:	2140      	movs	r1, #64	@ 0x40
 8003b42:	4816      	ldr	r0, [pc, #88]	@ (8003b9c <Powerstep01_Board_SpiWriteBytes+0x6c>)
 8003b44:	f000 fec8 	bl	80048d8 <HAL_GPIO_WritePin>
  for (i = 0; i < nbDevices; i++)
 8003b48:	2300      	movs	r3, #0
 8003b4a:	613b      	str	r3, [r7, #16]
 8003b4c:	e016      	b.n	8003b7c <Powerstep01_Board_SpiWriteBytes+0x4c>
  {
    status = HAL_SPI_TransmitReceive(&SpiHandle, pByteToTransmit, pReceivedByte, 1, SPIx_TIMEOUT_MAX);
 8003b4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003b52:	9300      	str	r3, [sp, #0]
 8003b54:	2301      	movs	r3, #1
 8003b56:	68ba      	ldr	r2, [r7, #8]
 8003b58:	68f9      	ldr	r1, [r7, #12]
 8003b5a:	4811      	ldr	r0, [pc, #68]	@ (8003ba0 <Powerstep01_Board_SpiWriteBytes+0x70>)
 8003b5c:	f001 fd6b 	bl	8005636 <HAL_SPI_TransmitReceive>
 8003b60:	4603      	mov	r3, r0
 8003b62:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK)
 8003b64:	7dfb      	ldrb	r3, [r7, #23]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d10d      	bne.n	8003b86 <Powerstep01_Board_SpiWriteBytes+0x56>
    {
      break;
    }
    pByteToTransmit++;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	60fb      	str	r3, [r7, #12]
    pReceivedByte++;
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	3301      	adds	r3, #1
 8003b74:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < nbDevices; i++)
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	3301      	adds	r3, #1
 8003b7a:	613b      	str	r3, [r7, #16]
 8003b7c:	79fb      	ldrb	r3, [r7, #7]
 8003b7e:	693a      	ldr	r2, [r7, #16]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d3e4      	bcc.n	8003b4e <Powerstep01_Board_SpiWriteBytes+0x1e>
 8003b84:	e000      	b.n	8003b88 <Powerstep01_Board_SpiWriteBytes+0x58>
      break;
 8003b86:	bf00      	nop
  }
  HAL_GPIO_WritePin(BSP_MOTOR_CONTROL_BOARD_CS_PORT, BSP_MOTOR_CONTROL_BOARD_CS_PIN, GPIO_PIN_SET); 
 8003b88:	2201      	movs	r2, #1
 8003b8a:	2140      	movs	r1, #64	@ 0x40
 8003b8c:	4803      	ldr	r0, [pc, #12]	@ (8003b9c <Powerstep01_Board_SpiWriteBytes+0x6c>)
 8003b8e:	f000 fea3 	bl	80048d8 <HAL_GPIO_WritePin>
  
  return (uint8_t) status;  
 8003b92:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3718      	adds	r7, #24
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	40020400 	.word	0x40020400
 8003ba0:	20000494 	.word	0x20000494

08003ba4 <Powerstep01_Board_BUSY_PIN_GetState>:
/******************************************************//**
 * @brief  Returns the BUSY pin state.
 * @retval The BUSY pin value.
 **********************************************************/
uint32_t Powerstep01_Board_BUSY_PIN_GetState(void)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	af00      	add	r7, sp, #0
  return HAL_GPIO_ReadPin(BSP_MOTOR_CONTROL_BOARD_BUSY_PORT, BSP_MOTOR_CONTROL_BOARD_BUSY_PIN);
 8003ba8:	2120      	movs	r1, #32
 8003baa:	4803      	ldr	r0, [pc, #12]	@ (8003bb8 <Powerstep01_Board_BUSY_PIN_GetState+0x14>)
 8003bac:	f000 fe7c 	bl	80048a8 <HAL_GPIO_ReadPin>
 8003bb0:	4603      	mov	r3, r0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40020400 	.word	0x40020400

08003bbc <Powerstep01_Board_FLAG_PIN_GetState>:
/******************************************************//**
 * @brief  Returns the FLAG pin state.
 * @retval The FLAG pin value.
 **********************************************************/
uint32_t Powerstep01_Board_FLAG_PIN_GetState(void)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	af00      	add	r7, sp, #0
  return HAL_GPIO_ReadPin(BSP_MOTOR_CONTROL_BOARD_FLAG_PORT, BSP_MOTOR_CONTROL_BOARD_FLAG_PIN);
 8003bc0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003bc4:	4802      	ldr	r0, [pc, #8]	@ (8003bd0 <Powerstep01_Board_FLAG_PIN_GetState+0x14>)
 8003bc6:	f000 fe6f 	bl	80048a8 <HAL_GPIO_ReadPin>
 8003bca:	4603      	mov	r3, r0
}
 8003bcc:	4618      	mov	r0, r3
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	40020000 	.word	0x40020000

08003bd4 <L6474_GetMotorHandle>:

/** @defgroup MOTOR_CONTROL_Weak_Private_Functions MOTOR CONTROL Weak Private Functions
 * @{
 */
/// Get motor handle for L6474
__weak motorDrv_t* L6474_GetMotorHandle(void){return ((motorDrv_t* )0);}
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	2300      	movs	r3, #0
 8003bda:	4618      	mov	r0, r3
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <l647x_GetMotorHandle>:
/// Get motor handle for L647x
__weak motorDrv_t* l647x_GetMotorHandle(void){return ((motorDrv_t* )0);}
 8003be4:	b480      	push	{r7}
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	2300      	movs	r3, #0
 8003bea:	4618      	mov	r0, r3
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <l648x_GetMotorHandle>:
/// Get motor handle for L648x
__weak motorDrv_t* l648x_GetMotorHandle(void){return ((motorDrv_t* )0);}
 8003bf4:	b480      	push	{r7}
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr

08003c04 <L6206_GetMotorHandle>:
/// Get motor handle for Powerstep
__weak motorDrv_t* Powerstep01_GetMotorHandle(void){return ((motorDrv_t* )0);}
/// Get motor handle for L6206
__weak motorDrv_t* L6206_GetMotorHandle(void){return ((motorDrv_t* )0);}
 8003c04:	b480      	push	{r7}
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	2300      	movs	r3, #0
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <L6208_GetMotorHandle>:
/// Get motor handle for L6208
__weak motorDrv_t* L6208_GetMotorHandle(void){return ((motorDrv_t* )0);}
 8003c14:	b480      	push	{r7}
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	2300      	movs	r3, #0
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr

08003c24 <Stspin220_GetMotorHandle>:
/// Get motor handle for STSPIN220
__weak motorDrv_t* Stspin220_GetMotorHandle(void){return ((motorDrv_t* )0);}
 8003c24:	b480      	push	{r7}
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	2300      	movs	r3, #0
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <Stspin240_250_GetMotorHandle>:
/// Get motor handle for STSPIN240
__weak motorDrv_t* Stspin240_250_GetMotorHandle(void){return ((motorDrv_t* )0);}
 8003c34:	b480      	push	{r7}
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	2300      	movs	r3, #0
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c42:	4770      	bx	lr

08003c44 <BSP_MotorControl_AttachErrorHandler>:
 * @param[in] callback Name of the callback to attach 
 * to the error Hanlder
 * @retval None
 **********************************************************/
void BSP_MotorControl_AttachErrorHandler(void (*callback)(uint16_t))
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->AttachErrorHandler != 0))
 8003c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c7c <BSP_MotorControl_AttachErrorHandler+0x38>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00a      	beq.n	8003c6a <BSP_MotorControl_AttachErrorHandler+0x26>
 8003c54:	4b09      	ldr	r3, [pc, #36]	@ (8003c7c <BSP_MotorControl_AttachErrorHandler+0x38>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d005      	beq.n	8003c6a <BSP_MotorControl_AttachErrorHandler+0x26>
  {
    motorDrvHandle->AttachErrorHandler(callback);
 8003c5e:	4b07      	ldr	r3, [pc, #28]	@ (8003c7c <BSP_MotorControl_AttachErrorHandler+0x38>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	4798      	blx	r3
 8003c68:	e004      	b.n	8003c74 <BSP_MotorControl_AttachErrorHandler+0x30>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(2);
 8003c6a:	f640 0002 	movw	r0, #2050	@ 0x802
 8003c6e:	f000 f843 	bl	8003cf8 <BSP_MotorControl_ErrorHandler>
  }
}
 8003c72:	bf00      	nop
 8003c74:	bf00      	nop
 8003c76:	3708      	adds	r7, #8
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	20000534 	.word	0x20000534

08003c80 <BSP_MotorControl_AttachFlagInterrupt>:
 * @param[in] callback Name of the callback to attach 
 * to the Flag interrupt Hanlder
 * @retval None
 **********************************************************/
void BSP_MotorControl_AttachFlagInterrupt(void (*callback)(void))
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b082      	sub	sp, #8
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->AttachFlagInterrupt != 0))
 8003c88:	4b0b      	ldr	r3, [pc, #44]	@ (8003cb8 <BSP_MotorControl_AttachFlagInterrupt+0x38>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00a      	beq.n	8003ca6 <BSP_MotorControl_AttachFlagInterrupt+0x26>
 8003c90:	4b09      	ldr	r3, [pc, #36]	@ (8003cb8 <BSP_MotorControl_AttachFlagInterrupt+0x38>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d005      	beq.n	8003ca6 <BSP_MotorControl_AttachFlagInterrupt+0x26>
  {
    motorDrvHandle->AttachFlagInterrupt(callback);
 8003c9a:	4b07      	ldr	r3, [pc, #28]	@ (8003cb8 <BSP_MotorControl_AttachFlagInterrupt+0x38>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	4798      	blx	r3
 8003ca4:	e004      	b.n	8003cb0 <BSP_MotorControl_AttachFlagInterrupt+0x30>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(3);
 8003ca6:	f640 0003 	movw	r0, #2051	@ 0x803
 8003caa:	f000 f825 	bl	8003cf8 <BSP_MotorControl_ErrorHandler>
  }  
}
 8003cae:	bf00      	nop
 8003cb0:	bf00      	nop
 8003cb2:	3708      	adds	r7, #8
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}
 8003cb8:	20000534 	.word	0x20000534

08003cbc <BSP_MotorControl_AttachBusyInterrupt>:
 * @param[in] callback Name of the callback to attach 
 * to the Busy interrupt Hanlder
 * @retval None
 **********************************************************/
void BSP_MotorControl_AttachBusyInterrupt(void (*callback)(void))
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->AttachBusyInterrupt != 0))
 8003cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8003cf4 <BSP_MotorControl_AttachBusyInterrupt+0x38>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d00a      	beq.n	8003ce2 <BSP_MotorControl_AttachBusyInterrupt+0x26>
 8003ccc:	4b09      	ldr	r3, [pc, #36]	@ (8003cf4 <BSP_MotorControl_AttachBusyInterrupt+0x38>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d005      	beq.n	8003ce2 <BSP_MotorControl_AttachBusyInterrupt+0x26>
  {
    motorDrvHandle->AttachBusyInterrupt(callback);
 8003cd6:	4b07      	ldr	r3, [pc, #28]	@ (8003cf4 <BSP_MotorControl_AttachBusyInterrupt+0x38>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	4798      	blx	r3
 8003ce0:	e004      	b.n	8003cec <BSP_MotorControl_AttachBusyInterrupt+0x30>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(4);
 8003ce2:	f640 0004 	movw	r0, #2052	@ 0x804
 8003ce6:	f000 f807 	bl	8003cf8 <BSP_MotorControl_ErrorHandler>
  }  
}
 8003cea:	bf00      	nop
 8003cec:	bf00      	nop
 8003cee:	3708      	adds	r7, #8
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	20000534 	.word	0x20000534

08003cf8 <BSP_MotorControl_ErrorHandler>:
 * @brief Motor control error handler
 * @param[in] error number of the error
 * @retval None
 **********************************************************/
void BSP_MotorControl_ErrorHandler(uint16_t error)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	4603      	mov	r3, r0
 8003d00:	80fb      	strh	r3, [r7, #6]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->ErrorHandler != 0))
 8003d02:	4b0b      	ldr	r3, [pc, #44]	@ (8003d30 <BSP_MotorControl_ErrorHandler+0x38>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00d      	beq.n	8003d26 <BSP_MotorControl_ErrorHandler+0x2e>
 8003d0a:	4b09      	ldr	r3, [pc, #36]	@ (8003d30 <BSP_MotorControl_ErrorHandler+0x38>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d007      	beq.n	8003d26 <BSP_MotorControl_ErrorHandler+0x2e>
  {
    motorDrvHandle->ErrorHandler(error);
 8003d16:	4b06      	ldr	r3, [pc, #24]	@ (8003d30 <BSP_MotorControl_ErrorHandler+0x38>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d1e:	88fa      	ldrh	r2, [r7, #6]
 8003d20:	4610      	mov	r0, r2
 8003d22:	4798      	blx	r3
    while(1)
    {
      /* Infinite loop as Error handler must be defined*/
    }
  }
}
 8003d24:	e000      	b.n	8003d28 <BSP_MotorControl_ErrorHandler+0x30>
    while(1)
 8003d26:	e7fe      	b.n	8003d26 <BSP_MotorControl_ErrorHandler+0x2e>
}
 8003d28:	3708      	adds	r7, #8
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	20000534 	.word	0x20000534

08003d34 <BSP_MotorControl_Init>:
 * @param[in] id Component Id (L6474, Powerstep01,...)
 * @param[in] initDeviceParameters Initialization structure for one device
 * @retval None
 **********************************************************/
void BSP_MotorControl_Init(uint16_t id, void* initDeviceParameters)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	6039      	str	r1, [r7, #0]
 8003d3e:	80fb      	strh	r3, [r7, #6]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->Init != 0))
 8003d40:	4b0b      	ldr	r3, [pc, #44]	@ (8003d70 <BSP_MotorControl_Init+0x3c>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d00a      	beq.n	8003d5e <BSP_MotorControl_Init+0x2a>
 8003d48:	4b09      	ldr	r3, [pc, #36]	@ (8003d70 <BSP_MotorControl_Init+0x3c>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d005      	beq.n	8003d5e <BSP_MotorControl_Init+0x2a>
  {
    motorDrvHandle->Init(initDeviceParameters);
 8003d52:	4b07      	ldr	r3, [pc, #28]	@ (8003d70 <BSP_MotorControl_Init+0x3c>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	6838      	ldr	r0, [r7, #0]
 8003d5a:	4798      	blx	r3
 8003d5c:	e004      	b.n	8003d68 <BSP_MotorControl_Init+0x34>
  }  
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(0);
 8003d5e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003d62:	f7ff ffc9 	bl	8003cf8 <BSP_MotorControl_ErrorHandler>
  }  
}
 8003d66:	bf00      	nop
 8003d68:	bf00      	nop
 8003d6a:	3708      	adds	r7, #8
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}
 8003d70:	20000534 	.word	0x20000534

08003d74 <BSP_MotorControl_GetPosition>:
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES - 1)
 * For L6208: dummy parameter for compatibility with motor.h
 * @retval ABS_POSITION register value converted in a 32b signed integer
 **********************************************************/
int32_t BSP_MotorControl_GetPosition(uint8_t deviceId)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b084      	sub	sp, #16
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	71fb      	strb	r3, [r7, #7]
  int32_t pos = 0;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	60fb      	str	r3, [r7, #12]
  
  if ((motorDrvHandle != 0)&&(motorDrvHandle->GetPosition != 0))
 8003d82:	4b0d      	ldr	r3, [pc, #52]	@ (8003db8 <BSP_MotorControl_GetPosition+0x44>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d00c      	beq.n	8003da4 <BSP_MotorControl_GetPosition+0x30>
 8003d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8003db8 <BSP_MotorControl_GetPosition+0x44>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d007      	beq.n	8003da4 <BSP_MotorControl_GetPosition+0x30>
  {
    pos = motorDrvHandle->GetPosition(deviceId);
 8003d94:	4b08      	ldr	r3, [pc, #32]	@ (8003db8 <BSP_MotorControl_GetPosition+0x44>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d9a:	79fa      	ldrb	r2, [r7, #7]
 8003d9c:	4610      	mov	r0, r2
 8003d9e:	4798      	blx	r3
 8003da0:	60f8      	str	r0, [r7, #12]
 8003da2:	e003      	b.n	8003dac <BSP_MotorControl_GetPosition+0x38>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(14);
 8003da4:	f640 000e 	movw	r0, #2062	@ 0x80e
 8003da8:	f7ff ffa6 	bl	8003cf8 <BSP_MotorControl_ErrorHandler>
  }      
  return(pos);
 8003dac:	68fb      	ldr	r3, [r7, #12]
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3710      	adds	r7, #16
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	20000534 	.word	0x20000534

08003dbc <BSP_MotorControl_CmdGetStatus>:
 * the flags of the status register are reset. 
 * This is not the case when the status register is read with the
 * GetParam command (via the functions ReadStatusRegister or CmdGetParam).
 **********************************************************/
uint16_t BSP_MotorControl_CmdGetStatus(uint8_t deviceId)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b084      	sub	sp, #16
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	71fb      	strb	r3, [r7, #7]
  uint16_t status = 0;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	81fb      	strh	r3, [r7, #14]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->CmdGetStatus != 0))
 8003dca:	4b0e      	ldr	r3, [pc, #56]	@ (8003e04 <BSP_MotorControl_CmdGetStatus+0x48>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d00f      	beq.n	8003df2 <BSP_MotorControl_CmdGetStatus+0x36>
 8003dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8003e04 <BSP_MotorControl_CmdGetStatus+0x48>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d009      	beq.n	8003df2 <BSP_MotorControl_CmdGetStatus+0x36>
  {
    status = motorDrvHandle->CmdGetStatus(deviceId);
 8003dde:	4b09      	ldr	r3, [pc, #36]	@ (8003e04 <BSP_MotorControl_CmdGetStatus+0x48>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003de6:	79fa      	ldrb	r2, [r7, #7]
 8003de8:	4610      	mov	r0, r2
 8003dea:	4798      	blx	r3
 8003dec:	4603      	mov	r3, r0
 8003dee:	81fb      	strh	r3, [r7, #14]
 8003df0:	e003      	b.n	8003dfa <BSP_MotorControl_CmdGetStatus+0x3e>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(34);
 8003df2:	f640 0022 	movw	r0, #2082	@ 0x822
 8003df6:	f7ff ff7f 	bl	8003cf8 <BSP_MotorControl_ErrorHandler>
  }      
  return (status);
 8003dfa:	89fb      	ldrh	r3, [r7, #14]
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	20000534 	.word	0x20000534

08003e08 <BSP_MotorControl_CheckBusyHw>:
 * busy pin position. 
 * The busy pin is shared between all devices.
 * @retval One if at least one device is busy, otherwise zero
 **********************************************************/
uint8_t BSP_MotorControl_CheckBusyHw(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
  uint8_t value = 0;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	71fb      	strb	r3, [r7, #7]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->CheckBusyHw != 0))
 8003e12:	4b0d      	ldr	r3, [pc, #52]	@ (8003e48 <BSP_MotorControl_CheckBusyHw+0x40>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00d      	beq.n	8003e36 <BSP_MotorControl_CheckBusyHw+0x2e>
 8003e1a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e48 <BSP_MotorControl_CheckBusyHw+0x40>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d007      	beq.n	8003e36 <BSP_MotorControl_CheckBusyHw+0x2e>
  {
    value = motorDrvHandle->CheckBusyHw();
 8003e26:	4b08      	ldr	r3, [pc, #32]	@ (8003e48 <BSP_MotorControl_CheckBusyHw+0x40>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003e2e:	4798      	blx	r3
 8003e30:	4603      	mov	r3, r0
 8003e32:	71fb      	strb	r3, [r7, #7]
 8003e34:	e003      	b.n	8003e3e <BSP_MotorControl_CheckBusyHw+0x36>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(43);
 8003e36:	f640 002b 	movw	r0, #2091	@ 0x82b
 8003e3a:	f7ff ff5d 	bl	8003cf8 <BSP_MotorControl_ErrorHandler>
  }
  return (value);
 8003e3e:	79fb      	ldrb	r3, [r7, #7]
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3708      	adds	r7, #8
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	20000534 	.word	0x20000534

08003e4c <BSP_MotorControl_CmdHardHiZ>:
 * @note if two Brush DC motors use the same power bridge, the 
 * power bridge will be disable only if the two motors are
 * stopped
 **********************************************************/
void BSP_MotorControl_CmdHardHiZ(uint8_t deviceId)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	4603      	mov	r3, r0
 8003e54:	71fb      	strb	r3, [r7, #7]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->CmdHardHiZ != 0))
 8003e56:	4b0d      	ldr	r3, [pc, #52]	@ (8003e8c <BSP_MotorControl_CmdHardHiZ+0x40>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00d      	beq.n	8003e7a <BSP_MotorControl_CmdHardHiZ+0x2e>
 8003e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8003e8c <BSP_MotorControl_CmdHardHiZ+0x40>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d007      	beq.n	8003e7a <BSP_MotorControl_CmdHardHiZ+0x2e>
  {
    motorDrvHandle->CmdHardHiZ(deviceId);
 8003e6a:	4b08      	ldr	r3, [pc, #32]	@ (8003e8c <BSP_MotorControl_CmdHardHiZ+0x40>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003e72:	79fa      	ldrb	r2, [r7, #7]
 8003e74:	4610      	mov	r0, r2
 8003e76:	4798      	blx	r3
 8003e78:	e004      	b.n	8003e84 <BSP_MotorControl_CmdHardHiZ+0x38>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(46);
 8003e7a:	f640 002e 	movw	r0, #2094	@ 0x82e
 8003e7e:	f7ff ff3b 	bl	8003cf8 <BSP_MotorControl_ErrorHandler>
  }
}
 8003e82:	bf00      	nop
 8003e84:	bf00      	nop
 8003e86:	3708      	adds	r7, #8
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	20000534 	.word	0x20000534

08003e90 <BSP_MotorControl_CmdResetPos>:
 * @brief Issues Reset Pos command
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval None
 **********************************************************/
void BSP_MotorControl_CmdResetPos(uint8_t deviceId)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	4603      	mov	r3, r0
 8003e98:	71fb      	strb	r3, [r7, #7]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->CmdResetPos != 0))
 8003e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003ed0 <BSP_MotorControl_CmdResetPos+0x40>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00d      	beq.n	8003ebe <BSP_MotorControl_CmdResetPos+0x2e>
 8003ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed0 <BSP_MotorControl_CmdResetPos+0x40>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d007      	beq.n	8003ebe <BSP_MotorControl_CmdResetPos+0x2e>
  {
    motorDrvHandle->CmdResetPos(deviceId);
 8003eae:	4b08      	ldr	r3, [pc, #32]	@ (8003ed0 <BSP_MotorControl_CmdResetPos+0x40>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003eb6:	79fa      	ldrb	r2, [r7, #7]
 8003eb8:	4610      	mov	r0, r2
 8003eba:	4798      	blx	r3
 8003ebc:	e004      	b.n	8003ec8 <BSP_MotorControl_CmdResetPos+0x38>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(49);
 8003ebe:	f640 0031 	movw	r0, #2097	@ 0x831
 8003ec2:	f7ff ff19 	bl	8003cf8 <BSP_MotorControl_ErrorHandler>
  }
}
 8003ec6:	bf00      	nop
 8003ec8:	bf00      	nop
 8003eca:	3708      	adds	r7, #8
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	20000534 	.word	0x20000534

08003ed4 <BSP_MotorControl_SendQueuedCommands>:
 * @brief Sends commands stored in the queue by previously
 * BSP_MotorControl_QueueCommands
 * @retval None
 *********************************************************/
void BSP_MotorControl_SendQueuedCommands(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
  if ((motorDrvHandle != 0)&&(motorDrvHandle->SendQueuedCommands != 0))
 8003ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8003f08 <BSP_MotorControl_SendQueuedCommands+0x34>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00b      	beq.n	8003ef8 <BSP_MotorControl_SendQueuedCommands+0x24>
 8003ee0:	4b09      	ldr	r3, [pc, #36]	@ (8003f08 <BSP_MotorControl_SendQueuedCommands+0x34>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d005      	beq.n	8003ef8 <BSP_MotorControl_SendQueuedCommands+0x24>
  {
    motorDrvHandle->SendQueuedCommands();
 8003eec:	4b06      	ldr	r3, [pc, #24]	@ (8003f08 <BSP_MotorControl_SendQueuedCommands+0x34>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003ef4:	4798      	blx	r3
 8003ef6:	e004      	b.n	8003f02 <BSP_MotorControl_SendQueuedCommands+0x2e>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(57);
 8003ef8:	f640 0039 	movw	r0, #2105	@ 0x839
 8003efc:	f7ff fefc 	bl	8003cf8 <BSP_MotorControl_ErrorHandler>
  }
}
 8003f00:	bf00      	nop
 8003f02:	bf00      	nop
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	20000534 	.word	0x20000534

08003f0c <BSP_MotorControl_QueueCommands>:
 * except SET_PARAM, GET_PARAM, GET_STATUS)
 * @param[in] value argument of the command to queue
 * @retval None
 *********************************************************/
void BSP_MotorControl_QueueCommands(uint8_t deviceId, uint8_t command, int32_t value)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	4603      	mov	r3, r0
 8003f14:	603a      	str	r2, [r7, #0]
 8003f16:	71fb      	strb	r3, [r7, #7]
 8003f18:	460b      	mov	r3, r1
 8003f1a:	71bb      	strb	r3, [r7, #6]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->QueueCommands != 0))
 8003f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8003f54 <BSP_MotorControl_QueueCommands+0x48>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00e      	beq.n	8003f42 <BSP_MotorControl_QueueCommands+0x36>
 8003f24:	4b0b      	ldr	r3, [pc, #44]	@ (8003f54 <BSP_MotorControl_QueueCommands+0x48>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d008      	beq.n	8003f42 <BSP_MotorControl_QueueCommands+0x36>
  {
    motorDrvHandle->QueueCommands(deviceId, command, value);
 8003f30:	4b08      	ldr	r3, [pc, #32]	@ (8003f54 <BSP_MotorControl_QueueCommands+0x48>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f38:	79b9      	ldrb	r1, [r7, #6]
 8003f3a:	79f8      	ldrb	r0, [r7, #7]
 8003f3c:	683a      	ldr	r2, [r7, #0]
 8003f3e:	4798      	blx	r3
 8003f40:	e004      	b.n	8003f4c <BSP_MotorControl_QueueCommands+0x40>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(58);
 8003f42:	f640 003a 	movw	r0, #2106	@ 0x83a
 8003f46:	f7ff fed7 	bl	8003cf8 <BSP_MotorControl_ErrorHandler>
  }
}
 8003f4a:	bf00      	nop
 8003f4c:	bf00      	nop
 8003f4e:	3708      	adds	r7, #8
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	20000534 	.word	0x20000534

08003f58 <BSP_MotorControl_CmdSoftStop>:
 * @brief Issues Soft Stop command
 * @param[in] deviceId (from 0 to MAX_NUMBER_OF_DEVICES-1 )
 * @retval None
 **********************************************************/
void BSP_MotorControl_CmdSoftStop(uint8_t deviceId)
{	
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b082      	sub	sp, #8
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	4603      	mov	r3, r0
 8003f60:	71fb      	strb	r3, [r7, #7]
  if ((motorDrvHandle != 0)&&(motorDrvHandle->CmdSoftStop != 0))
 8003f62:	4b0d      	ldr	r3, [pc, #52]	@ (8003f98 <BSP_MotorControl_CmdSoftStop+0x40>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00d      	beq.n	8003f86 <BSP_MotorControl_CmdSoftStop+0x2e>
 8003f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8003f98 <BSP_MotorControl_CmdSoftStop+0x40>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d007      	beq.n	8003f86 <BSP_MotorControl_CmdSoftStop+0x2e>
  {
    motorDrvHandle->CmdSoftStop(deviceId);
 8003f76:	4b08      	ldr	r3, [pc, #32]	@ (8003f98 <BSP_MotorControl_CmdSoftStop+0x40>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8003f7e:	79fa      	ldrb	r2, [r7, #7]
 8003f80:	4610      	mov	r0, r2
 8003f82:	4798      	blx	r3
 8003f84:	e004      	b.n	8003f90 <BSP_MotorControl_CmdSoftStop+0x38>
  }
  else
  {
    MOTOR_CONTROL_ERROR_UNDEFINED_FUNCTION(62);
 8003f86:	f640 003e 	movw	r0, #2110	@ 0x83e
 8003f8a:	f7ff feb5 	bl	8003cf8 <BSP_MotorControl_ErrorHandler>
  }    
}
 8003f8e:	bf00      	nop
 8003f90:	bf00      	nop
 8003f92:	3708      	adds	r7, #8
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	20000534 	.word	0x20000534

08003f9c <BSP_MotorControl_SetNbDevices>:
 * from 1 to MAX_NUMBER_OF_DEVICES
 * @retval TRUE if successfull, FALSE if failure, attempt 
 * to set a number of devices greater than MAX_NUMBER_OF_DEVICES
 **********************************************************/
bool BSP_MotorControl_SetNbDevices(uint16_t id, uint8_t nbDevices)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	460a      	mov	r2, r1
 8003fa6:	80fb      	strh	r3, [r7, #6]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	717b      	strb	r3, [r7, #5]
  MotorControlBoardId = id;
 8003fac:	4a40      	ldr	r2, [pc, #256]	@ (80040b0 <BSP_MotorControl_SetNbDevices+0x114>)
 8003fae:	88fb      	ldrh	r3, [r7, #6]
 8003fb0:	8013      	strh	r3, [r2, #0]
  bool status = FALSE;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	73fb      	strb	r3, [r7, #15]
  if (id == BSP_MOTOR_CONTROL_BOARD_ID_L6474)
 8003fb6:	88fb      	ldrh	r3, [r7, #6]
 8003fb8:	f641 124a 	movw	r2, #6474	@ 0x194a
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d105      	bne.n	8003fcc <BSP_MotorControl_SetNbDevices+0x30>
  {
    motorDrvHandle = L6474_GetMotorHandle();
 8003fc0:	f7ff fe08 	bl	8003bd4 <L6474_GetMotorHandle>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	4a3b      	ldr	r2, [pc, #236]	@ (80040b4 <BSP_MotorControl_SetNbDevices+0x118>)
 8003fc8:	6013      	str	r3, [r2, #0]
 8003fca:	e055      	b.n	8004078 <BSP_MotorControl_SetNbDevices+0xdc>
  }
  else if (id == BSP_MOTOR_CONTROL_BOARD_ID_POWERSTEP01)
 8003fcc:	88fb      	ldrh	r3, [r7, #6]
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d105      	bne.n	8003fde <BSP_MotorControl_SetNbDevices+0x42>
  {
    motorDrvHandle = Powerstep01_GetMotorHandle();
 8003fd2:	f7fd fc7b 	bl	80018cc <Powerstep01_GetMotorHandle>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	4a36      	ldr	r2, [pc, #216]	@ (80040b4 <BSP_MotorControl_SetNbDevices+0x118>)
 8003fda:	6013      	str	r3, [r2, #0]
 8003fdc:	e04c      	b.n	8004078 <BSP_MotorControl_SetNbDevices+0xdc>
  }
  else if (id == BSP_MOTOR_CONTROL_BOARD_ID_L6206)
 8003fde:	88fb      	ldrh	r3, [r7, #6]
 8003fe0:	f641 023e 	movw	r2, #6206	@ 0x183e
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d105      	bne.n	8003ff4 <BSP_MotorControl_SetNbDevices+0x58>
  {
    motorDrvHandle = L6206_GetMotorHandle();
 8003fe8:	f7ff fe0c 	bl	8003c04 <L6206_GetMotorHandle>
 8003fec:	4603      	mov	r3, r0
 8003fee:	4a31      	ldr	r2, [pc, #196]	@ (80040b4 <BSP_MotorControl_SetNbDevices+0x118>)
 8003ff0:	6013      	str	r3, [r2, #0]
 8003ff2:	e041      	b.n	8004078 <BSP_MotorControl_SetNbDevices+0xdc>
  }
  else if (id == BSP_MOTOR_CONTROL_BOARD_ID_L6208)
 8003ff4:	88fb      	ldrh	r3, [r7, #6]
 8003ff6:	f5b3 5fc2 	cmp.w	r3, #6208	@ 0x1840
 8003ffa:	d105      	bne.n	8004008 <BSP_MotorControl_SetNbDevices+0x6c>
  {
    motorDrvHandle = L6208_GetMotorHandle();
 8003ffc:	f7ff fe0a 	bl	8003c14 <L6208_GetMotorHandle>
 8004000:	4603      	mov	r3, r0
 8004002:	4a2c      	ldr	r2, [pc, #176]	@ (80040b4 <BSP_MotorControl_SetNbDevices+0x118>)
 8004004:	6013      	str	r3, [r2, #0]
 8004006:	e037      	b.n	8004078 <BSP_MotorControl_SetNbDevices+0xdc>
  }
  else if (id == BSP_MOTOR_CONTROL_BOARD_ID_STSPIN220)
 8004008:	88fb      	ldrh	r3, [r7, #6]
 800400a:	2bdc      	cmp	r3, #220	@ 0xdc
 800400c:	d105      	bne.n	800401a <BSP_MotorControl_SetNbDevices+0x7e>
  {
    motorDrvHandle = Stspin220_GetMotorHandle();
 800400e:	f7ff fe09 	bl	8003c24 <Stspin220_GetMotorHandle>
 8004012:	4603      	mov	r3, r0
 8004014:	4a27      	ldr	r2, [pc, #156]	@ (80040b4 <BSP_MotorControl_SetNbDevices+0x118>)
 8004016:	6013      	str	r3, [r2, #0]
 8004018:	e02e      	b.n	8004078 <BSP_MotorControl_SetNbDevices+0xdc>
  }
  else if ( (id == BSP_MOTOR_CONTROL_BOARD_ID_L6470) ||
 800401a:	88fb      	ldrh	r3, [r7, #6]
 800401c:	f641 1246 	movw	r2, #6470	@ 0x1946
 8004020:	4293      	cmp	r3, r2
 8004022:	d004      	beq.n	800402e <BSP_MotorControl_SetNbDevices+0x92>
 8004024:	88fb      	ldrh	r3, [r7, #6]
 8004026:	f641 1248 	movw	r2, #6472	@ 0x1948
 800402a:	4293      	cmp	r3, r2
 800402c:	d105      	bne.n	800403a <BSP_MotorControl_SetNbDevices+0x9e>
		     (id == BSP_MOTOR_CONTROL_BOARD_ID_L6472) )
  {
    motorDrvHandle = l647x_GetMotorHandle();
 800402e:	f7ff fdd9 	bl	8003be4 <l647x_GetMotorHandle>
 8004032:	4603      	mov	r3, r0
 8004034:	4a1f      	ldr	r2, [pc, #124]	@ (80040b4 <BSP_MotorControl_SetNbDevices+0x118>)
 8004036:	6013      	str	r3, [r2, #0]
 8004038:	e01e      	b.n	8004078 <BSP_MotorControl_SetNbDevices+0xdc>
  }
  else if ( (id == BSP_MOTOR_CONTROL_BOARD_ID_L6480) ||
 800403a:	88fb      	ldrh	r3, [r7, #6]
 800403c:	f641 1250 	movw	r2, #6480	@ 0x1950
 8004040:	4293      	cmp	r3, r2
 8004042:	d004      	beq.n	800404e <BSP_MotorControl_SetNbDevices+0xb2>
 8004044:	88fb      	ldrh	r3, [r7, #6]
 8004046:	f641 1252 	movw	r2, #6482	@ 0x1952
 800404a:	4293      	cmp	r3, r2
 800404c:	d105      	bne.n	800405a <BSP_MotorControl_SetNbDevices+0xbe>
		     (id == BSP_MOTOR_CONTROL_BOARD_ID_L6482) )
  {
    motorDrvHandle = l648x_GetMotorHandle();
 800404e:	f7ff fdd1 	bl	8003bf4 <l648x_GetMotorHandle>
 8004052:	4603      	mov	r3, r0
 8004054:	4a17      	ldr	r2, [pc, #92]	@ (80040b4 <BSP_MotorControl_SetNbDevices+0x118>)
 8004056:	6013      	str	r3, [r2, #0]
 8004058:	e00e      	b.n	8004078 <BSP_MotorControl_SetNbDevices+0xdc>
  }
  else if ((id == BSP_MOTOR_CONTROL_BOARD_ID_STSPIN240)||
 800405a:	88fb      	ldrh	r3, [r7, #6]
 800405c:	2bf0      	cmp	r3, #240	@ 0xf0
 800405e:	d002      	beq.n	8004066 <BSP_MotorControl_SetNbDevices+0xca>
 8004060:	88fb      	ldrh	r3, [r7, #6]
 8004062:	2bfa      	cmp	r3, #250	@ 0xfa
 8004064:	d105      	bne.n	8004072 <BSP_MotorControl_SetNbDevices+0xd6>
            (id == BSP_MOTOR_CONTROL_BOARD_ID_STSPIN250))
  {
    motorDrvHandle = Stspin240_250_GetMotorHandle();
 8004066:	f7ff fde5 	bl	8003c34 <Stspin240_250_GetMotorHandle>
 800406a:	4603      	mov	r3, r0
 800406c:	4a11      	ldr	r2, [pc, #68]	@ (80040b4 <BSP_MotorControl_SetNbDevices+0x118>)
 800406e:	6013      	str	r3, [r2, #0]
 8004070:	e002      	b.n	8004078 <BSP_MotorControl_SetNbDevices+0xdc>
  }  
  else
  {
    motorDrvHandle = 0;
 8004072:	4b10      	ldr	r3, [pc, #64]	@ (80040b4 <BSP_MotorControl_SetNbDevices+0x118>)
 8004074:	2200      	movs	r2, #0
 8004076:	601a      	str	r2, [r3, #0]
  }
  if ((motorDrvHandle != 0)&&
 8004078:	4b0e      	ldr	r3, [pc, #56]	@ (80040b4 <BSP_MotorControl_SetNbDevices+0x118>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d011      	beq.n	80040a4 <BSP_MotorControl_SetNbDevices+0x108>
      (motorDrvHandle->SetNbDevices != 0)&&
 8004080:	4b0c      	ldr	r3, [pc, #48]	@ (80040b4 <BSP_MotorControl_SetNbDevices+0x118>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
  if ((motorDrvHandle != 0)&&
 8004088:	2b00      	cmp	r3, #0
 800408a:	d00b      	beq.n	80040a4 <BSP_MotorControl_SetNbDevices+0x108>
      (motorDrvHandle->SetNbDevices != 0)&&
 800408c:	797b      	ldrb	r3, [r7, #5]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d008      	beq.n	80040a4 <BSP_MotorControl_SetNbDevices+0x108>
      (nbDevices !=0))
  {
    status = motorDrvHandle->SetNbDevices(nbDevices);
 8004092:	4b08      	ldr	r3, [pc, #32]	@ (80040b4 <BSP_MotorControl_SetNbDevices+0x118>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 800409a:	797a      	ldrb	r2, [r7, #5]
 800409c:	4610      	mov	r0, r2
 800409e:	4798      	blx	r3
 80040a0:	4603      	mov	r3, r0
 80040a2:	73fb      	strb	r3, [r7, #15]
  }
  return (status);
 80040a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3710      	adds	r7, #16
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	20000538 	.word	0x20000538
 80040b4:	20000534 	.word	0x20000534

080040b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80040b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80040f0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80040bc:	f7ff fba8 	bl	8003810 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80040c0:	480c      	ldr	r0, [pc, #48]	@ (80040f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80040c2:	490d      	ldr	r1, [pc, #52]	@ (80040f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80040c4:	4a0d      	ldr	r2, [pc, #52]	@ (80040fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80040c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040c8:	e002      	b.n	80040d0 <LoopCopyDataInit>

080040ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040ce:	3304      	adds	r3, #4

080040d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80040d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80040d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80040d4:	d3f9      	bcc.n	80040ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80040d6:	4a0a      	ldr	r2, [pc, #40]	@ (8004100 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80040d8:	4c0a      	ldr	r4, [pc, #40]	@ (8004104 <LoopFillZerobss+0x22>)
  movs r3, #0
 80040da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80040dc:	e001      	b.n	80040e2 <LoopFillZerobss>

080040de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80040de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80040e0:	3204      	adds	r2, #4

080040e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80040e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80040e4:	d3fb      	bcc.n	80040de <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80040e6:	f003 fea7 	bl	8007e38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80040ea:	f7fc fa7f 	bl	80005ec <main>
  bx  lr    
 80040ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80040f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80040f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80040f8:	200001c0 	.word	0x200001c0
  ldr r2, =_sidata
 80040fc:	08009454 	.word	0x08009454
  ldr r2, =_sbss
 8004100:	200001c0 	.word	0x200001c0
  ldr r4, =_ebss
 8004104:	20000688 	.word	0x20000688

08004108 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004108:	e7fe      	b.n	8004108 <ADC_IRQHandler>
	...

0800410c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004110:	4b0e      	ldr	r3, [pc, #56]	@ (800414c <HAL_Init+0x40>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a0d      	ldr	r2, [pc, #52]	@ (800414c <HAL_Init+0x40>)
 8004116:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800411a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800411c:	4b0b      	ldr	r3, [pc, #44]	@ (800414c <HAL_Init+0x40>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a0a      	ldr	r2, [pc, #40]	@ (800414c <HAL_Init+0x40>)
 8004122:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004126:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004128:	4b08      	ldr	r3, [pc, #32]	@ (800414c <HAL_Init+0x40>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a07      	ldr	r2, [pc, #28]	@ (800414c <HAL_Init+0x40>)
 800412e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004132:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004134:	2003      	movs	r0, #3
 8004136:	f000 f94f 	bl	80043d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800413a:	2000      	movs	r0, #0
 800413c:	f000 f808 	bl	8004150 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004140:	f7ff f9bc 	bl	80034bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	40023c00 	.word	0x40023c00

08004150 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004158:	4b12      	ldr	r3, [pc, #72]	@ (80041a4 <HAL_InitTick+0x54>)
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	4b12      	ldr	r3, [pc, #72]	@ (80041a8 <HAL_InitTick+0x58>)
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	4619      	mov	r1, r3
 8004162:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004166:	fbb3 f3f1 	udiv	r3, r3, r1
 800416a:	fbb2 f3f3 	udiv	r3, r2, r3
 800416e:	4618      	mov	r0, r3
 8004170:	f000 f967 	bl	8004442 <HAL_SYSTICK_Config>
 8004174:	4603      	mov	r3, r0
 8004176:	2b00      	cmp	r3, #0
 8004178:	d001      	beq.n	800417e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e00e      	b.n	800419c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b0f      	cmp	r3, #15
 8004182:	d80a      	bhi.n	800419a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004184:	2200      	movs	r2, #0
 8004186:	6879      	ldr	r1, [r7, #4]
 8004188:	f04f 30ff 	mov.w	r0, #4294967295
 800418c:	f000 f92f 	bl	80043ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004190:	4a06      	ldr	r2, [pc, #24]	@ (80041ac <HAL_InitTick+0x5c>)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004196:	2300      	movs	r3, #0
 8004198:	e000      	b.n	800419c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
}
 800419c:	4618      	mov	r0, r3
 800419e:	3708      	adds	r7, #8
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}
 80041a4:	20000164 	.word	0x20000164
 80041a8:	2000016c 	.word	0x2000016c
 80041ac:	20000168 	.word	0x20000168

080041b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80041b0:	b480      	push	{r7}
 80041b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80041b4:	4b06      	ldr	r3, [pc, #24]	@ (80041d0 <HAL_IncTick+0x20>)
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	461a      	mov	r2, r3
 80041ba:	4b06      	ldr	r3, [pc, #24]	@ (80041d4 <HAL_IncTick+0x24>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4413      	add	r3, r2
 80041c0:	4a04      	ldr	r2, [pc, #16]	@ (80041d4 <HAL_IncTick+0x24>)
 80041c2:	6013      	str	r3, [r2, #0]
}
 80041c4:	bf00      	nop
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	2000016c 	.word	0x2000016c
 80041d4:	2000053c 	.word	0x2000053c

080041d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80041d8:	b480      	push	{r7}
 80041da:	af00      	add	r7, sp, #0
  return uwTick;
 80041dc:	4b03      	ldr	r3, [pc, #12]	@ (80041ec <HAL_GetTick+0x14>)
 80041de:	681b      	ldr	r3, [r3, #0]
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	46bd      	mov	sp, r7
 80041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e8:	4770      	bx	lr
 80041ea:	bf00      	nop
 80041ec:	2000053c 	.word	0x2000053c

080041f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041f8:	f7ff ffee 	bl	80041d8 <HAL_GetTick>
 80041fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004208:	d005      	beq.n	8004216 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800420a:	4b0a      	ldr	r3, [pc, #40]	@ (8004234 <HAL_Delay+0x44>)
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	461a      	mov	r2, r3
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	4413      	add	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004216:	bf00      	nop
 8004218:	f7ff ffde 	bl	80041d8 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	429a      	cmp	r2, r3
 8004226:	d8f7      	bhi.n	8004218 <HAL_Delay+0x28>
  {
  }
}
 8004228:	bf00      	nop
 800422a:	bf00      	nop
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	2000016c 	.word	0x2000016c

08004238 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004238:	b480      	push	{r7}
 800423a:	b085      	sub	sp, #20
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	f003 0307 	and.w	r3, r3, #7
 8004246:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004248:	4b0c      	ldr	r3, [pc, #48]	@ (800427c <__NVIC_SetPriorityGrouping+0x44>)
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800424e:	68ba      	ldr	r2, [r7, #8]
 8004250:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004254:	4013      	ands	r3, r2
 8004256:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004260:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004264:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004268:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800426a:	4a04      	ldr	r2, [pc, #16]	@ (800427c <__NVIC_SetPriorityGrouping+0x44>)
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	60d3      	str	r3, [r2, #12]
}
 8004270:	bf00      	nop
 8004272:	3714      	adds	r7, #20
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr
 800427c:	e000ed00 	.word	0xe000ed00

08004280 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004280:	b480      	push	{r7}
 8004282:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004284:	4b04      	ldr	r3, [pc, #16]	@ (8004298 <__NVIC_GetPriorityGrouping+0x18>)
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	0a1b      	lsrs	r3, r3, #8
 800428a:	f003 0307 	and.w	r3, r3, #7
}
 800428e:	4618      	mov	r0, r3
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr
 8004298:	e000ed00 	.word	0xe000ed00

0800429c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800429c:	b480      	push	{r7}
 800429e:	b083      	sub	sp, #12
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	4603      	mov	r3, r0
 80042a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	db0b      	blt.n	80042c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042ae:	79fb      	ldrb	r3, [r7, #7]
 80042b0:	f003 021f 	and.w	r2, r3, #31
 80042b4:	4907      	ldr	r1, [pc, #28]	@ (80042d4 <__NVIC_EnableIRQ+0x38>)
 80042b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042ba:	095b      	lsrs	r3, r3, #5
 80042bc:	2001      	movs	r0, #1
 80042be:	fa00 f202 	lsl.w	r2, r0, r2
 80042c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80042c6:	bf00      	nop
 80042c8:	370c      	adds	r7, #12
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop
 80042d4:	e000e100 	.word	0xe000e100

080042d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	4603      	mov	r3, r0
 80042e0:	6039      	str	r1, [r7, #0]
 80042e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	db0a      	blt.n	8004302 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	b2da      	uxtb	r2, r3
 80042f0:	490c      	ldr	r1, [pc, #48]	@ (8004324 <__NVIC_SetPriority+0x4c>)
 80042f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042f6:	0112      	lsls	r2, r2, #4
 80042f8:	b2d2      	uxtb	r2, r2
 80042fa:	440b      	add	r3, r1
 80042fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004300:	e00a      	b.n	8004318 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	b2da      	uxtb	r2, r3
 8004306:	4908      	ldr	r1, [pc, #32]	@ (8004328 <__NVIC_SetPriority+0x50>)
 8004308:	79fb      	ldrb	r3, [r7, #7]
 800430a:	f003 030f 	and.w	r3, r3, #15
 800430e:	3b04      	subs	r3, #4
 8004310:	0112      	lsls	r2, r2, #4
 8004312:	b2d2      	uxtb	r2, r2
 8004314:	440b      	add	r3, r1
 8004316:	761a      	strb	r2, [r3, #24]
}
 8004318:	bf00      	nop
 800431a:	370c      	adds	r7, #12
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr
 8004324:	e000e100 	.word	0xe000e100
 8004328:	e000ed00 	.word	0xe000ed00

0800432c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800432c:	b480      	push	{r7}
 800432e:	b089      	sub	sp, #36	@ 0x24
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f003 0307 	and.w	r3, r3, #7
 800433e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	f1c3 0307 	rsb	r3, r3, #7
 8004346:	2b04      	cmp	r3, #4
 8004348:	bf28      	it	cs
 800434a:	2304      	movcs	r3, #4
 800434c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	3304      	adds	r3, #4
 8004352:	2b06      	cmp	r3, #6
 8004354:	d902      	bls.n	800435c <NVIC_EncodePriority+0x30>
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	3b03      	subs	r3, #3
 800435a:	e000      	b.n	800435e <NVIC_EncodePriority+0x32>
 800435c:	2300      	movs	r3, #0
 800435e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004360:	f04f 32ff 	mov.w	r2, #4294967295
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	fa02 f303 	lsl.w	r3, r2, r3
 800436a:	43da      	mvns	r2, r3
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	401a      	ands	r2, r3
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004374:	f04f 31ff 	mov.w	r1, #4294967295
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	fa01 f303 	lsl.w	r3, r1, r3
 800437e:	43d9      	mvns	r1, r3
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004384:	4313      	orrs	r3, r2
         );
}
 8004386:	4618      	mov	r0, r3
 8004388:	3724      	adds	r7, #36	@ 0x24
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr
	...

08004394 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	3b01      	subs	r3, #1
 80043a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043a4:	d301      	bcc.n	80043aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043a6:	2301      	movs	r3, #1
 80043a8:	e00f      	b.n	80043ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043aa:	4a0a      	ldr	r2, [pc, #40]	@ (80043d4 <SysTick_Config+0x40>)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	3b01      	subs	r3, #1
 80043b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043b2:	210f      	movs	r1, #15
 80043b4:	f04f 30ff 	mov.w	r0, #4294967295
 80043b8:	f7ff ff8e 	bl	80042d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043bc:	4b05      	ldr	r3, [pc, #20]	@ (80043d4 <SysTick_Config+0x40>)
 80043be:	2200      	movs	r2, #0
 80043c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043c2:	4b04      	ldr	r3, [pc, #16]	@ (80043d4 <SysTick_Config+0x40>)
 80043c4:	2207      	movs	r2, #7
 80043c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3708      	adds	r7, #8
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	e000e010 	.word	0xe000e010

080043d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f7ff ff29 	bl	8004238 <__NVIC_SetPriorityGrouping>
}
 80043e6:	bf00      	nop
 80043e8:	3708      	adds	r7, #8
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}

080043ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80043ee:	b580      	push	{r7, lr}
 80043f0:	b086      	sub	sp, #24
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	4603      	mov	r3, r0
 80043f6:	60b9      	str	r1, [r7, #8]
 80043f8:	607a      	str	r2, [r7, #4]
 80043fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80043fc:	2300      	movs	r3, #0
 80043fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004400:	f7ff ff3e 	bl	8004280 <__NVIC_GetPriorityGrouping>
 8004404:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	68b9      	ldr	r1, [r7, #8]
 800440a:	6978      	ldr	r0, [r7, #20]
 800440c:	f7ff ff8e 	bl	800432c <NVIC_EncodePriority>
 8004410:	4602      	mov	r2, r0
 8004412:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004416:	4611      	mov	r1, r2
 8004418:	4618      	mov	r0, r3
 800441a:	f7ff ff5d 	bl	80042d8 <__NVIC_SetPriority>
}
 800441e:	bf00      	nop
 8004420:	3718      	adds	r7, #24
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004426:	b580      	push	{r7, lr}
 8004428:	b082      	sub	sp, #8
 800442a:	af00      	add	r7, sp, #0
 800442c:	4603      	mov	r3, r0
 800442e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004434:	4618      	mov	r0, r3
 8004436:	f7ff ff31 	bl	800429c <__NVIC_EnableIRQ>
}
 800443a:	bf00      	nop
 800443c:	3708      	adds	r7, #8
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}

08004442 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b082      	sub	sp, #8
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f7ff ffa2 	bl	8004394 <SysTick_Config>
 8004450:	4603      	mov	r3, r0
}
 8004452:	4618      	mov	r0, r3
 8004454:	3708      	adds	r7, #8
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}

0800445a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800445a:	b580      	push	{r7, lr}
 800445c:	b084      	sub	sp, #16
 800445e:	af00      	add	r7, sp, #0
 8004460:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004466:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004468:	f7ff feb6 	bl	80041d8 <HAL_GetTick>
 800446c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004474:	b2db      	uxtb	r3, r3
 8004476:	2b02      	cmp	r3, #2
 8004478:	d008      	beq.n	800448c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2280      	movs	r2, #128	@ 0x80
 800447e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e052      	b.n	8004532 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f022 0216 	bic.w	r2, r2, #22
 800449a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	695a      	ldr	r2, [r3, #20]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80044aa:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d103      	bne.n	80044bc <HAL_DMA_Abort+0x62>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d007      	beq.n	80044cc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f022 0208 	bic.w	r2, r2, #8
 80044ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f022 0201 	bic.w	r2, r2, #1
 80044da:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044dc:	e013      	b.n	8004506 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80044de:	f7ff fe7b 	bl	80041d8 <HAL_GetTick>
 80044e2:	4602      	mov	r2, r0
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	1ad3      	subs	r3, r2, r3
 80044e8:	2b05      	cmp	r3, #5
 80044ea:	d90c      	bls.n	8004506 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2220      	movs	r2, #32
 80044f0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2203      	movs	r2, #3
 80044f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e015      	b.n	8004532 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 0301 	and.w	r3, r3, #1
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1e4      	bne.n	80044de <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004518:	223f      	movs	r2, #63	@ 0x3f
 800451a:	409a      	lsls	r2, r3
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004530:	2300      	movs	r3, #0
}
 8004532:	4618      	mov	r0, r3
 8004534:	3710      	adds	r7, #16
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}

0800453a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800453a:	b480      	push	{r7}
 800453c:	b083      	sub	sp, #12
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004548:	b2db      	uxtb	r3, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d004      	beq.n	8004558 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2280      	movs	r2, #128	@ 0x80
 8004552:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e00c      	b.n	8004572 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2205      	movs	r2, #5
 800455c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f022 0201 	bic.w	r2, r2, #1
 800456e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	370c      	adds	r7, #12
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr
	...

08004580 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004580:	b480      	push	{r7}
 8004582:	b089      	sub	sp, #36	@ 0x24
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800458a:	2300      	movs	r3, #0
 800458c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800458e:	2300      	movs	r3, #0
 8004590:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004592:	2300      	movs	r3, #0
 8004594:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004596:	2300      	movs	r3, #0
 8004598:	61fb      	str	r3, [r7, #28]
 800459a:	e165      	b.n	8004868 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800459c:	2201      	movs	r2, #1
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	fa02 f303 	lsl.w	r3, r2, r3
 80045a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	697a      	ldr	r2, [r7, #20]
 80045ac:	4013      	ands	r3, r2
 80045ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	f040 8154 	bne.w	8004862 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f003 0303 	and.w	r3, r3, #3
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d005      	beq.n	80045d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d130      	bne.n	8004634 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80045d8:	69fb      	ldr	r3, [r7, #28]
 80045da:	005b      	lsls	r3, r3, #1
 80045dc:	2203      	movs	r2, #3
 80045de:	fa02 f303 	lsl.w	r3, r2, r3
 80045e2:	43db      	mvns	r3, r3
 80045e4:	69ba      	ldr	r2, [r7, #24]
 80045e6:	4013      	ands	r3, r2
 80045e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	68da      	ldr	r2, [r3, #12]
 80045ee:	69fb      	ldr	r3, [r7, #28]
 80045f0:	005b      	lsls	r3, r3, #1
 80045f2:	fa02 f303 	lsl.w	r3, r2, r3
 80045f6:	69ba      	ldr	r2, [r7, #24]
 80045f8:	4313      	orrs	r3, r2
 80045fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	69ba      	ldr	r2, [r7, #24]
 8004600:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004608:	2201      	movs	r2, #1
 800460a:	69fb      	ldr	r3, [r7, #28]
 800460c:	fa02 f303 	lsl.w	r3, r2, r3
 8004610:	43db      	mvns	r3, r3
 8004612:	69ba      	ldr	r2, [r7, #24]
 8004614:	4013      	ands	r3, r2
 8004616:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	091b      	lsrs	r3, r3, #4
 800461e:	f003 0201 	and.w	r2, r3, #1
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	fa02 f303 	lsl.w	r3, r2, r3
 8004628:	69ba      	ldr	r2, [r7, #24]
 800462a:	4313      	orrs	r3, r2
 800462c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	69ba      	ldr	r2, [r7, #24]
 8004632:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f003 0303 	and.w	r3, r3, #3
 800463c:	2b03      	cmp	r3, #3
 800463e:	d017      	beq.n	8004670 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004646:	69fb      	ldr	r3, [r7, #28]
 8004648:	005b      	lsls	r3, r3, #1
 800464a:	2203      	movs	r2, #3
 800464c:	fa02 f303 	lsl.w	r3, r2, r3
 8004650:	43db      	mvns	r3, r3
 8004652:	69ba      	ldr	r2, [r7, #24]
 8004654:	4013      	ands	r3, r2
 8004656:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	689a      	ldr	r2, [r3, #8]
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	005b      	lsls	r3, r3, #1
 8004660:	fa02 f303 	lsl.w	r3, r2, r3
 8004664:	69ba      	ldr	r2, [r7, #24]
 8004666:	4313      	orrs	r3, r2
 8004668:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	69ba      	ldr	r2, [r7, #24]
 800466e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	f003 0303 	and.w	r3, r3, #3
 8004678:	2b02      	cmp	r3, #2
 800467a:	d123      	bne.n	80046c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800467c:	69fb      	ldr	r3, [r7, #28]
 800467e:	08da      	lsrs	r2, r3, #3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	3208      	adds	r2, #8
 8004684:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004688:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	f003 0307 	and.w	r3, r3, #7
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	220f      	movs	r2, #15
 8004694:	fa02 f303 	lsl.w	r3, r2, r3
 8004698:	43db      	mvns	r3, r3
 800469a:	69ba      	ldr	r2, [r7, #24]
 800469c:	4013      	ands	r3, r2
 800469e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	691a      	ldr	r2, [r3, #16]
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	f003 0307 	and.w	r3, r3, #7
 80046aa:	009b      	lsls	r3, r3, #2
 80046ac:	fa02 f303 	lsl.w	r3, r2, r3
 80046b0:	69ba      	ldr	r2, [r7, #24]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	08da      	lsrs	r2, r3, #3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	3208      	adds	r2, #8
 80046be:	69b9      	ldr	r1, [r7, #24]
 80046c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	005b      	lsls	r3, r3, #1
 80046ce:	2203      	movs	r2, #3
 80046d0:	fa02 f303 	lsl.w	r3, r2, r3
 80046d4:	43db      	mvns	r3, r3
 80046d6:	69ba      	ldr	r2, [r7, #24]
 80046d8:	4013      	ands	r3, r2
 80046da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f003 0203 	and.w	r2, r3, #3
 80046e4:	69fb      	ldr	r3, [r7, #28]
 80046e6:	005b      	lsls	r3, r3, #1
 80046e8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ec:	69ba      	ldr	r2, [r7, #24]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	69ba      	ldr	r2, [r7, #24]
 80046f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004700:	2b00      	cmp	r3, #0
 8004702:	f000 80ae 	beq.w	8004862 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004706:	2300      	movs	r3, #0
 8004708:	60fb      	str	r3, [r7, #12]
 800470a:	4b5d      	ldr	r3, [pc, #372]	@ (8004880 <HAL_GPIO_Init+0x300>)
 800470c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800470e:	4a5c      	ldr	r2, [pc, #368]	@ (8004880 <HAL_GPIO_Init+0x300>)
 8004710:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004714:	6453      	str	r3, [r2, #68]	@ 0x44
 8004716:	4b5a      	ldr	r3, [pc, #360]	@ (8004880 <HAL_GPIO_Init+0x300>)
 8004718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800471a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800471e:	60fb      	str	r3, [r7, #12]
 8004720:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004722:	4a58      	ldr	r2, [pc, #352]	@ (8004884 <HAL_GPIO_Init+0x304>)
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	089b      	lsrs	r3, r3, #2
 8004728:	3302      	adds	r3, #2
 800472a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800472e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	f003 0303 	and.w	r3, r3, #3
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	220f      	movs	r2, #15
 800473a:	fa02 f303 	lsl.w	r3, r2, r3
 800473e:	43db      	mvns	r3, r3
 8004740:	69ba      	ldr	r2, [r7, #24]
 8004742:	4013      	ands	r3, r2
 8004744:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a4f      	ldr	r2, [pc, #316]	@ (8004888 <HAL_GPIO_Init+0x308>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d025      	beq.n	800479a <HAL_GPIO_Init+0x21a>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a4e      	ldr	r2, [pc, #312]	@ (800488c <HAL_GPIO_Init+0x30c>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d01f      	beq.n	8004796 <HAL_GPIO_Init+0x216>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a4d      	ldr	r2, [pc, #308]	@ (8004890 <HAL_GPIO_Init+0x310>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d019      	beq.n	8004792 <HAL_GPIO_Init+0x212>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a4c      	ldr	r2, [pc, #304]	@ (8004894 <HAL_GPIO_Init+0x314>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d013      	beq.n	800478e <HAL_GPIO_Init+0x20e>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a4b      	ldr	r2, [pc, #300]	@ (8004898 <HAL_GPIO_Init+0x318>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d00d      	beq.n	800478a <HAL_GPIO_Init+0x20a>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a4a      	ldr	r2, [pc, #296]	@ (800489c <HAL_GPIO_Init+0x31c>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d007      	beq.n	8004786 <HAL_GPIO_Init+0x206>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a49      	ldr	r2, [pc, #292]	@ (80048a0 <HAL_GPIO_Init+0x320>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d101      	bne.n	8004782 <HAL_GPIO_Init+0x202>
 800477e:	2306      	movs	r3, #6
 8004780:	e00c      	b.n	800479c <HAL_GPIO_Init+0x21c>
 8004782:	2307      	movs	r3, #7
 8004784:	e00a      	b.n	800479c <HAL_GPIO_Init+0x21c>
 8004786:	2305      	movs	r3, #5
 8004788:	e008      	b.n	800479c <HAL_GPIO_Init+0x21c>
 800478a:	2304      	movs	r3, #4
 800478c:	e006      	b.n	800479c <HAL_GPIO_Init+0x21c>
 800478e:	2303      	movs	r3, #3
 8004790:	e004      	b.n	800479c <HAL_GPIO_Init+0x21c>
 8004792:	2302      	movs	r3, #2
 8004794:	e002      	b.n	800479c <HAL_GPIO_Init+0x21c>
 8004796:	2301      	movs	r3, #1
 8004798:	e000      	b.n	800479c <HAL_GPIO_Init+0x21c>
 800479a:	2300      	movs	r3, #0
 800479c:	69fa      	ldr	r2, [r7, #28]
 800479e:	f002 0203 	and.w	r2, r2, #3
 80047a2:	0092      	lsls	r2, r2, #2
 80047a4:	4093      	lsls	r3, r2
 80047a6:	69ba      	ldr	r2, [r7, #24]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80047ac:	4935      	ldr	r1, [pc, #212]	@ (8004884 <HAL_GPIO_Init+0x304>)
 80047ae:	69fb      	ldr	r3, [r7, #28]
 80047b0:	089b      	lsrs	r3, r3, #2
 80047b2:	3302      	adds	r3, #2
 80047b4:	69ba      	ldr	r2, [r7, #24]
 80047b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80047ba:	4b3a      	ldr	r3, [pc, #232]	@ (80048a4 <HAL_GPIO_Init+0x324>)
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	43db      	mvns	r3, r3
 80047c4:	69ba      	ldr	r2, [r7, #24]
 80047c6:	4013      	ands	r3, r2
 80047c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d003      	beq.n	80047de <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	4313      	orrs	r3, r2
 80047dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80047de:	4a31      	ldr	r2, [pc, #196]	@ (80048a4 <HAL_GPIO_Init+0x324>)
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80047e4:	4b2f      	ldr	r3, [pc, #188]	@ (80048a4 <HAL_GPIO_Init+0x324>)
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	43db      	mvns	r3, r3
 80047ee:	69ba      	ldr	r2, [r7, #24]
 80047f0:	4013      	ands	r3, r2
 80047f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d003      	beq.n	8004808 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004800:	69ba      	ldr	r2, [r7, #24]
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	4313      	orrs	r3, r2
 8004806:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004808:	4a26      	ldr	r2, [pc, #152]	@ (80048a4 <HAL_GPIO_Init+0x324>)
 800480a:	69bb      	ldr	r3, [r7, #24]
 800480c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800480e:	4b25      	ldr	r3, [pc, #148]	@ (80048a4 <HAL_GPIO_Init+0x324>)
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	43db      	mvns	r3, r3
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	4013      	ands	r3, r2
 800481c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004826:	2b00      	cmp	r3, #0
 8004828:	d003      	beq.n	8004832 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800482a:	69ba      	ldr	r2, [r7, #24]
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	4313      	orrs	r3, r2
 8004830:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004832:	4a1c      	ldr	r2, [pc, #112]	@ (80048a4 <HAL_GPIO_Init+0x324>)
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004838:	4b1a      	ldr	r3, [pc, #104]	@ (80048a4 <HAL_GPIO_Init+0x324>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	43db      	mvns	r3, r3
 8004842:	69ba      	ldr	r2, [r7, #24]
 8004844:	4013      	ands	r3, r2
 8004846:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004850:	2b00      	cmp	r3, #0
 8004852:	d003      	beq.n	800485c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004854:	69ba      	ldr	r2, [r7, #24]
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	4313      	orrs	r3, r2
 800485a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800485c:	4a11      	ldr	r2, [pc, #68]	@ (80048a4 <HAL_GPIO_Init+0x324>)
 800485e:	69bb      	ldr	r3, [r7, #24]
 8004860:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	3301      	adds	r3, #1
 8004866:	61fb      	str	r3, [r7, #28]
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	2b0f      	cmp	r3, #15
 800486c:	f67f ae96 	bls.w	800459c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004870:	bf00      	nop
 8004872:	bf00      	nop
 8004874:	3724      	adds	r7, #36	@ 0x24
 8004876:	46bd      	mov	sp, r7
 8004878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487c:	4770      	bx	lr
 800487e:	bf00      	nop
 8004880:	40023800 	.word	0x40023800
 8004884:	40013800 	.word	0x40013800
 8004888:	40020000 	.word	0x40020000
 800488c:	40020400 	.word	0x40020400
 8004890:	40020800 	.word	0x40020800
 8004894:	40020c00 	.word	0x40020c00
 8004898:	40021000 	.word	0x40021000
 800489c:	40021400 	.word	0x40021400
 80048a0:	40021800 	.word	0x40021800
 80048a4:	40013c00 	.word	0x40013c00

080048a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b085      	sub	sp, #20
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	460b      	mov	r3, r1
 80048b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	691a      	ldr	r2, [r3, #16]
 80048b8:	887b      	ldrh	r3, [r7, #2]
 80048ba:	4013      	ands	r3, r2
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d002      	beq.n	80048c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80048c0:	2301      	movs	r3, #1
 80048c2:	73fb      	strb	r3, [r7, #15]
 80048c4:	e001      	b.n	80048ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80048c6:	2300      	movs	r3, #0
 80048c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80048ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3714      	adds	r7, #20
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048d8:	b480      	push	{r7}
 80048da:	b083      	sub	sp, #12
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	460b      	mov	r3, r1
 80048e2:	807b      	strh	r3, [r7, #2]
 80048e4:	4613      	mov	r3, r2
 80048e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80048e8:	787b      	ldrb	r3, [r7, #1]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d003      	beq.n	80048f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048ee:	887a      	ldrh	r2, [r7, #2]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80048f4:	e003      	b.n	80048fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80048f6:	887b      	ldrh	r3, [r7, #2]
 80048f8:	041a      	lsls	r2, r3, #16
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	619a      	str	r2, [r3, #24]
}
 80048fe:	bf00      	nop
 8004900:	370c      	adds	r7, #12
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
	...

0800490c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b082      	sub	sp, #8
 8004910:	af00      	add	r7, sp, #0
 8004912:	4603      	mov	r3, r0
 8004914:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004916:	4b08      	ldr	r3, [pc, #32]	@ (8004938 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004918:	695a      	ldr	r2, [r3, #20]
 800491a:	88fb      	ldrh	r3, [r7, #6]
 800491c:	4013      	ands	r3, r2
 800491e:	2b00      	cmp	r3, #0
 8004920:	d006      	beq.n	8004930 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004922:	4a05      	ldr	r2, [pc, #20]	@ (8004938 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004924:	88fb      	ldrh	r3, [r7, #6]
 8004926:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004928:	88fb      	ldrh	r3, [r7, #6]
 800492a:	4618      	mov	r0, r3
 800492c:	f000 f806 	bl	800493c <HAL_GPIO_EXTI_Callback>
  }
}
 8004930:	bf00      	nop
 8004932:	3708      	adds	r7, #8
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	40013c00 	.word	0x40013c00

0800493c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	4603      	mov	r3, r0
 8004944:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004946:	bf00      	nop
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr
	...

08004954 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b084      	sub	sp, #16
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d101      	bne.n	8004968 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	e0cc      	b.n	8004b02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004968:	4b68      	ldr	r3, [pc, #416]	@ (8004b0c <HAL_RCC_ClockConfig+0x1b8>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 030f 	and.w	r3, r3, #15
 8004970:	683a      	ldr	r2, [r7, #0]
 8004972:	429a      	cmp	r2, r3
 8004974:	d90c      	bls.n	8004990 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004976:	4b65      	ldr	r3, [pc, #404]	@ (8004b0c <HAL_RCC_ClockConfig+0x1b8>)
 8004978:	683a      	ldr	r2, [r7, #0]
 800497a:	b2d2      	uxtb	r2, r2
 800497c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800497e:	4b63      	ldr	r3, [pc, #396]	@ (8004b0c <HAL_RCC_ClockConfig+0x1b8>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 030f 	and.w	r3, r3, #15
 8004986:	683a      	ldr	r2, [r7, #0]
 8004988:	429a      	cmp	r2, r3
 800498a:	d001      	beq.n	8004990 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	e0b8      	b.n	8004b02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0302 	and.w	r3, r3, #2
 8004998:	2b00      	cmp	r3, #0
 800499a:	d020      	beq.n	80049de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0304 	and.w	r3, r3, #4
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d005      	beq.n	80049b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049a8:	4b59      	ldr	r3, [pc, #356]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	4a58      	ldr	r2, [pc, #352]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 80049ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80049b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0308 	and.w	r3, r3, #8
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d005      	beq.n	80049cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049c0:	4b53      	ldr	r3, [pc, #332]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	4a52      	ldr	r2, [pc, #328]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 80049c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80049ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049cc:	4b50      	ldr	r3, [pc, #320]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	494d      	ldr	r1, [pc, #308]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 80049da:	4313      	orrs	r3, r2
 80049dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0301 	and.w	r3, r3, #1
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d044      	beq.n	8004a74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d107      	bne.n	8004a02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049f2:	4b47      	ldr	r3, [pc, #284]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d119      	bne.n	8004a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e07f      	b.n	8004b02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	685b      	ldr	r3, [r3, #4]
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	d003      	beq.n	8004a12 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a0e:	2b03      	cmp	r3, #3
 8004a10:	d107      	bne.n	8004a22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a12:	4b3f      	ldr	r3, [pc, #252]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d109      	bne.n	8004a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e06f      	b.n	8004b02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a22:	4b3b      	ldr	r3, [pc, #236]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 0302 	and.w	r3, r3, #2
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e067      	b.n	8004b02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a32:	4b37      	ldr	r3, [pc, #220]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f023 0203 	bic.w	r2, r3, #3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	4934      	ldr	r1, [pc, #208]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a44:	f7ff fbc8 	bl	80041d8 <HAL_GetTick>
 8004a48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a4a:	e00a      	b.n	8004a62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a4c:	f7ff fbc4 	bl	80041d8 <HAL_GetTick>
 8004a50:	4602      	mov	r2, r0
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d901      	bls.n	8004a62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e04f      	b.n	8004b02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a62:	4b2b      	ldr	r3, [pc, #172]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f003 020c 	and.w	r2, r3, #12
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d1eb      	bne.n	8004a4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a74:	4b25      	ldr	r3, [pc, #148]	@ (8004b0c <HAL_RCC_ClockConfig+0x1b8>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 030f 	and.w	r3, r3, #15
 8004a7c:	683a      	ldr	r2, [r7, #0]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d20c      	bcs.n	8004a9c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a82:	4b22      	ldr	r3, [pc, #136]	@ (8004b0c <HAL_RCC_ClockConfig+0x1b8>)
 8004a84:	683a      	ldr	r2, [r7, #0]
 8004a86:	b2d2      	uxtb	r2, r2
 8004a88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a8a:	4b20      	ldr	r3, [pc, #128]	@ (8004b0c <HAL_RCC_ClockConfig+0x1b8>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 030f 	and.w	r3, r3, #15
 8004a92:	683a      	ldr	r2, [r7, #0]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d001      	beq.n	8004a9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	e032      	b.n	8004b02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 0304 	and.w	r3, r3, #4
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d008      	beq.n	8004aba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004aa8:	4b19      	ldr	r3, [pc, #100]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 8004aaa:	689b      	ldr	r3, [r3, #8]
 8004aac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	4916      	ldr	r1, [pc, #88]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 0308 	and.w	r3, r3, #8
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d009      	beq.n	8004ada <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ac6:	4b12      	ldr	r3, [pc, #72]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	00db      	lsls	r3, r3, #3
 8004ad4:	490e      	ldr	r1, [pc, #56]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ada:	f000 f855 	bl	8004b88 <HAL_RCC_GetSysClockFreq>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	4b0b      	ldr	r3, [pc, #44]	@ (8004b10 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae2:	689b      	ldr	r3, [r3, #8]
 8004ae4:	091b      	lsrs	r3, r3, #4
 8004ae6:	f003 030f 	and.w	r3, r3, #15
 8004aea:	490a      	ldr	r1, [pc, #40]	@ (8004b14 <HAL_RCC_ClockConfig+0x1c0>)
 8004aec:	5ccb      	ldrb	r3, [r1, r3]
 8004aee:	fa22 f303 	lsr.w	r3, r2, r3
 8004af2:	4a09      	ldr	r2, [pc, #36]	@ (8004b18 <HAL_RCC_ClockConfig+0x1c4>)
 8004af4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004af6:	4b09      	ldr	r3, [pc, #36]	@ (8004b1c <HAL_RCC_ClockConfig+0x1c8>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4618      	mov	r0, r3
 8004afc:	f7ff fb28 	bl	8004150 <HAL_InitTick>

  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3710      	adds	r7, #16
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	40023c00 	.word	0x40023c00
 8004b10:	40023800 	.word	0x40023800
 8004b14:	080092dc 	.word	0x080092dc
 8004b18:	20000164 	.word	0x20000164
 8004b1c:	20000168 	.word	0x20000168

08004b20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b24:	4b03      	ldr	r3, [pc, #12]	@ (8004b34 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b26:	681b      	ldr	r3, [r3, #0]
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	20000164 	.word	0x20000164

08004b38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b3c:	f7ff fff0 	bl	8004b20 <HAL_RCC_GetHCLKFreq>
 8004b40:	4602      	mov	r2, r0
 8004b42:	4b05      	ldr	r3, [pc, #20]	@ (8004b58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	0a9b      	lsrs	r3, r3, #10
 8004b48:	f003 0307 	and.w	r3, r3, #7
 8004b4c:	4903      	ldr	r1, [pc, #12]	@ (8004b5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b4e:	5ccb      	ldrb	r3, [r1, r3]
 8004b50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	40023800 	.word	0x40023800
 8004b5c:	080092ec 	.word	0x080092ec

08004b60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b64:	f7ff ffdc 	bl	8004b20 <HAL_RCC_GetHCLKFreq>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	4b05      	ldr	r3, [pc, #20]	@ (8004b80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	0b5b      	lsrs	r3, r3, #13
 8004b70:	f003 0307 	and.w	r3, r3, #7
 8004b74:	4903      	ldr	r1, [pc, #12]	@ (8004b84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b76:	5ccb      	ldrb	r3, [r1, r3]
 8004b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	40023800 	.word	0x40023800
 8004b84:	080092ec 	.word	0x080092ec

08004b88 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b8c:	b0ae      	sub	sp, #184	@ 0xb8
 8004b8e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004b90:	2300      	movs	r3, #0
 8004b92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8004b96:	2300      	movs	r3, #0
 8004b98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bae:	4bcb      	ldr	r3, [pc, #812]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x354>)
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f003 030c 	and.w	r3, r3, #12
 8004bb6:	2b0c      	cmp	r3, #12
 8004bb8:	f200 8206 	bhi.w	8004fc8 <HAL_RCC_GetSysClockFreq+0x440>
 8004bbc:	a201      	add	r2, pc, #4	@ (adr r2, 8004bc4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8004bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bc2:	bf00      	nop
 8004bc4:	08004bf9 	.word	0x08004bf9
 8004bc8:	08004fc9 	.word	0x08004fc9
 8004bcc:	08004fc9 	.word	0x08004fc9
 8004bd0:	08004fc9 	.word	0x08004fc9
 8004bd4:	08004c01 	.word	0x08004c01
 8004bd8:	08004fc9 	.word	0x08004fc9
 8004bdc:	08004fc9 	.word	0x08004fc9
 8004be0:	08004fc9 	.word	0x08004fc9
 8004be4:	08004c09 	.word	0x08004c09
 8004be8:	08004fc9 	.word	0x08004fc9
 8004bec:	08004fc9 	.word	0x08004fc9
 8004bf0:	08004fc9 	.word	0x08004fc9
 8004bf4:	08004df9 	.word	0x08004df9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004bf8:	4bb9      	ldr	r3, [pc, #740]	@ (8004ee0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004bfa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004bfe:	e1e7      	b.n	8004fd0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c00:	4bb8      	ldr	r3, [pc, #736]	@ (8004ee4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004c02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004c06:	e1e3      	b.n	8004fd0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c08:	4bb4      	ldr	r3, [pc, #720]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x354>)
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c14:	4bb1      	ldr	r3, [pc, #708]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x354>)
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d071      	beq.n	8004d04 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c20:	4bae      	ldr	r3, [pc, #696]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x354>)
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	099b      	lsrs	r3, r3, #6
 8004c26:	2200      	movs	r2, #0
 8004c28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004c2c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004c30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004c34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c38:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004c42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004c46:	4622      	mov	r2, r4
 8004c48:	462b      	mov	r3, r5
 8004c4a:	f04f 0000 	mov.w	r0, #0
 8004c4e:	f04f 0100 	mov.w	r1, #0
 8004c52:	0159      	lsls	r1, r3, #5
 8004c54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c58:	0150      	lsls	r0, r2, #5
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	4621      	mov	r1, r4
 8004c60:	1a51      	subs	r1, r2, r1
 8004c62:	6439      	str	r1, [r7, #64]	@ 0x40
 8004c64:	4629      	mov	r1, r5
 8004c66:	eb63 0301 	sbc.w	r3, r3, r1
 8004c6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c6c:	f04f 0200 	mov.w	r2, #0
 8004c70:	f04f 0300 	mov.w	r3, #0
 8004c74:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8004c78:	4649      	mov	r1, r9
 8004c7a:	018b      	lsls	r3, r1, #6
 8004c7c:	4641      	mov	r1, r8
 8004c7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c82:	4641      	mov	r1, r8
 8004c84:	018a      	lsls	r2, r1, #6
 8004c86:	4641      	mov	r1, r8
 8004c88:	1a51      	subs	r1, r2, r1
 8004c8a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004c8c:	4649      	mov	r1, r9
 8004c8e:	eb63 0301 	sbc.w	r3, r3, r1
 8004c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c94:	f04f 0200 	mov.w	r2, #0
 8004c98:	f04f 0300 	mov.w	r3, #0
 8004c9c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8004ca0:	4649      	mov	r1, r9
 8004ca2:	00cb      	lsls	r3, r1, #3
 8004ca4:	4641      	mov	r1, r8
 8004ca6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004caa:	4641      	mov	r1, r8
 8004cac:	00ca      	lsls	r2, r1, #3
 8004cae:	4610      	mov	r0, r2
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	4622      	mov	r2, r4
 8004cb6:	189b      	adds	r3, r3, r2
 8004cb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cba:	462b      	mov	r3, r5
 8004cbc:	460a      	mov	r2, r1
 8004cbe:	eb42 0303 	adc.w	r3, r2, r3
 8004cc2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cc4:	f04f 0200 	mov.w	r2, #0
 8004cc8:	f04f 0300 	mov.w	r3, #0
 8004ccc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004cd0:	4629      	mov	r1, r5
 8004cd2:	024b      	lsls	r3, r1, #9
 8004cd4:	4621      	mov	r1, r4
 8004cd6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004cda:	4621      	mov	r1, r4
 8004cdc:	024a      	lsls	r2, r1, #9
 8004cde:	4610      	mov	r0, r2
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004cec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004cf0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004cf4:	f7fb fae4 	bl	80002c0 <__aeabi_uldivmod>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	460b      	mov	r3, r1
 8004cfc:	4613      	mov	r3, r2
 8004cfe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d02:	e067      	b.n	8004dd4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d04:	4b75      	ldr	r3, [pc, #468]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x354>)
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	099b      	lsrs	r3, r3, #6
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004d10:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004d14:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004d18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004d1e:	2300      	movs	r3, #0
 8004d20:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004d22:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004d26:	4622      	mov	r2, r4
 8004d28:	462b      	mov	r3, r5
 8004d2a:	f04f 0000 	mov.w	r0, #0
 8004d2e:	f04f 0100 	mov.w	r1, #0
 8004d32:	0159      	lsls	r1, r3, #5
 8004d34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d38:	0150      	lsls	r0, r2, #5
 8004d3a:	4602      	mov	r2, r0
 8004d3c:	460b      	mov	r3, r1
 8004d3e:	4621      	mov	r1, r4
 8004d40:	1a51      	subs	r1, r2, r1
 8004d42:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004d44:	4629      	mov	r1, r5
 8004d46:	eb63 0301 	sbc.w	r3, r3, r1
 8004d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d4c:	f04f 0200 	mov.w	r2, #0
 8004d50:	f04f 0300 	mov.w	r3, #0
 8004d54:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004d58:	4649      	mov	r1, r9
 8004d5a:	018b      	lsls	r3, r1, #6
 8004d5c:	4641      	mov	r1, r8
 8004d5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d62:	4641      	mov	r1, r8
 8004d64:	018a      	lsls	r2, r1, #6
 8004d66:	4641      	mov	r1, r8
 8004d68:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d6c:	4649      	mov	r1, r9
 8004d6e:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d72:	f04f 0200 	mov.w	r2, #0
 8004d76:	f04f 0300 	mov.w	r3, #0
 8004d7a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004d7e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004d82:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004d86:	4692      	mov	sl, r2
 8004d88:	469b      	mov	fp, r3
 8004d8a:	4623      	mov	r3, r4
 8004d8c:	eb1a 0303 	adds.w	r3, sl, r3
 8004d90:	623b      	str	r3, [r7, #32]
 8004d92:	462b      	mov	r3, r5
 8004d94:	eb4b 0303 	adc.w	r3, fp, r3
 8004d98:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d9a:	f04f 0200 	mov.w	r2, #0
 8004d9e:	f04f 0300 	mov.w	r3, #0
 8004da2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004da6:	4629      	mov	r1, r5
 8004da8:	028b      	lsls	r3, r1, #10
 8004daa:	4621      	mov	r1, r4
 8004dac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004db0:	4621      	mov	r1, r4
 8004db2:	028a      	lsls	r2, r1, #10
 8004db4:	4610      	mov	r0, r2
 8004db6:	4619      	mov	r1, r3
 8004db8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	673b      	str	r3, [r7, #112]	@ 0x70
 8004dc0:	677a      	str	r2, [r7, #116]	@ 0x74
 8004dc2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004dc6:	f7fb fa7b 	bl	80002c0 <__aeabi_uldivmod>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	460b      	mov	r3, r1
 8004dce:	4613      	mov	r3, r2
 8004dd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004dd4:	4b41      	ldr	r3, [pc, #260]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x354>)
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	0c1b      	lsrs	r3, r3, #16
 8004dda:	f003 0303 	and.w	r3, r3, #3
 8004dde:	3301      	adds	r3, #1
 8004de0:	005b      	lsls	r3, r3, #1
 8004de2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004de6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004dea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8004df2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004df6:	e0eb      	b.n	8004fd0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004df8:	4b38      	ldr	r3, [pc, #224]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x354>)
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e04:	4b35      	ldr	r3, [pc, #212]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x354>)
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d06b      	beq.n	8004ee8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e10:	4b32      	ldr	r3, [pc, #200]	@ (8004edc <HAL_RCC_GetSysClockFreq+0x354>)
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	099b      	lsrs	r3, r3, #6
 8004e16:	2200      	movs	r2, #0
 8004e18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004e1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e22:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e24:	2300      	movs	r3, #0
 8004e26:	667b      	str	r3, [r7, #100]	@ 0x64
 8004e28:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004e2c:	4622      	mov	r2, r4
 8004e2e:	462b      	mov	r3, r5
 8004e30:	f04f 0000 	mov.w	r0, #0
 8004e34:	f04f 0100 	mov.w	r1, #0
 8004e38:	0159      	lsls	r1, r3, #5
 8004e3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e3e:	0150      	lsls	r0, r2, #5
 8004e40:	4602      	mov	r2, r0
 8004e42:	460b      	mov	r3, r1
 8004e44:	4621      	mov	r1, r4
 8004e46:	1a51      	subs	r1, r2, r1
 8004e48:	61b9      	str	r1, [r7, #24]
 8004e4a:	4629      	mov	r1, r5
 8004e4c:	eb63 0301 	sbc.w	r3, r3, r1
 8004e50:	61fb      	str	r3, [r7, #28]
 8004e52:	f04f 0200 	mov.w	r2, #0
 8004e56:	f04f 0300 	mov.w	r3, #0
 8004e5a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004e5e:	4659      	mov	r1, fp
 8004e60:	018b      	lsls	r3, r1, #6
 8004e62:	4651      	mov	r1, sl
 8004e64:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e68:	4651      	mov	r1, sl
 8004e6a:	018a      	lsls	r2, r1, #6
 8004e6c:	4651      	mov	r1, sl
 8004e6e:	ebb2 0801 	subs.w	r8, r2, r1
 8004e72:	4659      	mov	r1, fp
 8004e74:	eb63 0901 	sbc.w	r9, r3, r1
 8004e78:	f04f 0200 	mov.w	r2, #0
 8004e7c:	f04f 0300 	mov.w	r3, #0
 8004e80:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004e84:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004e88:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004e8c:	4690      	mov	r8, r2
 8004e8e:	4699      	mov	r9, r3
 8004e90:	4623      	mov	r3, r4
 8004e92:	eb18 0303 	adds.w	r3, r8, r3
 8004e96:	613b      	str	r3, [r7, #16]
 8004e98:	462b      	mov	r3, r5
 8004e9a:	eb49 0303 	adc.w	r3, r9, r3
 8004e9e:	617b      	str	r3, [r7, #20]
 8004ea0:	f04f 0200 	mov.w	r2, #0
 8004ea4:	f04f 0300 	mov.w	r3, #0
 8004ea8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004eac:	4629      	mov	r1, r5
 8004eae:	024b      	lsls	r3, r1, #9
 8004eb0:	4621      	mov	r1, r4
 8004eb2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004eb6:	4621      	mov	r1, r4
 8004eb8:	024a      	lsls	r2, r1, #9
 8004eba:	4610      	mov	r0, r2
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ec6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004ec8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004ecc:	f7fb f9f8 	bl	80002c0 <__aeabi_uldivmod>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	460b      	mov	r3, r1
 8004ed4:	4613      	mov	r3, r2
 8004ed6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004eda:	e065      	b.n	8004fa8 <HAL_RCC_GetSysClockFreq+0x420>
 8004edc:	40023800 	.word	0x40023800
 8004ee0:	00f42400 	.word	0x00f42400
 8004ee4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ee8:	4b3d      	ldr	r3, [pc, #244]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x458>)
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	099b      	lsrs	r3, r3, #6
 8004eee:	2200      	movs	r2, #0
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	4611      	mov	r1, r2
 8004ef4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004ef8:	653b      	str	r3, [r7, #80]	@ 0x50
 8004efa:	2300      	movs	r3, #0
 8004efc:	657b      	str	r3, [r7, #84]	@ 0x54
 8004efe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004f02:	4642      	mov	r2, r8
 8004f04:	464b      	mov	r3, r9
 8004f06:	f04f 0000 	mov.w	r0, #0
 8004f0a:	f04f 0100 	mov.w	r1, #0
 8004f0e:	0159      	lsls	r1, r3, #5
 8004f10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f14:	0150      	lsls	r0, r2, #5
 8004f16:	4602      	mov	r2, r0
 8004f18:	460b      	mov	r3, r1
 8004f1a:	4641      	mov	r1, r8
 8004f1c:	1a51      	subs	r1, r2, r1
 8004f1e:	60b9      	str	r1, [r7, #8]
 8004f20:	4649      	mov	r1, r9
 8004f22:	eb63 0301 	sbc.w	r3, r3, r1
 8004f26:	60fb      	str	r3, [r7, #12]
 8004f28:	f04f 0200 	mov.w	r2, #0
 8004f2c:	f04f 0300 	mov.w	r3, #0
 8004f30:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004f34:	4659      	mov	r1, fp
 8004f36:	018b      	lsls	r3, r1, #6
 8004f38:	4651      	mov	r1, sl
 8004f3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004f3e:	4651      	mov	r1, sl
 8004f40:	018a      	lsls	r2, r1, #6
 8004f42:	4651      	mov	r1, sl
 8004f44:	1a54      	subs	r4, r2, r1
 8004f46:	4659      	mov	r1, fp
 8004f48:	eb63 0501 	sbc.w	r5, r3, r1
 8004f4c:	f04f 0200 	mov.w	r2, #0
 8004f50:	f04f 0300 	mov.w	r3, #0
 8004f54:	00eb      	lsls	r3, r5, #3
 8004f56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f5a:	00e2      	lsls	r2, r4, #3
 8004f5c:	4614      	mov	r4, r2
 8004f5e:	461d      	mov	r5, r3
 8004f60:	4643      	mov	r3, r8
 8004f62:	18e3      	adds	r3, r4, r3
 8004f64:	603b      	str	r3, [r7, #0]
 8004f66:	464b      	mov	r3, r9
 8004f68:	eb45 0303 	adc.w	r3, r5, r3
 8004f6c:	607b      	str	r3, [r7, #4]
 8004f6e:	f04f 0200 	mov.w	r2, #0
 8004f72:	f04f 0300 	mov.w	r3, #0
 8004f76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f7a:	4629      	mov	r1, r5
 8004f7c:	028b      	lsls	r3, r1, #10
 8004f7e:	4621      	mov	r1, r4
 8004f80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f84:	4621      	mov	r1, r4
 8004f86:	028a      	lsls	r2, r1, #10
 8004f88:	4610      	mov	r0, r2
 8004f8a:	4619      	mov	r1, r3
 8004f8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f90:	2200      	movs	r2, #0
 8004f92:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f94:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004f96:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004f9a:	f7fb f991 	bl	80002c0 <__aeabi_uldivmod>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	460b      	mov	r3, r1
 8004fa2:	4613      	mov	r3, r2
 8004fa4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004fa8:	4b0d      	ldr	r3, [pc, #52]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x458>)
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	0f1b      	lsrs	r3, r3, #28
 8004fae:	f003 0307 	and.w	r3, r3, #7
 8004fb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004fb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004fba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004fc6:	e003      	b.n	8004fd0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fc8:	4b06      	ldr	r3, [pc, #24]	@ (8004fe4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004fca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004fce:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fd0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	37b8      	adds	r7, #184	@ 0xb8
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fde:	bf00      	nop
 8004fe0:	40023800 	.word	0x40023800
 8004fe4:	00f42400 	.word	0x00f42400

08004fe8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b086      	sub	sp, #24
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d101      	bne.n	8004ffa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e28d      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 0301 	and.w	r3, r3, #1
 8005002:	2b00      	cmp	r3, #0
 8005004:	f000 8083 	beq.w	800510e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005008:	4b94      	ldr	r3, [pc, #592]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 800500a:	689b      	ldr	r3, [r3, #8]
 800500c:	f003 030c 	and.w	r3, r3, #12
 8005010:	2b04      	cmp	r3, #4
 8005012:	d019      	beq.n	8005048 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005014:	4b91      	ldr	r3, [pc, #580]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	f003 030c 	and.w	r3, r3, #12
        || \
 800501c:	2b08      	cmp	r3, #8
 800501e:	d106      	bne.n	800502e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005020:	4b8e      	ldr	r3, [pc, #568]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005028:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800502c:	d00c      	beq.n	8005048 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800502e:	4b8b      	ldr	r3, [pc, #556]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005036:	2b0c      	cmp	r3, #12
 8005038:	d112      	bne.n	8005060 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800503a:	4b88      	ldr	r3, [pc, #544]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005042:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005046:	d10b      	bne.n	8005060 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005048:	4b84      	ldr	r3, [pc, #528]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005050:	2b00      	cmp	r3, #0
 8005052:	d05b      	beq.n	800510c <HAL_RCC_OscConfig+0x124>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d157      	bne.n	800510c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e25a      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005068:	d106      	bne.n	8005078 <HAL_RCC_OscConfig+0x90>
 800506a:	4b7c      	ldr	r3, [pc, #496]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a7b      	ldr	r2, [pc, #492]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 8005070:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005074:	6013      	str	r3, [r2, #0]
 8005076:	e01d      	b.n	80050b4 <HAL_RCC_OscConfig+0xcc>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005080:	d10c      	bne.n	800509c <HAL_RCC_OscConfig+0xb4>
 8005082:	4b76      	ldr	r3, [pc, #472]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a75      	ldr	r2, [pc, #468]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 8005088:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800508c:	6013      	str	r3, [r2, #0]
 800508e:	4b73      	ldr	r3, [pc, #460]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a72      	ldr	r2, [pc, #456]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 8005094:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005098:	6013      	str	r3, [r2, #0]
 800509a:	e00b      	b.n	80050b4 <HAL_RCC_OscConfig+0xcc>
 800509c:	4b6f      	ldr	r3, [pc, #444]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a6e      	ldr	r2, [pc, #440]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 80050a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050a6:	6013      	str	r3, [r2, #0]
 80050a8:	4b6c      	ldr	r3, [pc, #432]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a6b      	ldr	r2, [pc, #428]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 80050ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d013      	beq.n	80050e4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050bc:	f7ff f88c 	bl	80041d8 <HAL_GetTick>
 80050c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050c2:	e008      	b.n	80050d6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050c4:	f7ff f888 	bl	80041d8 <HAL_GetTick>
 80050c8:	4602      	mov	r2, r0
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	2b64      	cmp	r3, #100	@ 0x64
 80050d0:	d901      	bls.n	80050d6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	e21f      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050d6:	4b61      	ldr	r3, [pc, #388]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d0f0      	beq.n	80050c4 <HAL_RCC_OscConfig+0xdc>
 80050e2:	e014      	b.n	800510e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050e4:	f7ff f878 	bl	80041d8 <HAL_GetTick>
 80050e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050ea:	e008      	b.n	80050fe <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050ec:	f7ff f874 	bl	80041d8 <HAL_GetTick>
 80050f0:	4602      	mov	r2, r0
 80050f2:	693b      	ldr	r3, [r7, #16]
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	2b64      	cmp	r3, #100	@ 0x64
 80050f8:	d901      	bls.n	80050fe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80050fa:	2303      	movs	r3, #3
 80050fc:	e20b      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050fe:	4b57      	ldr	r3, [pc, #348]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1f0      	bne.n	80050ec <HAL_RCC_OscConfig+0x104>
 800510a:	e000      	b.n	800510e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800510c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0302 	and.w	r3, r3, #2
 8005116:	2b00      	cmp	r3, #0
 8005118:	d06f      	beq.n	80051fa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800511a:	4b50      	ldr	r3, [pc, #320]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	f003 030c 	and.w	r3, r3, #12
 8005122:	2b00      	cmp	r3, #0
 8005124:	d017      	beq.n	8005156 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005126:	4b4d      	ldr	r3, [pc, #308]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f003 030c 	and.w	r3, r3, #12
        || \
 800512e:	2b08      	cmp	r3, #8
 8005130:	d105      	bne.n	800513e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005132:	4b4a      	ldr	r3, [pc, #296]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00b      	beq.n	8005156 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800513e:	4b47      	ldr	r3, [pc, #284]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005146:	2b0c      	cmp	r3, #12
 8005148:	d11c      	bne.n	8005184 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800514a:	4b44      	ldr	r3, [pc, #272]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005152:	2b00      	cmp	r3, #0
 8005154:	d116      	bne.n	8005184 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005156:	4b41      	ldr	r3, [pc, #260]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0302 	and.w	r3, r3, #2
 800515e:	2b00      	cmp	r3, #0
 8005160:	d005      	beq.n	800516e <HAL_RCC_OscConfig+0x186>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	2b01      	cmp	r3, #1
 8005168:	d001      	beq.n	800516e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e1d3      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800516e:	4b3b      	ldr	r3, [pc, #236]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	00db      	lsls	r3, r3, #3
 800517c:	4937      	ldr	r1, [pc, #220]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 800517e:	4313      	orrs	r3, r2
 8005180:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005182:	e03a      	b.n	80051fa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d020      	beq.n	80051ce <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800518c:	4b34      	ldr	r3, [pc, #208]	@ (8005260 <HAL_RCC_OscConfig+0x278>)
 800518e:	2201      	movs	r2, #1
 8005190:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005192:	f7ff f821 	bl	80041d8 <HAL_GetTick>
 8005196:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005198:	e008      	b.n	80051ac <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800519a:	f7ff f81d 	bl	80041d8 <HAL_GetTick>
 800519e:	4602      	mov	r2, r0
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	2b02      	cmp	r3, #2
 80051a6:	d901      	bls.n	80051ac <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80051a8:	2303      	movs	r3, #3
 80051aa:	e1b4      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051ac:	4b2b      	ldr	r3, [pc, #172]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 0302 	and.w	r3, r3, #2
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d0f0      	beq.n	800519a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051b8:	4b28      	ldr	r3, [pc, #160]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	691b      	ldr	r3, [r3, #16]
 80051c4:	00db      	lsls	r3, r3, #3
 80051c6:	4925      	ldr	r1, [pc, #148]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 80051c8:	4313      	orrs	r3, r2
 80051ca:	600b      	str	r3, [r1, #0]
 80051cc:	e015      	b.n	80051fa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051ce:	4b24      	ldr	r3, [pc, #144]	@ (8005260 <HAL_RCC_OscConfig+0x278>)
 80051d0:	2200      	movs	r2, #0
 80051d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d4:	f7ff f800 	bl	80041d8 <HAL_GetTick>
 80051d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051da:	e008      	b.n	80051ee <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051dc:	f7fe fffc 	bl	80041d8 <HAL_GetTick>
 80051e0:	4602      	mov	r2, r0
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	1ad3      	subs	r3, r2, r3
 80051e6:	2b02      	cmp	r3, #2
 80051e8:	d901      	bls.n	80051ee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	e193      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051ee:	4b1b      	ldr	r3, [pc, #108]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d1f0      	bne.n	80051dc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f003 0308 	and.w	r3, r3, #8
 8005202:	2b00      	cmp	r3, #0
 8005204:	d036      	beq.n	8005274 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d016      	beq.n	800523c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800520e:	4b15      	ldr	r3, [pc, #84]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 8005210:	2201      	movs	r2, #1
 8005212:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005214:	f7fe ffe0 	bl	80041d8 <HAL_GetTick>
 8005218:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800521a:	e008      	b.n	800522e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800521c:	f7fe ffdc 	bl	80041d8 <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	2b02      	cmp	r3, #2
 8005228:	d901      	bls.n	800522e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800522a:	2303      	movs	r3, #3
 800522c:	e173      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800522e:	4b0b      	ldr	r3, [pc, #44]	@ (800525c <HAL_RCC_OscConfig+0x274>)
 8005230:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005232:	f003 0302 	and.w	r3, r3, #2
 8005236:	2b00      	cmp	r3, #0
 8005238:	d0f0      	beq.n	800521c <HAL_RCC_OscConfig+0x234>
 800523a:	e01b      	b.n	8005274 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800523c:	4b09      	ldr	r3, [pc, #36]	@ (8005264 <HAL_RCC_OscConfig+0x27c>)
 800523e:	2200      	movs	r2, #0
 8005240:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005242:	f7fe ffc9 	bl	80041d8 <HAL_GetTick>
 8005246:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005248:	e00e      	b.n	8005268 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800524a:	f7fe ffc5 	bl	80041d8 <HAL_GetTick>
 800524e:	4602      	mov	r2, r0
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	1ad3      	subs	r3, r2, r3
 8005254:	2b02      	cmp	r3, #2
 8005256:	d907      	bls.n	8005268 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005258:	2303      	movs	r3, #3
 800525a:	e15c      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
 800525c:	40023800 	.word	0x40023800
 8005260:	42470000 	.word	0x42470000
 8005264:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005268:	4b8a      	ldr	r3, [pc, #552]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 800526a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d1ea      	bne.n	800524a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f003 0304 	and.w	r3, r3, #4
 800527c:	2b00      	cmp	r3, #0
 800527e:	f000 8097 	beq.w	80053b0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005282:	2300      	movs	r3, #0
 8005284:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005286:	4b83      	ldr	r3, [pc, #524]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 8005288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800528e:	2b00      	cmp	r3, #0
 8005290:	d10f      	bne.n	80052b2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005292:	2300      	movs	r3, #0
 8005294:	60bb      	str	r3, [r7, #8]
 8005296:	4b7f      	ldr	r3, [pc, #508]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 8005298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800529a:	4a7e      	ldr	r2, [pc, #504]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 800529c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80052a2:	4b7c      	ldr	r3, [pc, #496]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 80052a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052aa:	60bb      	str	r3, [r7, #8]
 80052ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052ae:	2301      	movs	r3, #1
 80052b0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052b2:	4b79      	ldr	r3, [pc, #484]	@ (8005498 <HAL_RCC_OscConfig+0x4b0>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d118      	bne.n	80052f0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052be:	4b76      	ldr	r3, [pc, #472]	@ (8005498 <HAL_RCC_OscConfig+0x4b0>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a75      	ldr	r2, [pc, #468]	@ (8005498 <HAL_RCC_OscConfig+0x4b0>)
 80052c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052ca:	f7fe ff85 	bl	80041d8 <HAL_GetTick>
 80052ce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052d0:	e008      	b.n	80052e4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052d2:	f7fe ff81 	bl	80041d8 <HAL_GetTick>
 80052d6:	4602      	mov	r2, r0
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	1ad3      	subs	r3, r2, r3
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d901      	bls.n	80052e4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e118      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052e4:	4b6c      	ldr	r3, [pc, #432]	@ (8005498 <HAL_RCC_OscConfig+0x4b0>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d0f0      	beq.n	80052d2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	689b      	ldr	r3, [r3, #8]
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d106      	bne.n	8005306 <HAL_RCC_OscConfig+0x31e>
 80052f8:	4b66      	ldr	r3, [pc, #408]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 80052fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052fc:	4a65      	ldr	r2, [pc, #404]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 80052fe:	f043 0301 	orr.w	r3, r3, #1
 8005302:	6713      	str	r3, [r2, #112]	@ 0x70
 8005304:	e01c      	b.n	8005340 <HAL_RCC_OscConfig+0x358>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	2b05      	cmp	r3, #5
 800530c:	d10c      	bne.n	8005328 <HAL_RCC_OscConfig+0x340>
 800530e:	4b61      	ldr	r3, [pc, #388]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 8005310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005312:	4a60      	ldr	r2, [pc, #384]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 8005314:	f043 0304 	orr.w	r3, r3, #4
 8005318:	6713      	str	r3, [r2, #112]	@ 0x70
 800531a:	4b5e      	ldr	r3, [pc, #376]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 800531c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800531e:	4a5d      	ldr	r2, [pc, #372]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 8005320:	f043 0301 	orr.w	r3, r3, #1
 8005324:	6713      	str	r3, [r2, #112]	@ 0x70
 8005326:	e00b      	b.n	8005340 <HAL_RCC_OscConfig+0x358>
 8005328:	4b5a      	ldr	r3, [pc, #360]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 800532a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800532c:	4a59      	ldr	r2, [pc, #356]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 800532e:	f023 0301 	bic.w	r3, r3, #1
 8005332:	6713      	str	r3, [r2, #112]	@ 0x70
 8005334:	4b57      	ldr	r3, [pc, #348]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 8005336:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005338:	4a56      	ldr	r2, [pc, #344]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 800533a:	f023 0304 	bic.w	r3, r3, #4
 800533e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d015      	beq.n	8005374 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005348:	f7fe ff46 	bl	80041d8 <HAL_GetTick>
 800534c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800534e:	e00a      	b.n	8005366 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005350:	f7fe ff42 	bl	80041d8 <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800535e:	4293      	cmp	r3, r2
 8005360:	d901      	bls.n	8005366 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e0d7      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005366:	4b4b      	ldr	r3, [pc, #300]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 8005368:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800536a:	f003 0302 	and.w	r3, r3, #2
 800536e:	2b00      	cmp	r3, #0
 8005370:	d0ee      	beq.n	8005350 <HAL_RCC_OscConfig+0x368>
 8005372:	e014      	b.n	800539e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005374:	f7fe ff30 	bl	80041d8 <HAL_GetTick>
 8005378:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800537a:	e00a      	b.n	8005392 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800537c:	f7fe ff2c 	bl	80041d8 <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	f241 3288 	movw	r2, #5000	@ 0x1388
 800538a:	4293      	cmp	r3, r2
 800538c:	d901      	bls.n	8005392 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800538e:	2303      	movs	r3, #3
 8005390:	e0c1      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005392:	4b40      	ldr	r3, [pc, #256]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 8005394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005396:	f003 0302 	and.w	r3, r3, #2
 800539a:	2b00      	cmp	r3, #0
 800539c:	d1ee      	bne.n	800537c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800539e:	7dfb      	ldrb	r3, [r7, #23]
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d105      	bne.n	80053b0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053a4:	4b3b      	ldr	r3, [pc, #236]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 80053a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053a8:	4a3a      	ldr	r2, [pc, #232]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 80053aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053ae:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	699b      	ldr	r3, [r3, #24]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	f000 80ad 	beq.w	8005514 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053ba:	4b36      	ldr	r3, [pc, #216]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f003 030c 	and.w	r3, r3, #12
 80053c2:	2b08      	cmp	r3, #8
 80053c4:	d060      	beq.n	8005488 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	699b      	ldr	r3, [r3, #24]
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d145      	bne.n	800545a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053ce:	4b33      	ldr	r3, [pc, #204]	@ (800549c <HAL_RCC_OscConfig+0x4b4>)
 80053d0:	2200      	movs	r2, #0
 80053d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053d4:	f7fe ff00 	bl	80041d8 <HAL_GetTick>
 80053d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053da:	e008      	b.n	80053ee <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053dc:	f7fe fefc 	bl	80041d8 <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e093      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ee:	4b29      	ldr	r3, [pc, #164]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d1f0      	bne.n	80053dc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	69da      	ldr	r2, [r3, #28]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	431a      	orrs	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005408:	019b      	lsls	r3, r3, #6
 800540a:	431a      	orrs	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005410:	085b      	lsrs	r3, r3, #1
 8005412:	3b01      	subs	r3, #1
 8005414:	041b      	lsls	r3, r3, #16
 8005416:	431a      	orrs	r2, r3
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800541c:	061b      	lsls	r3, r3, #24
 800541e:	431a      	orrs	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005424:	071b      	lsls	r3, r3, #28
 8005426:	491b      	ldr	r1, [pc, #108]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 8005428:	4313      	orrs	r3, r2
 800542a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800542c:	4b1b      	ldr	r3, [pc, #108]	@ (800549c <HAL_RCC_OscConfig+0x4b4>)
 800542e:	2201      	movs	r2, #1
 8005430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005432:	f7fe fed1 	bl	80041d8 <HAL_GetTick>
 8005436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005438:	e008      	b.n	800544c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800543a:	f7fe fecd 	bl	80041d8 <HAL_GetTick>
 800543e:	4602      	mov	r2, r0
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	1ad3      	subs	r3, r2, r3
 8005444:	2b02      	cmp	r3, #2
 8005446:	d901      	bls.n	800544c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005448:	2303      	movs	r3, #3
 800544a:	e064      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800544c:	4b11      	ldr	r3, [pc, #68]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005454:	2b00      	cmp	r3, #0
 8005456:	d0f0      	beq.n	800543a <HAL_RCC_OscConfig+0x452>
 8005458:	e05c      	b.n	8005514 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800545a:	4b10      	ldr	r3, [pc, #64]	@ (800549c <HAL_RCC_OscConfig+0x4b4>)
 800545c:	2200      	movs	r2, #0
 800545e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005460:	f7fe feba 	bl	80041d8 <HAL_GetTick>
 8005464:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005466:	e008      	b.n	800547a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005468:	f7fe feb6 	bl	80041d8 <HAL_GetTick>
 800546c:	4602      	mov	r2, r0
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	1ad3      	subs	r3, r2, r3
 8005472:	2b02      	cmp	r3, #2
 8005474:	d901      	bls.n	800547a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005476:	2303      	movs	r3, #3
 8005478:	e04d      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800547a:	4b06      	ldr	r3, [pc, #24]	@ (8005494 <HAL_RCC_OscConfig+0x4ac>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005482:	2b00      	cmp	r3, #0
 8005484:	d1f0      	bne.n	8005468 <HAL_RCC_OscConfig+0x480>
 8005486:	e045      	b.n	8005514 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	699b      	ldr	r3, [r3, #24]
 800548c:	2b01      	cmp	r3, #1
 800548e:	d107      	bne.n	80054a0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e040      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
 8005494:	40023800 	.word	0x40023800
 8005498:	40007000 	.word	0x40007000
 800549c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80054a0:	4b1f      	ldr	r3, [pc, #124]	@ (8005520 <HAL_RCC_OscConfig+0x538>)
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	699b      	ldr	r3, [r3, #24]
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d030      	beq.n	8005510 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d129      	bne.n	8005510 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d122      	bne.n	8005510 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80054d0:	4013      	ands	r3, r2
 80054d2:	687a      	ldr	r2, [r7, #4]
 80054d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80054d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054d8:	4293      	cmp	r3, r2
 80054da:	d119      	bne.n	8005510 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e6:	085b      	lsrs	r3, r3, #1
 80054e8:	3b01      	subs	r3, #1
 80054ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d10f      	bne.n	8005510 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d107      	bne.n	8005510 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800550a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800550c:	429a      	cmp	r2, r3
 800550e:	d001      	beq.n	8005514 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	e000      	b.n	8005516 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005514:	2300      	movs	r3, #0
}
 8005516:	4618      	mov	r0, r3
 8005518:	3718      	adds	r7, #24
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
 800551e:	bf00      	nop
 8005520:	40023800 	.word	0x40023800

08005524 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b082      	sub	sp, #8
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d101      	bne.n	8005536 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005532:	2301      	movs	r3, #1
 8005534:	e07b      	b.n	800562e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800553a:	2b00      	cmp	r3, #0
 800553c:	d108      	bne.n	8005550 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005546:	d009      	beq.n	800555c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2200      	movs	r2, #0
 800554c:	61da      	str	r2, [r3, #28]
 800554e:	e005      	b.n	800555c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2200      	movs	r2, #0
 8005560:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005568:	b2db      	uxtb	r3, r3
 800556a:	2b00      	cmp	r3, #0
 800556c:	d106      	bne.n	800557c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f7fd ffc8 	bl	800350c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2202      	movs	r2, #2
 8005580:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005592:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80055a4:	431a      	orrs	r2, r3
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	68db      	ldr	r3, [r3, #12]
 80055aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055ae:	431a      	orrs	r2, r3
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	691b      	ldr	r3, [r3, #16]
 80055b4:	f003 0302 	and.w	r3, r3, #2
 80055b8:	431a      	orrs	r2, r3
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	695b      	ldr	r3, [r3, #20]
 80055be:	f003 0301 	and.w	r3, r3, #1
 80055c2:	431a      	orrs	r2, r3
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	699b      	ldr	r3, [r3, #24]
 80055c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055cc:	431a      	orrs	r2, r3
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	69db      	ldr	r3, [r3, #28]
 80055d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80055d6:	431a      	orrs	r2, r3
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6a1b      	ldr	r3, [r3, #32]
 80055dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055e0:	ea42 0103 	orr.w	r1, r2, r3
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	430a      	orrs	r2, r1
 80055f2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	699b      	ldr	r3, [r3, #24]
 80055f8:	0c1b      	lsrs	r3, r3, #16
 80055fa:	f003 0104 	and.w	r1, r3, #4
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005602:	f003 0210 	and.w	r2, r3, #16
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	430a      	orrs	r2, r1
 800560c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	69da      	ldr	r2, [r3, #28]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800561c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	2200      	movs	r2, #0
 8005622:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2201      	movs	r2, #1
 8005628:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800562c:	2300      	movs	r3, #0
}
 800562e:	4618      	mov	r0, r3
 8005630:	3708      	adds	r7, #8
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}

08005636 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005636:	b580      	push	{r7, lr}
 8005638:	b08a      	sub	sp, #40	@ 0x28
 800563a:	af00      	add	r7, sp, #0
 800563c:	60f8      	str	r0, [r7, #12]
 800563e:	60b9      	str	r1, [r7, #8]
 8005640:	607a      	str	r2, [r7, #4]
 8005642:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005644:	2301      	movs	r3, #1
 8005646:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005648:	f7fe fdc6 	bl	80041d8 <HAL_GetTick>
 800564c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005654:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800565c:	887b      	ldrh	r3, [r7, #2]
 800565e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005660:	7ffb      	ldrb	r3, [r7, #31]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d00c      	beq.n	8005680 <HAL_SPI_TransmitReceive+0x4a>
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800566c:	d106      	bne.n	800567c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d102      	bne.n	800567c <HAL_SPI_TransmitReceive+0x46>
 8005676:	7ffb      	ldrb	r3, [r7, #31]
 8005678:	2b04      	cmp	r3, #4
 800567a:	d001      	beq.n	8005680 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800567c:	2302      	movs	r3, #2
 800567e:	e17f      	b.n	8005980 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d005      	beq.n	8005692 <HAL_SPI_TransmitReceive+0x5c>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d002      	beq.n	8005692 <HAL_SPI_TransmitReceive+0x5c>
 800568c:	887b      	ldrh	r3, [r7, #2]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d101      	bne.n	8005696 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e174      	b.n	8005980 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800569c:	2b01      	cmp	r3, #1
 800569e:	d101      	bne.n	80056a4 <HAL_SPI_TransmitReceive+0x6e>
 80056a0:	2302      	movs	r3, #2
 80056a2:	e16d      	b.n	8005980 <HAL_SPI_TransmitReceive+0x34a>
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	2b04      	cmp	r3, #4
 80056b6:	d003      	beq.n	80056c0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2205      	movs	r2, #5
 80056bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	687a      	ldr	r2, [r7, #4]
 80056ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	887a      	ldrh	r2, [r7, #2]
 80056d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	887a      	ldrh	r2, [r7, #2]
 80056d6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	68ba      	ldr	r2, [r7, #8]
 80056dc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	887a      	ldrh	r2, [r7, #2]
 80056e2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	887a      	ldrh	r2, [r7, #2]
 80056e8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005700:	2b40      	cmp	r3, #64	@ 0x40
 8005702:	d007      	beq.n	8005714 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005712:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800571c:	d17e      	bne.n	800581c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d002      	beq.n	800572c <HAL_SPI_TransmitReceive+0xf6>
 8005726:	8afb      	ldrh	r3, [r7, #22]
 8005728:	2b01      	cmp	r3, #1
 800572a:	d16c      	bne.n	8005806 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005730:	881a      	ldrh	r2, [r3, #0]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800573c:	1c9a      	adds	r2, r3, #2
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005746:	b29b      	uxth	r3, r3
 8005748:	3b01      	subs	r3, #1
 800574a:	b29a      	uxth	r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005750:	e059      	b.n	8005806 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	f003 0302 	and.w	r3, r3, #2
 800575c:	2b02      	cmp	r3, #2
 800575e:	d11b      	bne.n	8005798 <HAL_SPI_TransmitReceive+0x162>
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005764:	b29b      	uxth	r3, r3
 8005766:	2b00      	cmp	r3, #0
 8005768:	d016      	beq.n	8005798 <HAL_SPI_TransmitReceive+0x162>
 800576a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576c:	2b01      	cmp	r3, #1
 800576e:	d113      	bne.n	8005798 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005774:	881a      	ldrh	r2, [r3, #0]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005780:	1c9a      	adds	r2, r3, #2
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800578a:	b29b      	uxth	r3, r3
 800578c:	3b01      	subs	r3, #1
 800578e:	b29a      	uxth	r2, r3
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005794:	2300      	movs	r3, #0
 8005796:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	f003 0301 	and.w	r3, r3, #1
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d119      	bne.n	80057da <HAL_SPI_TransmitReceive+0x1a4>
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d014      	beq.n	80057da <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	68da      	ldr	r2, [r3, #12]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ba:	b292      	uxth	r2, r2
 80057bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057c2:	1c9a      	adds	r2, r3, #2
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057cc:	b29b      	uxth	r3, r3
 80057ce:	3b01      	subs	r3, #1
 80057d0:	b29a      	uxth	r2, r3
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80057d6:	2301      	movs	r3, #1
 80057d8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80057da:	f7fe fcfd 	bl	80041d8 <HAL_GetTick>
 80057de:	4602      	mov	r2, r0
 80057e0:	6a3b      	ldr	r3, [r7, #32]
 80057e2:	1ad3      	subs	r3, r2, r3
 80057e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d80d      	bhi.n	8005806 <HAL_SPI_TransmitReceive+0x1d0>
 80057ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057f0:	d009      	beq.n	8005806 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2201      	movs	r2, #1
 80057f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2200      	movs	r2, #0
 80057fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e0bc      	b.n	8005980 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800580a:	b29b      	uxth	r3, r3
 800580c:	2b00      	cmp	r3, #0
 800580e:	d1a0      	bne.n	8005752 <HAL_SPI_TransmitReceive+0x11c>
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005814:	b29b      	uxth	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d19b      	bne.n	8005752 <HAL_SPI_TransmitReceive+0x11c>
 800581a:	e082      	b.n	8005922 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d002      	beq.n	800582a <HAL_SPI_TransmitReceive+0x1f4>
 8005824:	8afb      	ldrh	r3, [r7, #22]
 8005826:	2b01      	cmp	r3, #1
 8005828:	d171      	bne.n	800590e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	330c      	adds	r3, #12
 8005834:	7812      	ldrb	r2, [r2, #0]
 8005836:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800583c:	1c5a      	adds	r2, r3, #1
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005846:	b29b      	uxth	r3, r3
 8005848:	3b01      	subs	r3, #1
 800584a:	b29a      	uxth	r2, r3
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005850:	e05d      	b.n	800590e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	f003 0302 	and.w	r3, r3, #2
 800585c:	2b02      	cmp	r3, #2
 800585e:	d11c      	bne.n	800589a <HAL_SPI_TransmitReceive+0x264>
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005864:	b29b      	uxth	r3, r3
 8005866:	2b00      	cmp	r3, #0
 8005868:	d017      	beq.n	800589a <HAL_SPI_TransmitReceive+0x264>
 800586a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800586c:	2b01      	cmp	r3, #1
 800586e:	d114      	bne.n	800589a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	330c      	adds	r3, #12
 800587a:	7812      	ldrb	r2, [r2, #0]
 800587c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005882:	1c5a      	adds	r2, r3, #1
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800588c:	b29b      	uxth	r3, r3
 800588e:	3b01      	subs	r3, #1
 8005890:	b29a      	uxth	r2, r3
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005896:	2300      	movs	r3, #0
 8005898:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f003 0301 	and.w	r3, r3, #1
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	d119      	bne.n	80058dc <HAL_SPI_TransmitReceive+0x2a6>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d014      	beq.n	80058dc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68da      	ldr	r2, [r3, #12]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058bc:	b2d2      	uxtb	r2, r2
 80058be:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058c4:	1c5a      	adds	r2, r3, #1
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	3b01      	subs	r3, #1
 80058d2:	b29a      	uxth	r2, r3
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80058d8:	2301      	movs	r3, #1
 80058da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80058dc:	f7fe fc7c 	bl	80041d8 <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	6a3b      	ldr	r3, [r7, #32]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d803      	bhi.n	80058f4 <HAL_SPI_TransmitReceive+0x2be>
 80058ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f2:	d102      	bne.n	80058fa <HAL_SPI_TransmitReceive+0x2c4>
 80058f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d109      	bne.n	800590e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2201      	movs	r2, #1
 80058fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800590a:	2303      	movs	r3, #3
 800590c:	e038      	b.n	8005980 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005912:	b29b      	uxth	r3, r3
 8005914:	2b00      	cmp	r3, #0
 8005916:	d19c      	bne.n	8005852 <HAL_SPI_TransmitReceive+0x21c>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800591c:	b29b      	uxth	r3, r3
 800591e:	2b00      	cmp	r3, #0
 8005920:	d197      	bne.n	8005852 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005922:	6a3a      	ldr	r2, [r7, #32]
 8005924:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005926:	68f8      	ldr	r0, [r7, #12]
 8005928:	f000 f8b6 	bl	8005a98 <SPI_EndRxTxTransaction>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d008      	beq.n	8005944 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2220      	movs	r2, #32
 8005936:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	e01d      	b.n	8005980 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d10a      	bne.n	8005962 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800594c:	2300      	movs	r3, #0
 800594e:	613b      	str	r3, [r7, #16]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68db      	ldr	r3, [r3, #12]
 8005956:	613b      	str	r3, [r7, #16]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	613b      	str	r3, [r7, #16]
 8005960:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2201      	movs	r2, #1
 8005966:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2200      	movs	r2, #0
 800596e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005976:	2b00      	cmp	r3, #0
 8005978:	d001      	beq.n	800597e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e000      	b.n	8005980 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800597e:	2300      	movs	r3, #0
  }
}
 8005980:	4618      	mov	r0, r3
 8005982:	3728      	adds	r7, #40	@ 0x28
 8005984:	46bd      	mov	sp, r7
 8005986:	bd80      	pop	{r7, pc}

08005988 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b088      	sub	sp, #32
 800598c:	af00      	add	r7, sp, #0
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	60b9      	str	r1, [r7, #8]
 8005992:	603b      	str	r3, [r7, #0]
 8005994:	4613      	mov	r3, r2
 8005996:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005998:	f7fe fc1e 	bl	80041d8 <HAL_GetTick>
 800599c:	4602      	mov	r2, r0
 800599e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a0:	1a9b      	subs	r3, r3, r2
 80059a2:	683a      	ldr	r2, [r7, #0]
 80059a4:	4413      	add	r3, r2
 80059a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80059a8:	f7fe fc16 	bl	80041d8 <HAL_GetTick>
 80059ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80059ae:	4b39      	ldr	r3, [pc, #228]	@ (8005a94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	015b      	lsls	r3, r3, #5
 80059b4:	0d1b      	lsrs	r3, r3, #20
 80059b6:	69fa      	ldr	r2, [r7, #28]
 80059b8:	fb02 f303 	mul.w	r3, r2, r3
 80059bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059be:	e055      	b.n	8005a6c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059c6:	d051      	beq.n	8005a6c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80059c8:	f7fe fc06 	bl	80041d8 <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	69fa      	ldr	r2, [r7, #28]
 80059d4:	429a      	cmp	r2, r3
 80059d6:	d902      	bls.n	80059de <SPI_WaitFlagStateUntilTimeout+0x56>
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d13d      	bne.n	8005a5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	685a      	ldr	r2, [r3, #4]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80059ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80059f6:	d111      	bne.n	8005a1c <SPI_WaitFlagStateUntilTimeout+0x94>
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a00:	d004      	beq.n	8005a0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a0a:	d107      	bne.n	8005a1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a24:	d10f      	bne.n	8005a46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a34:	601a      	str	r2, [r3, #0]
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	681a      	ldr	r2, [r3, #0]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2201      	movs	r2, #1
 8005a4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005a56:	2303      	movs	r3, #3
 8005a58:	e018      	b.n	8005a8c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d102      	bne.n	8005a66 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005a60:	2300      	movs	r3, #0
 8005a62:	61fb      	str	r3, [r7, #28]
 8005a64:	e002      	b.n	8005a6c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	689a      	ldr	r2, [r3, #8]
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	4013      	ands	r3, r2
 8005a76:	68ba      	ldr	r2, [r7, #8]
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	bf0c      	ite	eq
 8005a7c:	2301      	moveq	r3, #1
 8005a7e:	2300      	movne	r3, #0
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	461a      	mov	r2, r3
 8005a84:	79fb      	ldrb	r3, [r7, #7]
 8005a86:	429a      	cmp	r2, r3
 8005a88:	d19a      	bne.n	80059c0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3720      	adds	r7, #32
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}
 8005a94:	20000164 	.word	0x20000164

08005a98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b088      	sub	sp, #32
 8005a9c:	af02      	add	r7, sp, #8
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	9300      	str	r3, [sp, #0]
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	2201      	movs	r2, #1
 8005aac:	2102      	movs	r1, #2
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f7ff ff6a 	bl	8005988 <SPI_WaitFlagStateUntilTimeout>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d007      	beq.n	8005aca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005abe:	f043 0220 	orr.w	r2, r3, #32
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e032      	b.n	8005b30 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005aca:	4b1b      	ldr	r3, [pc, #108]	@ (8005b38 <SPI_EndRxTxTransaction+0xa0>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a1b      	ldr	r2, [pc, #108]	@ (8005b3c <SPI_EndRxTxTransaction+0xa4>)
 8005ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad4:	0d5b      	lsrs	r3, r3, #21
 8005ad6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005ada:	fb02 f303 	mul.w	r3, r2, r3
 8005ade:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ae8:	d112      	bne.n	8005b10 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	9300      	str	r3, [sp, #0]
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	2200      	movs	r2, #0
 8005af2:	2180      	movs	r1, #128	@ 0x80
 8005af4:	68f8      	ldr	r0, [r7, #12]
 8005af6:	f7ff ff47 	bl	8005988 <SPI_WaitFlagStateUntilTimeout>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d016      	beq.n	8005b2e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b04:	f043 0220 	orr.w	r2, r3, #32
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	e00f      	b.n	8005b30 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d00a      	beq.n	8005b2c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	3b01      	subs	r3, #1
 8005b1a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b26:	2b80      	cmp	r3, #128	@ 0x80
 8005b28:	d0f2      	beq.n	8005b10 <SPI_EndRxTxTransaction+0x78>
 8005b2a:	e000      	b.n	8005b2e <SPI_EndRxTxTransaction+0x96>
        break;
 8005b2c:	bf00      	nop
  }

  return HAL_OK;
 8005b2e:	2300      	movs	r3, #0
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3718      	adds	r7, #24
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	20000164 	.word	0x20000164
 8005b3c:	165e9f81 	.word	0x165e9f81

08005b40 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d101      	bne.n	8005b52 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e041      	b.n	8005bd6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d106      	bne.n	8005b6c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f7fd fd18 	bl	800359c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2202      	movs	r2, #2
 8005b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	3304      	adds	r3, #4
 8005b7c:	4619      	mov	r1, r3
 8005b7e:	4610      	mov	r0, r2
 8005b80:	f000 fcae 	bl	80064e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3708      	adds	r7, #8
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
	...

08005be0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005bea:	2300      	movs	r3, #0
 8005bec:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d109      	bne.n	8005c08 <HAL_TIM_PWM_Start_IT+0x28>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	bf14      	ite	ne
 8005c00:	2301      	movne	r3, #1
 8005c02:	2300      	moveq	r3, #0
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	e022      	b.n	8005c4e <HAL_TIM_PWM_Start_IT+0x6e>
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	2b04      	cmp	r3, #4
 8005c0c:	d109      	bne.n	8005c22 <HAL_TIM_PWM_Start_IT+0x42>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005c14:	b2db      	uxtb	r3, r3
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	bf14      	ite	ne
 8005c1a:	2301      	movne	r3, #1
 8005c1c:	2300      	moveq	r3, #0
 8005c1e:	b2db      	uxtb	r3, r3
 8005c20:	e015      	b.n	8005c4e <HAL_TIM_PWM_Start_IT+0x6e>
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	2b08      	cmp	r3, #8
 8005c26:	d109      	bne.n	8005c3c <HAL_TIM_PWM_Start_IT+0x5c>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	bf14      	ite	ne
 8005c34:	2301      	movne	r3, #1
 8005c36:	2300      	moveq	r3, #0
 8005c38:	b2db      	uxtb	r3, r3
 8005c3a:	e008      	b.n	8005c4e <HAL_TIM_PWM_Start_IT+0x6e>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	bf14      	ite	ne
 8005c48:	2301      	movne	r3, #1
 8005c4a:	2300      	moveq	r3, #0
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d001      	beq.n	8005c56 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e0c7      	b.n	8005de6 <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d104      	bne.n	8005c66 <HAL_TIM_PWM_Start_IT+0x86>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c64:	e013      	b.n	8005c8e <HAL_TIM_PWM_Start_IT+0xae>
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	2b04      	cmp	r3, #4
 8005c6a:	d104      	bne.n	8005c76 <HAL_TIM_PWM_Start_IT+0x96>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2202      	movs	r2, #2
 8005c70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c74:	e00b      	b.n	8005c8e <HAL_TIM_PWM_Start_IT+0xae>
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	2b08      	cmp	r3, #8
 8005c7a:	d104      	bne.n	8005c86 <HAL_TIM_PWM_Start_IT+0xa6>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2202      	movs	r2, #2
 8005c80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c84:	e003      	b.n	8005c8e <HAL_TIM_PWM_Start_IT+0xae>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2202      	movs	r2, #2
 8005c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	2b0c      	cmp	r3, #12
 8005c92:	d841      	bhi.n	8005d18 <HAL_TIM_PWM_Start_IT+0x138>
 8005c94:	a201      	add	r2, pc, #4	@ (adr r2, 8005c9c <HAL_TIM_PWM_Start_IT+0xbc>)
 8005c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c9a:	bf00      	nop
 8005c9c:	08005cd1 	.word	0x08005cd1
 8005ca0:	08005d19 	.word	0x08005d19
 8005ca4:	08005d19 	.word	0x08005d19
 8005ca8:	08005d19 	.word	0x08005d19
 8005cac:	08005ce3 	.word	0x08005ce3
 8005cb0:	08005d19 	.word	0x08005d19
 8005cb4:	08005d19 	.word	0x08005d19
 8005cb8:	08005d19 	.word	0x08005d19
 8005cbc:	08005cf5 	.word	0x08005cf5
 8005cc0:	08005d19 	.word	0x08005d19
 8005cc4:	08005d19 	.word	0x08005d19
 8005cc8:	08005d19 	.word	0x08005d19
 8005ccc:	08005d07 	.word	0x08005d07
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	68da      	ldr	r2, [r3, #12]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f042 0202 	orr.w	r2, r2, #2
 8005cde:	60da      	str	r2, [r3, #12]
      break;
 8005ce0:	e01d      	b.n	8005d1e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	68da      	ldr	r2, [r3, #12]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f042 0204 	orr.w	r2, r2, #4
 8005cf0:	60da      	str	r2, [r3, #12]
      break;
 8005cf2:	e014      	b.n	8005d1e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68da      	ldr	r2, [r3, #12]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f042 0208 	orr.w	r2, r2, #8
 8005d02:	60da      	str	r2, [r3, #12]
      break;
 8005d04:	e00b      	b.n	8005d1e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	68da      	ldr	r2, [r3, #12]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f042 0210 	orr.w	r2, r2, #16
 8005d14:	60da      	str	r2, [r3, #12]
      break;
 8005d16:	e002      	b.n	8005d1e <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	73fb      	strb	r3, [r7, #15]
      break;
 8005d1c:	bf00      	nop
  }

  if (status == HAL_OK)
 8005d1e:	7bfb      	ldrb	r3, [r7, #15]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d15f      	bne.n	8005de4 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	6839      	ldr	r1, [r7, #0]
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f000 fec7 	bl	8006ac0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a2e      	ldr	r2, [pc, #184]	@ (8005df0 <HAL_TIM_PWM_Start_IT+0x210>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d004      	beq.n	8005d46 <HAL_TIM_PWM_Start_IT+0x166>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a2c      	ldr	r2, [pc, #176]	@ (8005df4 <HAL_TIM_PWM_Start_IT+0x214>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d101      	bne.n	8005d4a <HAL_TIM_PWM_Start_IT+0x16a>
 8005d46:	2301      	movs	r3, #1
 8005d48:	e000      	b.n	8005d4c <HAL_TIM_PWM_Start_IT+0x16c>
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d007      	beq.n	8005d60 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d5e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a22      	ldr	r2, [pc, #136]	@ (8005df0 <HAL_TIM_PWM_Start_IT+0x210>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d022      	beq.n	8005db0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d72:	d01d      	beq.n	8005db0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a1f      	ldr	r2, [pc, #124]	@ (8005df8 <HAL_TIM_PWM_Start_IT+0x218>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d018      	beq.n	8005db0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a1e      	ldr	r2, [pc, #120]	@ (8005dfc <HAL_TIM_PWM_Start_IT+0x21c>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d013      	beq.n	8005db0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a1c      	ldr	r2, [pc, #112]	@ (8005e00 <HAL_TIM_PWM_Start_IT+0x220>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d00e      	beq.n	8005db0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a17      	ldr	r2, [pc, #92]	@ (8005df4 <HAL_TIM_PWM_Start_IT+0x214>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d009      	beq.n	8005db0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a18      	ldr	r2, [pc, #96]	@ (8005e04 <HAL_TIM_PWM_Start_IT+0x224>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d004      	beq.n	8005db0 <HAL_TIM_PWM_Start_IT+0x1d0>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a17      	ldr	r2, [pc, #92]	@ (8005e08 <HAL_TIM_PWM_Start_IT+0x228>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d111      	bne.n	8005dd4 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f003 0307 	and.w	r3, r3, #7
 8005dba:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	2b06      	cmp	r3, #6
 8005dc0:	d010      	beq.n	8005de4 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	681a      	ldr	r2, [r3, #0]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f042 0201 	orr.w	r2, r2, #1
 8005dd0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dd2:	e007      	b.n	8005de4 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f042 0201 	orr.w	r2, r2, #1
 8005de2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3710      	adds	r7, #16
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	40010000 	.word	0x40010000
 8005df4:	40010400 	.word	0x40010400
 8005df8:	40000400 	.word	0x40000400
 8005dfc:	40000800 	.word	0x40000800
 8005e00:	40000c00 	.word	0x40000c00
 8005e04:	40014000 	.word	0x40014000
 8005e08:	40001800 	.word	0x40001800

08005e0c <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e16:	2300      	movs	r3, #0
 8005e18:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	2b0c      	cmp	r3, #12
 8005e1e:	d841      	bhi.n	8005ea4 <HAL_TIM_PWM_Stop_IT+0x98>
 8005e20:	a201      	add	r2, pc, #4	@ (adr r2, 8005e28 <HAL_TIM_PWM_Stop_IT+0x1c>)
 8005e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e26:	bf00      	nop
 8005e28:	08005e5d 	.word	0x08005e5d
 8005e2c:	08005ea5 	.word	0x08005ea5
 8005e30:	08005ea5 	.word	0x08005ea5
 8005e34:	08005ea5 	.word	0x08005ea5
 8005e38:	08005e6f 	.word	0x08005e6f
 8005e3c:	08005ea5 	.word	0x08005ea5
 8005e40:	08005ea5 	.word	0x08005ea5
 8005e44:	08005ea5 	.word	0x08005ea5
 8005e48:	08005e81 	.word	0x08005e81
 8005e4c:	08005ea5 	.word	0x08005ea5
 8005e50:	08005ea5 	.word	0x08005ea5
 8005e54:	08005ea5 	.word	0x08005ea5
 8005e58:	08005e93 	.word	0x08005e93
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	68da      	ldr	r2, [r3, #12]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f022 0202 	bic.w	r2, r2, #2
 8005e6a:	60da      	str	r2, [r3, #12]
      break;
 8005e6c:	e01d      	b.n	8005eaa <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68da      	ldr	r2, [r3, #12]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f022 0204 	bic.w	r2, r2, #4
 8005e7c:	60da      	str	r2, [r3, #12]
      break;
 8005e7e:	e014      	b.n	8005eaa <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68da      	ldr	r2, [r3, #12]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f022 0208 	bic.w	r2, r2, #8
 8005e8e:	60da      	str	r2, [r3, #12]
      break;
 8005e90:	e00b      	b.n	8005eaa <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68da      	ldr	r2, [r3, #12]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f022 0210 	bic.w	r2, r2, #16
 8005ea0:	60da      	str	r2, [r3, #12]
      break;
 8005ea2:	e002      	b.n	8005eaa <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	73fb      	strb	r3, [r7, #15]
      break;
 8005ea8:	bf00      	nop
  }

  if (status == HAL_OK)
 8005eaa:	7bfb      	ldrb	r3, [r7, #15]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d161      	bne.n	8005f74 <HAL_TIM_PWM_Stop_IT+0x168>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	6839      	ldr	r1, [r7, #0]
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f000 fe01 	bl	8006ac0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4a2f      	ldr	r2, [pc, #188]	@ (8005f80 <HAL_TIM_PWM_Stop_IT+0x174>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d004      	beq.n	8005ed2 <HAL_TIM_PWM_Stop_IT+0xc6>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a2d      	ldr	r2, [pc, #180]	@ (8005f84 <HAL_TIM_PWM_Stop_IT+0x178>)
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d101      	bne.n	8005ed6 <HAL_TIM_PWM_Stop_IT+0xca>
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e000      	b.n	8005ed8 <HAL_TIM_PWM_Stop_IT+0xcc>
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d017      	beq.n	8005f0c <HAL_TIM_PWM_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	6a1a      	ldr	r2, [r3, #32]
 8005ee2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d10f      	bne.n	8005f0c <HAL_TIM_PWM_Stop_IT+0x100>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	6a1a      	ldr	r2, [r3, #32]
 8005ef2:	f240 4344 	movw	r3, #1092	@ 0x444
 8005ef6:	4013      	ands	r3, r2
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d107      	bne.n	8005f0c <HAL_TIM_PWM_Stop_IT+0x100>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005f0a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	6a1a      	ldr	r2, [r3, #32]
 8005f12:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005f16:	4013      	ands	r3, r2
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d10f      	bne.n	8005f3c <HAL_TIM_PWM_Stop_IT+0x130>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	6a1a      	ldr	r2, [r3, #32]
 8005f22:	f240 4344 	movw	r3, #1092	@ 0x444
 8005f26:	4013      	ands	r3, r2
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d107      	bne.n	8005f3c <HAL_TIM_PWM_Stop_IT+0x130>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f022 0201 	bic.w	r2, r2, #1
 8005f3a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d104      	bne.n	8005f4c <HAL_TIM_PWM_Stop_IT+0x140>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2201      	movs	r2, #1
 8005f46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f4a:	e013      	b.n	8005f74 <HAL_TIM_PWM_Stop_IT+0x168>
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	2b04      	cmp	r3, #4
 8005f50:	d104      	bne.n	8005f5c <HAL_TIM_PWM_Stop_IT+0x150>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2201      	movs	r2, #1
 8005f56:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f5a:	e00b      	b.n	8005f74 <HAL_TIM_PWM_Stop_IT+0x168>
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	2b08      	cmp	r3, #8
 8005f60:	d104      	bne.n	8005f6c <HAL_TIM_PWM_Stop_IT+0x160>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2201      	movs	r2, #1
 8005f66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f6a:	e003      	b.n	8005f74 <HAL_TIM_PWM_Stop_IT+0x168>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8005f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3710      	adds	r7, #16
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	40010000 	.word	0x40010000
 8005f84:	40010400 	.word	0x40010400

08005f88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b084      	sub	sp, #16
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	f003 0302 	and.w	r3, r3, #2
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d020      	beq.n	8005fec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f003 0302 	and.w	r3, r3, #2
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d01b      	beq.n	8005fec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f06f 0202 	mvn.w	r2, #2
 8005fbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	699b      	ldr	r3, [r3, #24]
 8005fca:	f003 0303 	and.w	r3, r3, #3
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d003      	beq.n	8005fda <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 fa65 	bl	80064a2 <HAL_TIM_IC_CaptureCallback>
 8005fd8:	e005      	b.n	8005fe6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f000 fa57 	bl	800648e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fe0:	6878      	ldr	r0, [r7, #4]
 8005fe2:	f000 fa68 	bl	80064b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	f003 0304 	and.w	r3, r3, #4
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d020      	beq.n	8006038 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f003 0304 	and.w	r3, r3, #4
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d01b      	beq.n	8006038 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f06f 0204 	mvn.w	r2, #4
 8006008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2202      	movs	r2, #2
 800600e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	699b      	ldr	r3, [r3, #24]
 8006016:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800601a:	2b00      	cmp	r3, #0
 800601c:	d003      	beq.n	8006026 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f000 fa3f 	bl	80064a2 <HAL_TIM_IC_CaptureCallback>
 8006024:	e005      	b.n	8006032 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 fa31 	bl	800648e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 fa42 	bl	80064b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	f003 0308 	and.w	r3, r3, #8
 800603e:	2b00      	cmp	r3, #0
 8006040:	d020      	beq.n	8006084 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f003 0308 	and.w	r3, r3, #8
 8006048:	2b00      	cmp	r3, #0
 800604a:	d01b      	beq.n	8006084 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f06f 0208 	mvn.w	r2, #8
 8006054:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2204      	movs	r2, #4
 800605a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	69db      	ldr	r3, [r3, #28]
 8006062:	f003 0303 	and.w	r3, r3, #3
 8006066:	2b00      	cmp	r3, #0
 8006068:	d003      	beq.n	8006072 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f000 fa19 	bl	80064a2 <HAL_TIM_IC_CaptureCallback>
 8006070:	e005      	b.n	800607e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 fa0b 	bl	800648e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f000 fa1c 	bl	80064b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2200      	movs	r2, #0
 8006082:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	f003 0310 	and.w	r3, r3, #16
 800608a:	2b00      	cmp	r3, #0
 800608c:	d020      	beq.n	80060d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f003 0310 	and.w	r3, r3, #16
 8006094:	2b00      	cmp	r3, #0
 8006096:	d01b      	beq.n	80060d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f06f 0210 	mvn.w	r2, #16
 80060a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2208      	movs	r2, #8
 80060a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	69db      	ldr	r3, [r3, #28]
 80060ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d003      	beq.n	80060be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f000 f9f3 	bl	80064a2 <HAL_TIM_IC_CaptureCallback>
 80060bc:	e005      	b.n	80060ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 f9e5 	bl	800648e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f000 f9f6 	bl	80064b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	f003 0301 	and.w	r3, r3, #1
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d00c      	beq.n	80060f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f003 0301 	and.w	r3, r3, #1
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d007      	beq.n	80060f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f06f 0201 	mvn.w	r2, #1
 80060ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 f9c3 	bl	800647a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d00c      	beq.n	8006118 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006104:	2b00      	cmp	r3, #0
 8006106:	d007      	beq.n	8006118 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006110:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f000 fd80 	bl	8006c18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800611e:	2b00      	cmp	r3, #0
 8006120:	d00c      	beq.n	800613c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006128:	2b00      	cmp	r3, #0
 800612a:	d007      	beq.n	800613c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006134:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 f9c7 	bl	80064ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	f003 0320 	and.w	r3, r3, #32
 8006142:	2b00      	cmp	r3, #0
 8006144:	d00c      	beq.n	8006160 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	f003 0320 	and.w	r3, r3, #32
 800614c:	2b00      	cmp	r3, #0
 800614e:	d007      	beq.n	8006160 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f06f 0220 	mvn.w	r2, #32
 8006158:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 fd52 	bl	8006c04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006160:	bf00      	nop
 8006162:	3710      	adds	r7, #16
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}

08006168 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b086      	sub	sp, #24
 800616c:	af00      	add	r7, sp, #0
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	60b9      	str	r1, [r7, #8]
 8006172:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006174:	2300      	movs	r3, #0
 8006176:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800617e:	2b01      	cmp	r3, #1
 8006180:	d101      	bne.n	8006186 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006182:	2302      	movs	r3, #2
 8006184:	e0ae      	b.n	80062e4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2201      	movs	r2, #1
 800618a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2b0c      	cmp	r3, #12
 8006192:	f200 809f 	bhi.w	80062d4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006196:	a201      	add	r2, pc, #4	@ (adr r2, 800619c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800619c:	080061d1 	.word	0x080061d1
 80061a0:	080062d5 	.word	0x080062d5
 80061a4:	080062d5 	.word	0x080062d5
 80061a8:	080062d5 	.word	0x080062d5
 80061ac:	08006211 	.word	0x08006211
 80061b0:	080062d5 	.word	0x080062d5
 80061b4:	080062d5 	.word	0x080062d5
 80061b8:	080062d5 	.word	0x080062d5
 80061bc:	08006253 	.word	0x08006253
 80061c0:	080062d5 	.word	0x080062d5
 80061c4:	080062d5 	.word	0x080062d5
 80061c8:	080062d5 	.word	0x080062d5
 80061cc:	08006293 	.word	0x08006293
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68b9      	ldr	r1, [r7, #8]
 80061d6:	4618      	mov	r0, r3
 80061d8:	f000 fa28 	bl	800662c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	699a      	ldr	r2, [r3, #24]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f042 0208 	orr.w	r2, r2, #8
 80061ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	699a      	ldr	r2, [r3, #24]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f022 0204 	bic.w	r2, r2, #4
 80061fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	6999      	ldr	r1, [r3, #24]
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	691a      	ldr	r2, [r3, #16]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	430a      	orrs	r2, r1
 800620c:	619a      	str	r2, [r3, #24]
      break;
 800620e:	e064      	b.n	80062da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68b9      	ldr	r1, [r7, #8]
 8006216:	4618      	mov	r0, r3
 8006218:	f000 fa78 	bl	800670c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	699a      	ldr	r2, [r3, #24]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800622a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	699a      	ldr	r2, [r3, #24]
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800623a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	6999      	ldr	r1, [r3, #24]
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	691b      	ldr	r3, [r3, #16]
 8006246:	021a      	lsls	r2, r3, #8
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	430a      	orrs	r2, r1
 800624e:	619a      	str	r2, [r3, #24]
      break;
 8006250:	e043      	b.n	80062da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	68b9      	ldr	r1, [r7, #8]
 8006258:	4618      	mov	r0, r3
 800625a:	f000 facd 	bl	80067f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	69da      	ldr	r2, [r3, #28]
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f042 0208 	orr.w	r2, r2, #8
 800626c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	69da      	ldr	r2, [r3, #28]
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f022 0204 	bic.w	r2, r2, #4
 800627c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	69d9      	ldr	r1, [r3, #28]
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	691a      	ldr	r2, [r3, #16]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	430a      	orrs	r2, r1
 800628e:	61da      	str	r2, [r3, #28]
      break;
 8006290:	e023      	b.n	80062da <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68b9      	ldr	r1, [r7, #8]
 8006298:	4618      	mov	r0, r3
 800629a:	f000 fb21 	bl	80068e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	69da      	ldr	r2, [r3, #28]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	69da      	ldr	r2, [r3, #28]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	69d9      	ldr	r1, [r3, #28]
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	691b      	ldr	r3, [r3, #16]
 80062c8:	021a      	lsls	r2, r3, #8
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	430a      	orrs	r2, r1
 80062d0:	61da      	str	r2, [r3, #28]
      break;
 80062d2:	e002      	b.n	80062da <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	75fb      	strb	r3, [r7, #23]
      break;
 80062d8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2200      	movs	r2, #0
 80062de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80062e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3718      	adds	r7, #24
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}

080062ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b084      	sub	sp, #16
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062f6:	2300      	movs	r3, #0
 80062f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006300:	2b01      	cmp	r3, #1
 8006302:	d101      	bne.n	8006308 <HAL_TIM_ConfigClockSource+0x1c>
 8006304:	2302      	movs	r3, #2
 8006306:	e0b4      	b.n	8006472 <HAL_TIM_ConfigClockSource+0x186>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2202      	movs	r2, #2
 8006314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006326:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006328:	68bb      	ldr	r3, [r7, #8]
 800632a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800632e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	68ba      	ldr	r2, [r7, #8]
 8006336:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006340:	d03e      	beq.n	80063c0 <HAL_TIM_ConfigClockSource+0xd4>
 8006342:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006346:	f200 8087 	bhi.w	8006458 <HAL_TIM_ConfigClockSource+0x16c>
 800634a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800634e:	f000 8086 	beq.w	800645e <HAL_TIM_ConfigClockSource+0x172>
 8006352:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006356:	d87f      	bhi.n	8006458 <HAL_TIM_ConfigClockSource+0x16c>
 8006358:	2b70      	cmp	r3, #112	@ 0x70
 800635a:	d01a      	beq.n	8006392 <HAL_TIM_ConfigClockSource+0xa6>
 800635c:	2b70      	cmp	r3, #112	@ 0x70
 800635e:	d87b      	bhi.n	8006458 <HAL_TIM_ConfigClockSource+0x16c>
 8006360:	2b60      	cmp	r3, #96	@ 0x60
 8006362:	d050      	beq.n	8006406 <HAL_TIM_ConfigClockSource+0x11a>
 8006364:	2b60      	cmp	r3, #96	@ 0x60
 8006366:	d877      	bhi.n	8006458 <HAL_TIM_ConfigClockSource+0x16c>
 8006368:	2b50      	cmp	r3, #80	@ 0x50
 800636a:	d03c      	beq.n	80063e6 <HAL_TIM_ConfigClockSource+0xfa>
 800636c:	2b50      	cmp	r3, #80	@ 0x50
 800636e:	d873      	bhi.n	8006458 <HAL_TIM_ConfigClockSource+0x16c>
 8006370:	2b40      	cmp	r3, #64	@ 0x40
 8006372:	d058      	beq.n	8006426 <HAL_TIM_ConfigClockSource+0x13a>
 8006374:	2b40      	cmp	r3, #64	@ 0x40
 8006376:	d86f      	bhi.n	8006458 <HAL_TIM_ConfigClockSource+0x16c>
 8006378:	2b30      	cmp	r3, #48	@ 0x30
 800637a:	d064      	beq.n	8006446 <HAL_TIM_ConfigClockSource+0x15a>
 800637c:	2b30      	cmp	r3, #48	@ 0x30
 800637e:	d86b      	bhi.n	8006458 <HAL_TIM_ConfigClockSource+0x16c>
 8006380:	2b20      	cmp	r3, #32
 8006382:	d060      	beq.n	8006446 <HAL_TIM_ConfigClockSource+0x15a>
 8006384:	2b20      	cmp	r3, #32
 8006386:	d867      	bhi.n	8006458 <HAL_TIM_ConfigClockSource+0x16c>
 8006388:	2b00      	cmp	r3, #0
 800638a:	d05c      	beq.n	8006446 <HAL_TIM_ConfigClockSource+0x15a>
 800638c:	2b10      	cmp	r3, #16
 800638e:	d05a      	beq.n	8006446 <HAL_TIM_ConfigClockSource+0x15a>
 8006390:	e062      	b.n	8006458 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063a2:	f000 fb6d 	bl	8006a80 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	689b      	ldr	r3, [r3, #8]
 80063ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80063b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68ba      	ldr	r2, [r7, #8]
 80063bc:	609a      	str	r2, [r3, #8]
      break;
 80063be:	e04f      	b.n	8006460 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063d0:	f000 fb56 	bl	8006a80 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	689a      	ldr	r2, [r3, #8]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80063e2:	609a      	str	r2, [r3, #8]
      break;
 80063e4:	e03c      	b.n	8006460 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80063f2:	461a      	mov	r2, r3
 80063f4:	f000 faca 	bl	800698c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	2150      	movs	r1, #80	@ 0x50
 80063fe:	4618      	mov	r0, r3
 8006400:	f000 fb23 	bl	8006a4a <TIM_ITRx_SetConfig>
      break;
 8006404:	e02c      	b.n	8006460 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006412:	461a      	mov	r2, r3
 8006414:	f000 fae9 	bl	80069ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	2160      	movs	r1, #96	@ 0x60
 800641e:	4618      	mov	r0, r3
 8006420:	f000 fb13 	bl	8006a4a <TIM_ITRx_SetConfig>
      break;
 8006424:	e01c      	b.n	8006460 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006432:	461a      	mov	r2, r3
 8006434:	f000 faaa 	bl	800698c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2140      	movs	r1, #64	@ 0x40
 800643e:	4618      	mov	r0, r3
 8006440:	f000 fb03 	bl	8006a4a <TIM_ITRx_SetConfig>
      break;
 8006444:	e00c      	b.n	8006460 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4619      	mov	r1, r3
 8006450:	4610      	mov	r0, r2
 8006452:	f000 fafa 	bl	8006a4a <TIM_ITRx_SetConfig>
      break;
 8006456:	e003      	b.n	8006460 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	73fb      	strb	r3, [r7, #15]
      break;
 800645c:	e000      	b.n	8006460 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800645e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006470:	7bfb      	ldrb	r3, [r7, #15]
}
 8006472:	4618      	mov	r0, r3
 8006474:	3710      	adds	r7, #16
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}

0800647a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800647a:	b480      	push	{r7}
 800647c:	b083      	sub	sp, #12
 800647e:	af00      	add	r7, sp, #0
 8006480:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006482:	bf00      	nop
 8006484:	370c      	adds	r7, #12
 8006486:	46bd      	mov	sp, r7
 8006488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648c:	4770      	bx	lr

0800648e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800648e:	b480      	push	{r7}
 8006490:	b083      	sub	sp, #12
 8006492:	af00      	add	r7, sp, #0
 8006494:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006496:	bf00      	nop
 8006498:	370c      	adds	r7, #12
 800649a:	46bd      	mov	sp, r7
 800649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a0:	4770      	bx	lr

080064a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80064a2:	b480      	push	{r7}
 80064a4:	b083      	sub	sp, #12
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80064aa:	bf00      	nop
 80064ac:	370c      	adds	r7, #12
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr

080064b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80064b6:	b480      	push	{r7}
 80064b8:	b083      	sub	sp, #12
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80064be:	bf00      	nop
 80064c0:	370c      	adds	r7, #12
 80064c2:	46bd      	mov	sp, r7
 80064c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c8:	4770      	bx	lr

080064ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80064ca:	b480      	push	{r7}
 80064cc:	b083      	sub	sp, #12
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80064d2:	bf00      	nop
 80064d4:	370c      	adds	r7, #12
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr
	...

080064e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b085      	sub	sp, #20
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	4a43      	ldr	r2, [pc, #268]	@ (8006600 <TIM_Base_SetConfig+0x120>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d013      	beq.n	8006520 <TIM_Base_SetConfig+0x40>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064fe:	d00f      	beq.n	8006520 <TIM_Base_SetConfig+0x40>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a40      	ldr	r2, [pc, #256]	@ (8006604 <TIM_Base_SetConfig+0x124>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d00b      	beq.n	8006520 <TIM_Base_SetConfig+0x40>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	4a3f      	ldr	r2, [pc, #252]	@ (8006608 <TIM_Base_SetConfig+0x128>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d007      	beq.n	8006520 <TIM_Base_SetConfig+0x40>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a3e      	ldr	r2, [pc, #248]	@ (800660c <TIM_Base_SetConfig+0x12c>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d003      	beq.n	8006520 <TIM_Base_SetConfig+0x40>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a3d      	ldr	r2, [pc, #244]	@ (8006610 <TIM_Base_SetConfig+0x130>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d108      	bne.n	8006532 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006526:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	685b      	ldr	r3, [r3, #4]
 800652c:	68fa      	ldr	r2, [r7, #12]
 800652e:	4313      	orrs	r3, r2
 8006530:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a32      	ldr	r2, [pc, #200]	@ (8006600 <TIM_Base_SetConfig+0x120>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d02b      	beq.n	8006592 <TIM_Base_SetConfig+0xb2>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006540:	d027      	beq.n	8006592 <TIM_Base_SetConfig+0xb2>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a2f      	ldr	r2, [pc, #188]	@ (8006604 <TIM_Base_SetConfig+0x124>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d023      	beq.n	8006592 <TIM_Base_SetConfig+0xb2>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a2e      	ldr	r2, [pc, #184]	@ (8006608 <TIM_Base_SetConfig+0x128>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d01f      	beq.n	8006592 <TIM_Base_SetConfig+0xb2>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a2d      	ldr	r2, [pc, #180]	@ (800660c <TIM_Base_SetConfig+0x12c>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d01b      	beq.n	8006592 <TIM_Base_SetConfig+0xb2>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a2c      	ldr	r2, [pc, #176]	@ (8006610 <TIM_Base_SetConfig+0x130>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d017      	beq.n	8006592 <TIM_Base_SetConfig+0xb2>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a2b      	ldr	r2, [pc, #172]	@ (8006614 <TIM_Base_SetConfig+0x134>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d013      	beq.n	8006592 <TIM_Base_SetConfig+0xb2>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a2a      	ldr	r2, [pc, #168]	@ (8006618 <TIM_Base_SetConfig+0x138>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d00f      	beq.n	8006592 <TIM_Base_SetConfig+0xb2>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a29      	ldr	r2, [pc, #164]	@ (800661c <TIM_Base_SetConfig+0x13c>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d00b      	beq.n	8006592 <TIM_Base_SetConfig+0xb2>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a28      	ldr	r2, [pc, #160]	@ (8006620 <TIM_Base_SetConfig+0x140>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d007      	beq.n	8006592 <TIM_Base_SetConfig+0xb2>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4a27      	ldr	r2, [pc, #156]	@ (8006624 <TIM_Base_SetConfig+0x144>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d003      	beq.n	8006592 <TIM_Base_SetConfig+0xb2>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a26      	ldr	r2, [pc, #152]	@ (8006628 <TIM_Base_SetConfig+0x148>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d108      	bne.n	80065a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006598:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	68fa      	ldr	r2, [r7, #12]
 80065a0:	4313      	orrs	r3, r2
 80065a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	695b      	ldr	r3, [r3, #20]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	689a      	ldr	r2, [r3, #8]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	4a0e      	ldr	r2, [pc, #56]	@ (8006600 <TIM_Base_SetConfig+0x120>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d003      	beq.n	80065d2 <TIM_Base_SetConfig+0xf2>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	4a10      	ldr	r2, [pc, #64]	@ (8006610 <TIM_Base_SetConfig+0x130>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d103      	bne.n	80065da <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	691a      	ldr	r2, [r3, #16]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f043 0204 	orr.w	r2, r3, #4
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2201      	movs	r2, #1
 80065ea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	68fa      	ldr	r2, [r7, #12]
 80065f0:	601a      	str	r2, [r3, #0]
}
 80065f2:	bf00      	nop
 80065f4:	3714      	adds	r7, #20
 80065f6:	46bd      	mov	sp, r7
 80065f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fc:	4770      	bx	lr
 80065fe:	bf00      	nop
 8006600:	40010000 	.word	0x40010000
 8006604:	40000400 	.word	0x40000400
 8006608:	40000800 	.word	0x40000800
 800660c:	40000c00 	.word	0x40000c00
 8006610:	40010400 	.word	0x40010400
 8006614:	40014000 	.word	0x40014000
 8006618:	40014400 	.word	0x40014400
 800661c:	40014800 	.word	0x40014800
 8006620:	40001800 	.word	0x40001800
 8006624:	40001c00 	.word	0x40001c00
 8006628:	40002000 	.word	0x40002000

0800662c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800662c:	b480      	push	{r7}
 800662e:	b087      	sub	sp, #28
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a1b      	ldr	r3, [r3, #32]
 800663a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6a1b      	ldr	r3, [r3, #32]
 8006640:	f023 0201 	bic.w	r2, r3, #1
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	699b      	ldr	r3, [r3, #24]
 8006652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800665a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f023 0303 	bic.w	r3, r3, #3
 8006662:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	68fa      	ldr	r2, [r7, #12]
 800666a:	4313      	orrs	r3, r2
 800666c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800666e:	697b      	ldr	r3, [r7, #20]
 8006670:	f023 0302 	bic.w	r3, r3, #2
 8006674:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	697a      	ldr	r2, [r7, #20]
 800667c:	4313      	orrs	r3, r2
 800667e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	4a20      	ldr	r2, [pc, #128]	@ (8006704 <TIM_OC1_SetConfig+0xd8>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d003      	beq.n	8006690 <TIM_OC1_SetConfig+0x64>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	4a1f      	ldr	r2, [pc, #124]	@ (8006708 <TIM_OC1_SetConfig+0xdc>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d10c      	bne.n	80066aa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	f023 0308 	bic.w	r3, r3, #8
 8006696:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	697a      	ldr	r2, [r7, #20]
 800669e:	4313      	orrs	r3, r2
 80066a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	f023 0304 	bic.w	r3, r3, #4
 80066a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	4a15      	ldr	r2, [pc, #84]	@ (8006704 <TIM_OC1_SetConfig+0xd8>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d003      	beq.n	80066ba <TIM_OC1_SetConfig+0x8e>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a14      	ldr	r2, [pc, #80]	@ (8006708 <TIM_OC1_SetConfig+0xdc>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d111      	bne.n	80066de <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80066c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	695b      	ldr	r3, [r3, #20]
 80066ce:	693a      	ldr	r2, [r7, #16]
 80066d0:	4313      	orrs	r3, r2
 80066d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	699b      	ldr	r3, [r3, #24]
 80066d8:	693a      	ldr	r2, [r7, #16]
 80066da:	4313      	orrs	r3, r2
 80066dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	693a      	ldr	r2, [r7, #16]
 80066e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	685a      	ldr	r2, [r3, #4]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	697a      	ldr	r2, [r7, #20]
 80066f6:	621a      	str	r2, [r3, #32]
}
 80066f8:	bf00      	nop
 80066fa:	371c      	adds	r7, #28
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr
 8006704:	40010000 	.word	0x40010000
 8006708:	40010400 	.word	0x40010400

0800670c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800670c:	b480      	push	{r7}
 800670e:	b087      	sub	sp, #28
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
 8006714:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6a1b      	ldr	r3, [r3, #32]
 800671a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6a1b      	ldr	r3, [r3, #32]
 8006720:	f023 0210 	bic.w	r2, r3, #16
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	699b      	ldr	r3, [r3, #24]
 8006732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800673a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006742:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	021b      	lsls	r3, r3, #8
 800674a:	68fa      	ldr	r2, [r7, #12]
 800674c:	4313      	orrs	r3, r2
 800674e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	f023 0320 	bic.w	r3, r3, #32
 8006756:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	011b      	lsls	r3, r3, #4
 800675e:	697a      	ldr	r2, [r7, #20]
 8006760:	4313      	orrs	r3, r2
 8006762:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	4a22      	ldr	r2, [pc, #136]	@ (80067f0 <TIM_OC2_SetConfig+0xe4>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d003      	beq.n	8006774 <TIM_OC2_SetConfig+0x68>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	4a21      	ldr	r2, [pc, #132]	@ (80067f4 <TIM_OC2_SetConfig+0xe8>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d10d      	bne.n	8006790 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800677a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	68db      	ldr	r3, [r3, #12]
 8006780:	011b      	lsls	r3, r3, #4
 8006782:	697a      	ldr	r2, [r7, #20]
 8006784:	4313      	orrs	r3, r2
 8006786:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800678e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	4a17      	ldr	r2, [pc, #92]	@ (80067f0 <TIM_OC2_SetConfig+0xe4>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d003      	beq.n	80067a0 <TIM_OC2_SetConfig+0x94>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	4a16      	ldr	r2, [pc, #88]	@ (80067f4 <TIM_OC2_SetConfig+0xe8>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d113      	bne.n	80067c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80067a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80067a8:	693b      	ldr	r3, [r7, #16]
 80067aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80067ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	695b      	ldr	r3, [r3, #20]
 80067b4:	009b      	lsls	r3, r3, #2
 80067b6:	693a      	ldr	r2, [r7, #16]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	699b      	ldr	r3, [r3, #24]
 80067c0:	009b      	lsls	r3, r3, #2
 80067c2:	693a      	ldr	r2, [r7, #16]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	693a      	ldr	r2, [r7, #16]
 80067cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	68fa      	ldr	r2, [r7, #12]
 80067d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	685a      	ldr	r2, [r3, #4]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	697a      	ldr	r2, [r7, #20]
 80067e0:	621a      	str	r2, [r3, #32]
}
 80067e2:	bf00      	nop
 80067e4:	371c      	adds	r7, #28
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr
 80067ee:	bf00      	nop
 80067f0:	40010000 	.word	0x40010000
 80067f4:	40010400 	.word	0x40010400

080067f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b087      	sub	sp, #28
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
 8006800:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a1b      	ldr	r3, [r3, #32]
 8006806:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6a1b      	ldr	r3, [r3, #32]
 800680c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	69db      	ldr	r3, [r3, #28]
 800681e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006826:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f023 0303 	bic.w	r3, r3, #3
 800682e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	4313      	orrs	r3, r2
 8006838:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006840:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	021b      	lsls	r3, r3, #8
 8006848:	697a      	ldr	r2, [r7, #20]
 800684a:	4313      	orrs	r3, r2
 800684c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	4a21      	ldr	r2, [pc, #132]	@ (80068d8 <TIM_OC3_SetConfig+0xe0>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d003      	beq.n	800685e <TIM_OC3_SetConfig+0x66>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	4a20      	ldr	r2, [pc, #128]	@ (80068dc <TIM_OC3_SetConfig+0xe4>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d10d      	bne.n	800687a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006864:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	021b      	lsls	r3, r3, #8
 800686c:	697a      	ldr	r2, [r7, #20]
 800686e:	4313      	orrs	r3, r2
 8006870:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006878:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	4a16      	ldr	r2, [pc, #88]	@ (80068d8 <TIM_OC3_SetConfig+0xe0>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d003      	beq.n	800688a <TIM_OC3_SetConfig+0x92>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	4a15      	ldr	r2, [pc, #84]	@ (80068dc <TIM_OC3_SetConfig+0xe4>)
 8006886:	4293      	cmp	r3, r2
 8006888:	d113      	bne.n	80068b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006890:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006898:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	695b      	ldr	r3, [r3, #20]
 800689e:	011b      	lsls	r3, r3, #4
 80068a0:	693a      	ldr	r2, [r7, #16]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	699b      	ldr	r3, [r3, #24]
 80068aa:	011b      	lsls	r3, r3, #4
 80068ac:	693a      	ldr	r2, [r7, #16]
 80068ae:	4313      	orrs	r3, r2
 80068b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	693a      	ldr	r2, [r7, #16]
 80068b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	68fa      	ldr	r2, [r7, #12]
 80068bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	685a      	ldr	r2, [r3, #4]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	697a      	ldr	r2, [r7, #20]
 80068ca:	621a      	str	r2, [r3, #32]
}
 80068cc:	bf00      	nop
 80068ce:	371c      	adds	r7, #28
 80068d0:	46bd      	mov	sp, r7
 80068d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d6:	4770      	bx	lr
 80068d8:	40010000 	.word	0x40010000
 80068dc:	40010400 	.word	0x40010400

080068e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b087      	sub	sp, #28
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6a1b      	ldr	r3, [r3, #32]
 80068ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6a1b      	ldr	r3, [r3, #32]
 80068f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	69db      	ldr	r3, [r3, #28]
 8006906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800690e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006916:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	021b      	lsls	r3, r3, #8
 800691e:	68fa      	ldr	r2, [r7, #12]
 8006920:	4313      	orrs	r3, r2
 8006922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800692a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	031b      	lsls	r3, r3, #12
 8006932:	693a      	ldr	r2, [r7, #16]
 8006934:	4313      	orrs	r3, r2
 8006936:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	4a12      	ldr	r2, [pc, #72]	@ (8006984 <TIM_OC4_SetConfig+0xa4>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d003      	beq.n	8006948 <TIM_OC4_SetConfig+0x68>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	4a11      	ldr	r2, [pc, #68]	@ (8006988 <TIM_OC4_SetConfig+0xa8>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d109      	bne.n	800695c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800694e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	695b      	ldr	r3, [r3, #20]
 8006954:	019b      	lsls	r3, r3, #6
 8006956:	697a      	ldr	r2, [r7, #20]
 8006958:	4313      	orrs	r3, r2
 800695a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	68fa      	ldr	r2, [r7, #12]
 8006966:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	685a      	ldr	r2, [r3, #4]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	693a      	ldr	r2, [r7, #16]
 8006974:	621a      	str	r2, [r3, #32]
}
 8006976:	bf00      	nop
 8006978:	371c      	adds	r7, #28
 800697a:	46bd      	mov	sp, r7
 800697c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006980:	4770      	bx	lr
 8006982:	bf00      	nop
 8006984:	40010000 	.word	0x40010000
 8006988:	40010400 	.word	0x40010400

0800698c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800698c:	b480      	push	{r7}
 800698e:	b087      	sub	sp, #28
 8006990:	af00      	add	r7, sp, #0
 8006992:	60f8      	str	r0, [r7, #12]
 8006994:	60b9      	str	r1, [r7, #8]
 8006996:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	6a1b      	ldr	r3, [r3, #32]
 800699c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	6a1b      	ldr	r3, [r3, #32]
 80069a2:	f023 0201 	bic.w	r2, r3, #1
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	699b      	ldr	r3, [r3, #24]
 80069ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80069b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	011b      	lsls	r3, r3, #4
 80069bc:	693a      	ldr	r2, [r7, #16]
 80069be:	4313      	orrs	r3, r2
 80069c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	f023 030a 	bic.w	r3, r3, #10
 80069c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069ca:	697a      	ldr	r2, [r7, #20]
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	693a      	ldr	r2, [r7, #16]
 80069d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	697a      	ldr	r2, [r7, #20]
 80069dc:	621a      	str	r2, [r3, #32]
}
 80069de:	bf00      	nop
 80069e0:	371c      	adds	r7, #28
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr

080069ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069ea:	b480      	push	{r7}
 80069ec:	b087      	sub	sp, #28
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	60f8      	str	r0, [r7, #12]
 80069f2:	60b9      	str	r1, [r7, #8]
 80069f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	6a1b      	ldr	r3, [r3, #32]
 80069fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6a1b      	ldr	r3, [r3, #32]
 8006a00:	f023 0210 	bic.w	r2, r3, #16
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	699b      	ldr	r3, [r3, #24]
 8006a0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	031b      	lsls	r3, r3, #12
 8006a1a:	693a      	ldr	r2, [r7, #16]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a26:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	011b      	lsls	r3, r3, #4
 8006a2c:	697a      	ldr	r2, [r7, #20]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	693a      	ldr	r2, [r7, #16]
 8006a36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	697a      	ldr	r2, [r7, #20]
 8006a3c:	621a      	str	r2, [r3, #32]
}
 8006a3e:	bf00      	nop
 8006a40:	371c      	adds	r7, #28
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr

08006a4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a4a:	b480      	push	{r7}
 8006a4c:	b085      	sub	sp, #20
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
 8006a52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	689b      	ldr	r3, [r3, #8]
 8006a58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a62:	683a      	ldr	r2, [r7, #0]
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	4313      	orrs	r3, r2
 8006a68:	f043 0307 	orr.w	r3, r3, #7
 8006a6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	609a      	str	r2, [r3, #8]
}
 8006a74:	bf00      	nop
 8006a76:	3714      	adds	r7, #20
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b087      	sub	sp, #28
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	60f8      	str	r0, [r7, #12]
 8006a88:	60b9      	str	r1, [r7, #8]
 8006a8a:	607a      	str	r2, [r7, #4]
 8006a8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a94:	697b      	ldr	r3, [r7, #20]
 8006a96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	021a      	lsls	r2, r3, #8
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	431a      	orrs	r2, r3
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	697a      	ldr	r2, [r7, #20]
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	697a      	ldr	r2, [r7, #20]
 8006ab2:	609a      	str	r2, [r3, #8]
}
 8006ab4:	bf00      	nop
 8006ab6:	371c      	adds	r7, #28
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abe:	4770      	bx	lr

08006ac0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006ac0:	b480      	push	{r7}
 8006ac2:	b087      	sub	sp, #28
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	60f8      	str	r0, [r7, #12]
 8006ac8:	60b9      	str	r1, [r7, #8]
 8006aca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	f003 031f 	and.w	r3, r3, #31
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ad8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	6a1a      	ldr	r2, [r3, #32]
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	43db      	mvns	r3, r3
 8006ae2:	401a      	ands	r2, r3
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	6a1a      	ldr	r2, [r3, #32]
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	f003 031f 	and.w	r3, r3, #31
 8006af2:	6879      	ldr	r1, [r7, #4]
 8006af4:	fa01 f303 	lsl.w	r3, r1, r3
 8006af8:	431a      	orrs	r2, r3
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	621a      	str	r2, [r3, #32]
}
 8006afe:	bf00      	nop
 8006b00:	371c      	adds	r7, #28
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
	...

08006b0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d101      	bne.n	8006b24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b20:	2302      	movs	r3, #2
 8006b22:	e05a      	b.n	8006bda <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2201      	movs	r2, #1
 8006b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2202      	movs	r2, #2
 8006b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68fa      	ldr	r2, [r7, #12]
 8006b52:	4313      	orrs	r3, r2
 8006b54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	68fa      	ldr	r2, [r7, #12]
 8006b5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4a21      	ldr	r2, [pc, #132]	@ (8006be8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d022      	beq.n	8006bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b70:	d01d      	beq.n	8006bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a1d      	ldr	r2, [pc, #116]	@ (8006bec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d018      	beq.n	8006bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a1b      	ldr	r2, [pc, #108]	@ (8006bf0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d013      	beq.n	8006bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	4a1a      	ldr	r2, [pc, #104]	@ (8006bf4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d00e      	beq.n	8006bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a18      	ldr	r2, [pc, #96]	@ (8006bf8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d009      	beq.n	8006bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a17      	ldr	r2, [pc, #92]	@ (8006bfc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d004      	beq.n	8006bae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a15      	ldr	r2, [pc, #84]	@ (8006c00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d10c      	bne.n	8006bc8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bb4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	68ba      	ldr	r2, [r7, #8]
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	68ba      	ldr	r2, [r7, #8]
 8006bc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2201      	movs	r2, #1
 8006bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006bd8:	2300      	movs	r3, #0
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3714      	adds	r7, #20
 8006bde:	46bd      	mov	sp, r7
 8006be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be4:	4770      	bx	lr
 8006be6:	bf00      	nop
 8006be8:	40010000 	.word	0x40010000
 8006bec:	40000400 	.word	0x40000400
 8006bf0:	40000800 	.word	0x40000800
 8006bf4:	40000c00 	.word	0x40000c00
 8006bf8:	40010400 	.word	0x40010400
 8006bfc:	40014000 	.word	0x40014000
 8006c00:	40001800 	.word	0x40001800

08006c04 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c04:	b480      	push	{r7}
 8006c06:	b083      	sub	sp, #12
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c0c:	bf00      	nop
 8006c0e:	370c      	adds	r7, #12
 8006c10:	46bd      	mov	sp, r7
 8006c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c16:	4770      	bx	lr

08006c18 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b083      	sub	sp, #12
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c20:	bf00      	nop
 8006c22:	370c      	adds	r7, #12
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b082      	sub	sp, #8
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d101      	bne.n	8006c3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	e042      	b.n	8006cc4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d106      	bne.n	8006c58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	f7fc fd04 	bl	8003660 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2224      	movs	r2, #36	@ 0x24
 8006c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	68da      	ldr	r2, [r3, #12]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f000 fdd3 	bl	800781c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	691a      	ldr	r2, [r3, #16]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006c84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	695a      	ldr	r2, [r3, #20]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006c94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	68da      	ldr	r2, [r3, #12]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006ca4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2220      	movs	r2, #32
 8006cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2220      	movs	r2, #32
 8006cb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006cc2:	2300      	movs	r3, #0
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	3708      	adds	r7, #8
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}

08006ccc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b08a      	sub	sp, #40	@ 0x28
 8006cd0:	af02      	add	r7, sp, #8
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	603b      	str	r3, [r7, #0]
 8006cd8:	4613      	mov	r3, r2
 8006cda:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006cdc:	2300      	movs	r3, #0
 8006cde:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ce6:	b2db      	uxtb	r3, r3
 8006ce8:	2b20      	cmp	r3, #32
 8006cea:	d175      	bne.n	8006dd8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d002      	beq.n	8006cf8 <HAL_UART_Transmit+0x2c>
 8006cf2:	88fb      	ldrh	r3, [r7, #6]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d101      	bne.n	8006cfc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006cf8:	2301      	movs	r3, #1
 8006cfa:	e06e      	b.n	8006dda <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2221      	movs	r2, #33	@ 0x21
 8006d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d0a:	f7fd fa65 	bl	80041d8 <HAL_GetTick>
 8006d0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	88fa      	ldrh	r2, [r7, #6]
 8006d14:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	88fa      	ldrh	r2, [r7, #6]
 8006d1a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d24:	d108      	bne.n	8006d38 <HAL_UART_Transmit+0x6c>
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	691b      	ldr	r3, [r3, #16]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d104      	bne.n	8006d38 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	61bb      	str	r3, [r7, #24]
 8006d36:	e003      	b.n	8006d40 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d40:	e02e      	b.n	8006da0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	9300      	str	r3, [sp, #0]
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	2180      	movs	r1, #128	@ 0x80
 8006d4c:	68f8      	ldr	r0, [r7, #12]
 8006d4e:	f000 fb37 	bl	80073c0 <UART_WaitOnFlagUntilTimeout>
 8006d52:	4603      	mov	r3, r0
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d005      	beq.n	8006d64 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2220      	movs	r2, #32
 8006d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006d60:	2303      	movs	r3, #3
 8006d62:	e03a      	b.n	8006dda <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006d64:	69fb      	ldr	r3, [r7, #28]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d10b      	bne.n	8006d82 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d6a:	69bb      	ldr	r3, [r7, #24]
 8006d6c:	881b      	ldrh	r3, [r3, #0]
 8006d6e:	461a      	mov	r2, r3
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d78:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006d7a:	69bb      	ldr	r3, [r7, #24]
 8006d7c:	3302      	adds	r3, #2
 8006d7e:	61bb      	str	r3, [r7, #24]
 8006d80:	e007      	b.n	8006d92 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d82:	69fb      	ldr	r3, [r7, #28]
 8006d84:	781a      	ldrb	r2, [r3, #0]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006d8c:	69fb      	ldr	r3, [r7, #28]
 8006d8e:	3301      	adds	r3, #1
 8006d90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	3b01      	subs	r3, #1
 8006d9a:	b29a      	uxth	r2, r3
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006da4:	b29b      	uxth	r3, r3
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d1cb      	bne.n	8006d42 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	9300      	str	r3, [sp, #0]
 8006dae:	697b      	ldr	r3, [r7, #20]
 8006db0:	2200      	movs	r2, #0
 8006db2:	2140      	movs	r1, #64	@ 0x40
 8006db4:	68f8      	ldr	r0, [r7, #12]
 8006db6:	f000 fb03 	bl	80073c0 <UART_WaitOnFlagUntilTimeout>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d005      	beq.n	8006dcc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2220      	movs	r2, #32
 8006dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006dc8:	2303      	movs	r3, #3
 8006dca:	e006      	b.n	8006dda <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2220      	movs	r2, #32
 8006dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	e000      	b.n	8006dda <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006dd8:	2302      	movs	r3, #2
  }
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3720      	adds	r7, #32
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}

08006de2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006de2:	b580      	push	{r7, lr}
 8006de4:	b084      	sub	sp, #16
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	60f8      	str	r0, [r7, #12]
 8006dea:	60b9      	str	r1, [r7, #8]
 8006dec:	4613      	mov	r3, r2
 8006dee:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	2b20      	cmp	r3, #32
 8006dfa:	d112      	bne.n	8006e22 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d002      	beq.n	8006e08 <HAL_UART_Receive_IT+0x26>
 8006e02:	88fb      	ldrh	r3, [r7, #6]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d101      	bne.n	8006e0c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	e00b      	b.n	8006e24 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006e12:	88fb      	ldrh	r3, [r7, #6]
 8006e14:	461a      	mov	r2, r3
 8006e16:	68b9      	ldr	r1, [r7, #8]
 8006e18:	68f8      	ldr	r0, [r7, #12]
 8006e1a:	f000 fb2a 	bl	8007472 <UART_Start_Receive_IT>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	e000      	b.n	8006e24 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006e22:	2302      	movs	r3, #2
  }
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3710      	adds	r7, #16
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}

08006e2c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b0ba      	sub	sp, #232	@ 0xe8
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	68db      	ldr	r3, [r3, #12]
 8006e44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	695b      	ldr	r3, [r3, #20]
 8006e4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006e52:	2300      	movs	r3, #0
 8006e54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006e58:	2300      	movs	r3, #0
 8006e5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006e5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e62:	f003 030f 	and.w	r3, r3, #15
 8006e66:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006e6a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d10f      	bne.n	8006e92 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e76:	f003 0320 	and.w	r3, r3, #32
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d009      	beq.n	8006e92 <HAL_UART_IRQHandler+0x66>
 8006e7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e82:	f003 0320 	and.w	r3, r3, #32
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d003      	beq.n	8006e92 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 fc07 	bl	800769e <UART_Receive_IT>
      return;
 8006e90:	e273      	b.n	800737a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006e92:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	f000 80de 	beq.w	8007058 <HAL_UART_IRQHandler+0x22c>
 8006e9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ea0:	f003 0301 	and.w	r3, r3, #1
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d106      	bne.n	8006eb6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006ea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006eac:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	f000 80d1 	beq.w	8007058 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eba:	f003 0301 	and.w	r3, r3, #1
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d00b      	beq.n	8006eda <HAL_UART_IRQHandler+0xae>
 8006ec2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ec6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d005      	beq.n	8006eda <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ed2:	f043 0201 	orr.w	r2, r3, #1
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ede:	f003 0304 	and.w	r3, r3, #4
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d00b      	beq.n	8006efe <HAL_UART_IRQHandler+0xd2>
 8006ee6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006eea:	f003 0301 	and.w	r3, r3, #1
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d005      	beq.n	8006efe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ef6:	f043 0202 	orr.w	r2, r3, #2
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006efe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f02:	f003 0302 	and.w	r3, r3, #2
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d00b      	beq.n	8006f22 <HAL_UART_IRQHandler+0xf6>
 8006f0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f0e:	f003 0301 	and.w	r3, r3, #1
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d005      	beq.n	8006f22 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f1a:	f043 0204 	orr.w	r2, r3, #4
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006f22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f26:	f003 0308 	and.w	r3, r3, #8
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d011      	beq.n	8006f52 <HAL_UART_IRQHandler+0x126>
 8006f2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f32:	f003 0320 	and.w	r3, r3, #32
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d105      	bne.n	8006f46 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f3e:	f003 0301 	and.w	r3, r3, #1
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d005      	beq.n	8006f52 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f4a:	f043 0208 	orr.w	r2, r3, #8
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	f000 820a 	beq.w	8007370 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f60:	f003 0320 	and.w	r3, r3, #32
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d008      	beq.n	8006f7a <HAL_UART_IRQHandler+0x14e>
 8006f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f6c:	f003 0320 	and.w	r3, r3, #32
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d002      	beq.n	8006f7a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006f74:	6878      	ldr	r0, [r7, #4]
 8006f76:	f000 fb92 	bl	800769e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	695b      	ldr	r3, [r3, #20]
 8006f80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f84:	2b40      	cmp	r3, #64	@ 0x40
 8006f86:	bf0c      	ite	eq
 8006f88:	2301      	moveq	r3, #1
 8006f8a:	2300      	movne	r3, #0
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f96:	f003 0308 	and.w	r3, r3, #8
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d103      	bne.n	8006fa6 <HAL_UART_IRQHandler+0x17a>
 8006f9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d04f      	beq.n	8007046 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f000 fa9d 	bl	80074e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	695b      	ldr	r3, [r3, #20]
 8006fb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fb6:	2b40      	cmp	r3, #64	@ 0x40
 8006fb8:	d141      	bne.n	800703e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	3314      	adds	r3, #20
 8006fc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006fc8:	e853 3f00 	ldrex	r3, [r3]
 8006fcc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006fd0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006fd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	3314      	adds	r3, #20
 8006fe2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006fe6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006fea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006ff2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006ff6:	e841 2300 	strex	r3, r2, [r1]
 8006ffa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006ffe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007002:	2b00      	cmp	r3, #0
 8007004:	d1d9      	bne.n	8006fba <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800700a:	2b00      	cmp	r3, #0
 800700c:	d013      	beq.n	8007036 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007012:	4a8a      	ldr	r2, [pc, #552]	@ (800723c <HAL_UART_IRQHandler+0x410>)
 8007014:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800701a:	4618      	mov	r0, r3
 800701c:	f7fd fa8d 	bl	800453a <HAL_DMA_Abort_IT>
 8007020:	4603      	mov	r3, r0
 8007022:	2b00      	cmp	r3, #0
 8007024:	d016      	beq.n	8007054 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800702a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007030:	4610      	mov	r0, r2
 8007032:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007034:	e00e      	b.n	8007054 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f000 f9ac 	bl	8007394 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800703c:	e00a      	b.n	8007054 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 f9a8 	bl	8007394 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007044:	e006      	b.n	8007054 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f000 f9a4 	bl	8007394 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8007052:	e18d      	b.n	8007370 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007054:	bf00      	nop
    return;
 8007056:	e18b      	b.n	8007370 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800705c:	2b01      	cmp	r3, #1
 800705e:	f040 8167 	bne.w	8007330 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007066:	f003 0310 	and.w	r3, r3, #16
 800706a:	2b00      	cmp	r3, #0
 800706c:	f000 8160 	beq.w	8007330 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007070:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007074:	f003 0310 	and.w	r3, r3, #16
 8007078:	2b00      	cmp	r3, #0
 800707a:	f000 8159 	beq.w	8007330 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800707e:	2300      	movs	r3, #0
 8007080:	60bb      	str	r3, [r7, #8]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	60bb      	str	r3, [r7, #8]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	60bb      	str	r3, [r7, #8]
 8007092:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	695b      	ldr	r3, [r3, #20]
 800709a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800709e:	2b40      	cmp	r3, #64	@ 0x40
 80070a0:	f040 80ce 	bne.w	8007240 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80070b0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	f000 80a9 	beq.w	800720c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80070be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070c2:	429a      	cmp	r2, r3
 80070c4:	f080 80a2 	bcs.w	800720c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070ce:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070d4:	69db      	ldr	r3, [r3, #28]
 80070d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070da:	f000 8088 	beq.w	80071ee <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	330c      	adds	r3, #12
 80070e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80070ec:	e853 3f00 	ldrex	r3, [r3]
 80070f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80070f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80070f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	330c      	adds	r3, #12
 8007106:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800710a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800710e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007112:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007116:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800711a:	e841 2300 	strex	r3, r2, [r1]
 800711e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007122:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007126:	2b00      	cmp	r3, #0
 8007128:	d1d9      	bne.n	80070de <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	3314      	adds	r3, #20
 8007130:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007132:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007134:	e853 3f00 	ldrex	r3, [r3]
 8007138:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800713a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800713c:	f023 0301 	bic.w	r3, r3, #1
 8007140:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	3314      	adds	r3, #20
 800714a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800714e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007152:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007154:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007156:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800715a:	e841 2300 	strex	r3, r2, [r1]
 800715e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007160:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1e1      	bne.n	800712a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	3314      	adds	r3, #20
 800716c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007170:	e853 3f00 	ldrex	r3, [r3]
 8007174:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007176:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007178:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800717c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	3314      	adds	r3, #20
 8007186:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800718a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800718c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007190:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007192:	e841 2300 	strex	r3, r2, [r1]
 8007196:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007198:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800719a:	2b00      	cmp	r3, #0
 800719c:	d1e3      	bne.n	8007166 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2220      	movs	r2, #32
 80071a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	330c      	adds	r3, #12
 80071b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071b6:	e853 3f00 	ldrex	r3, [r3]
 80071ba:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80071bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071be:	f023 0310 	bic.w	r3, r3, #16
 80071c2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	330c      	adds	r3, #12
 80071cc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80071d0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80071d2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071d4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80071d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80071d8:	e841 2300 	strex	r3, r2, [r1]
 80071dc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80071de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d1e3      	bne.n	80071ac <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071e8:	4618      	mov	r0, r3
 80071ea:	f7fd f936 	bl	800445a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2202      	movs	r2, #2
 80071f2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	1ad3      	subs	r3, r2, r3
 8007200:	b29b      	uxth	r3, r3
 8007202:	4619      	mov	r1, r3
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 f8cf 	bl	80073a8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800720a:	e0b3      	b.n	8007374 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007210:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007214:	429a      	cmp	r2, r3
 8007216:	f040 80ad 	bne.w	8007374 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800721e:	69db      	ldr	r3, [r3, #28]
 8007220:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007224:	f040 80a6 	bne.w	8007374 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2202      	movs	r2, #2
 800722c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007232:	4619      	mov	r1, r3
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 f8b7 	bl	80073a8 <HAL_UARTEx_RxEventCallback>
      return;
 800723a:	e09b      	b.n	8007374 <HAL_UART_IRQHandler+0x548>
 800723c:	080075ad 	.word	0x080075ad
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007248:	b29b      	uxth	r3, r3
 800724a:	1ad3      	subs	r3, r2, r3
 800724c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007254:	b29b      	uxth	r3, r3
 8007256:	2b00      	cmp	r3, #0
 8007258:	f000 808e 	beq.w	8007378 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800725c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007260:	2b00      	cmp	r3, #0
 8007262:	f000 8089 	beq.w	8007378 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	330c      	adds	r3, #12
 800726c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007270:	e853 3f00 	ldrex	r3, [r3]
 8007274:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007276:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007278:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800727c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	330c      	adds	r3, #12
 8007286:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800728a:	647a      	str	r2, [r7, #68]	@ 0x44
 800728c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800728e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007290:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007292:	e841 2300 	strex	r3, r2, [r1]
 8007296:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007298:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800729a:	2b00      	cmp	r3, #0
 800729c:	d1e3      	bne.n	8007266 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	3314      	adds	r3, #20
 80072a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a8:	e853 3f00 	ldrex	r3, [r3]
 80072ac:	623b      	str	r3, [r7, #32]
   return(result);
 80072ae:	6a3b      	ldr	r3, [r7, #32]
 80072b0:	f023 0301 	bic.w	r3, r3, #1
 80072b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	3314      	adds	r3, #20
 80072be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80072c2:	633a      	str	r2, [r7, #48]	@ 0x30
 80072c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072ca:	e841 2300 	strex	r3, r2, [r1]
 80072ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d1e3      	bne.n	800729e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2220      	movs	r2, #32
 80072da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2200      	movs	r2, #0
 80072e2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	330c      	adds	r3, #12
 80072ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	e853 3f00 	ldrex	r3, [r3]
 80072f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f023 0310 	bic.w	r3, r3, #16
 80072fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	330c      	adds	r3, #12
 8007304:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007308:	61fa      	str	r2, [r7, #28]
 800730a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800730c:	69b9      	ldr	r1, [r7, #24]
 800730e:	69fa      	ldr	r2, [r7, #28]
 8007310:	e841 2300 	strex	r3, r2, [r1]
 8007314:	617b      	str	r3, [r7, #20]
   return(result);
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d1e3      	bne.n	80072e4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2202      	movs	r2, #2
 8007320:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007322:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007326:	4619      	mov	r1, r3
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f000 f83d 	bl	80073a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800732e:	e023      	b.n	8007378 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007334:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007338:	2b00      	cmp	r3, #0
 800733a:	d009      	beq.n	8007350 <HAL_UART_IRQHandler+0x524>
 800733c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007344:	2b00      	cmp	r3, #0
 8007346:	d003      	beq.n	8007350 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f000 f940 	bl	80075ce <UART_Transmit_IT>
    return;
 800734e:	e014      	b.n	800737a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007350:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007354:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007358:	2b00      	cmp	r3, #0
 800735a:	d00e      	beq.n	800737a <HAL_UART_IRQHandler+0x54e>
 800735c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007364:	2b00      	cmp	r3, #0
 8007366:	d008      	beq.n	800737a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8007368:	6878      	ldr	r0, [r7, #4]
 800736a:	f000 f980 	bl	800766e <UART_EndTransmit_IT>
    return;
 800736e:	e004      	b.n	800737a <HAL_UART_IRQHandler+0x54e>
    return;
 8007370:	bf00      	nop
 8007372:	e002      	b.n	800737a <HAL_UART_IRQHandler+0x54e>
      return;
 8007374:	bf00      	nop
 8007376:	e000      	b.n	800737a <HAL_UART_IRQHandler+0x54e>
      return;
 8007378:	bf00      	nop
  }
}
 800737a:	37e8      	adds	r7, #232	@ 0xe8
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}

08007380 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007380:	b480      	push	{r7}
 8007382:	b083      	sub	sp, #12
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007388:	bf00      	nop
 800738a:	370c      	adds	r7, #12
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr

08007394 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800739c:	bf00      	nop
 800739e:	370c      	adds	r7, #12
 80073a0:	46bd      	mov	sp, r7
 80073a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a6:	4770      	bx	lr

080073a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b083      	sub	sp, #12
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
 80073b0:	460b      	mov	r3, r1
 80073b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80073b4:	bf00      	nop
 80073b6:	370c      	adds	r7, #12
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr

080073c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b086      	sub	sp, #24
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	603b      	str	r3, [r7, #0]
 80073cc:	4613      	mov	r3, r2
 80073ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073d0:	e03b      	b.n	800744a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073d2:	6a3b      	ldr	r3, [r7, #32]
 80073d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073d8:	d037      	beq.n	800744a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073da:	f7fc fefd 	bl	80041d8 <HAL_GetTick>
 80073de:	4602      	mov	r2, r0
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	1ad3      	subs	r3, r2, r3
 80073e4:	6a3a      	ldr	r2, [r7, #32]
 80073e6:	429a      	cmp	r2, r3
 80073e8:	d302      	bcc.n	80073f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80073ea:	6a3b      	ldr	r3, [r7, #32]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d101      	bne.n	80073f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80073f0:	2303      	movs	r3, #3
 80073f2:	e03a      	b.n	800746a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	f003 0304 	and.w	r3, r3, #4
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d023      	beq.n	800744a <UART_WaitOnFlagUntilTimeout+0x8a>
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	2b80      	cmp	r3, #128	@ 0x80
 8007406:	d020      	beq.n	800744a <UART_WaitOnFlagUntilTimeout+0x8a>
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	2b40      	cmp	r3, #64	@ 0x40
 800740c:	d01d      	beq.n	800744a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f003 0308 	and.w	r3, r3, #8
 8007418:	2b08      	cmp	r3, #8
 800741a:	d116      	bne.n	800744a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800741c:	2300      	movs	r3, #0
 800741e:	617b      	str	r3, [r7, #20]
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	617b      	str	r3, [r7, #20]
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	617b      	str	r3, [r7, #20]
 8007430:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007432:	68f8      	ldr	r0, [r7, #12]
 8007434:	f000 f857 	bl	80074e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2208      	movs	r2, #8
 800743c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2200      	movs	r2, #0
 8007442:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	e00f      	b.n	800746a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	4013      	ands	r3, r2
 8007454:	68ba      	ldr	r2, [r7, #8]
 8007456:	429a      	cmp	r2, r3
 8007458:	bf0c      	ite	eq
 800745a:	2301      	moveq	r3, #1
 800745c:	2300      	movne	r3, #0
 800745e:	b2db      	uxtb	r3, r3
 8007460:	461a      	mov	r2, r3
 8007462:	79fb      	ldrb	r3, [r7, #7]
 8007464:	429a      	cmp	r2, r3
 8007466:	d0b4      	beq.n	80073d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007468:	2300      	movs	r3, #0
}
 800746a:	4618      	mov	r0, r3
 800746c:	3718      	adds	r7, #24
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}

08007472 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007472:	b480      	push	{r7}
 8007474:	b085      	sub	sp, #20
 8007476:	af00      	add	r7, sp, #0
 8007478:	60f8      	str	r0, [r7, #12]
 800747a:	60b9      	str	r1, [r7, #8]
 800747c:	4613      	mov	r3, r2
 800747e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	68ba      	ldr	r2, [r7, #8]
 8007484:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	88fa      	ldrh	r2, [r7, #6]
 800748a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	88fa      	ldrh	r2, [r7, #6]
 8007490:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2200      	movs	r2, #0
 8007496:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	2222      	movs	r2, #34	@ 0x22
 800749c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	691b      	ldr	r3, [r3, #16]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d007      	beq.n	80074b8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	68da      	ldr	r2, [r3, #12]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80074b6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	695a      	ldr	r2, [r3, #20]
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f042 0201 	orr.w	r2, r2, #1
 80074c6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	68da      	ldr	r2, [r3, #12]
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	f042 0220 	orr.w	r2, r2, #32
 80074d6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80074d8:	2300      	movs	r3, #0
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3714      	adds	r7, #20
 80074de:	46bd      	mov	sp, r7
 80074e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e4:	4770      	bx	lr

080074e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074e6:	b480      	push	{r7}
 80074e8:	b095      	sub	sp, #84	@ 0x54
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	330c      	adds	r3, #12
 80074f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074f8:	e853 3f00 	ldrex	r3, [r3]
 80074fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80074fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007500:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007504:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	330c      	adds	r3, #12
 800750c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800750e:	643a      	str	r2, [r7, #64]	@ 0x40
 8007510:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007512:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007514:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007516:	e841 2300 	strex	r3, r2, [r1]
 800751a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800751c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800751e:	2b00      	cmp	r3, #0
 8007520:	d1e5      	bne.n	80074ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	3314      	adds	r3, #20
 8007528:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800752a:	6a3b      	ldr	r3, [r7, #32]
 800752c:	e853 3f00 	ldrex	r3, [r3]
 8007530:	61fb      	str	r3, [r7, #28]
   return(result);
 8007532:	69fb      	ldr	r3, [r7, #28]
 8007534:	f023 0301 	bic.w	r3, r3, #1
 8007538:	64bb      	str	r3, [r7, #72]	@ 0x48
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	3314      	adds	r3, #20
 8007540:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007542:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007544:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007546:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007548:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800754a:	e841 2300 	strex	r3, r2, [r1]
 800754e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1e5      	bne.n	8007522 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800755a:	2b01      	cmp	r3, #1
 800755c:	d119      	bne.n	8007592 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	330c      	adds	r3, #12
 8007564:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	e853 3f00 	ldrex	r3, [r3]
 800756c:	60bb      	str	r3, [r7, #8]
   return(result);
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	f023 0310 	bic.w	r3, r3, #16
 8007574:	647b      	str	r3, [r7, #68]	@ 0x44
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	330c      	adds	r3, #12
 800757c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800757e:	61ba      	str	r2, [r7, #24]
 8007580:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007582:	6979      	ldr	r1, [r7, #20]
 8007584:	69ba      	ldr	r2, [r7, #24]
 8007586:	e841 2300 	strex	r3, r2, [r1]
 800758a:	613b      	str	r3, [r7, #16]
   return(result);
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d1e5      	bne.n	800755e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2220      	movs	r2, #32
 8007596:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2200      	movs	r2, #0
 800759e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80075a0:	bf00      	nop
 80075a2:	3754      	adds	r7, #84	@ 0x54
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr

080075ac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b084      	sub	sp, #16
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2200      	movs	r2, #0
 80075be:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075c0:	68f8      	ldr	r0, [r7, #12]
 80075c2:	f7ff fee7 	bl	8007394 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075c6:	bf00      	nop
 80075c8:	3710      	adds	r7, #16
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}

080075ce <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80075ce:	b480      	push	{r7}
 80075d0:	b085      	sub	sp, #20
 80075d2:	af00      	add	r7, sp, #0
 80075d4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075dc:	b2db      	uxtb	r3, r3
 80075de:	2b21      	cmp	r3, #33	@ 0x21
 80075e0:	d13e      	bne.n	8007660 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075ea:	d114      	bne.n	8007616 <UART_Transmit_IT+0x48>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	691b      	ldr	r3, [r3, #16]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d110      	bne.n	8007616 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6a1b      	ldr	r3, [r3, #32]
 80075f8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	881b      	ldrh	r3, [r3, #0]
 80075fe:	461a      	mov	r2, r3
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007608:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6a1b      	ldr	r3, [r3, #32]
 800760e:	1c9a      	adds	r2, r3, #2
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	621a      	str	r2, [r3, #32]
 8007614:	e008      	b.n	8007628 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6a1b      	ldr	r3, [r3, #32]
 800761a:	1c59      	adds	r1, r3, #1
 800761c:	687a      	ldr	r2, [r7, #4]
 800761e:	6211      	str	r1, [r2, #32]
 8007620:	781a      	ldrb	r2, [r3, #0]
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800762c:	b29b      	uxth	r3, r3
 800762e:	3b01      	subs	r3, #1
 8007630:	b29b      	uxth	r3, r3
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	4619      	mov	r1, r3
 8007636:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007638:	2b00      	cmp	r3, #0
 800763a:	d10f      	bne.n	800765c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	68da      	ldr	r2, [r3, #12]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800764a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	68da      	ldr	r2, [r3, #12]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800765a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800765c:	2300      	movs	r3, #0
 800765e:	e000      	b.n	8007662 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007660:	2302      	movs	r3, #2
  }
}
 8007662:	4618      	mov	r0, r3
 8007664:	3714      	adds	r7, #20
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr

0800766e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800766e:	b580      	push	{r7, lr}
 8007670:	b082      	sub	sp, #8
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	68da      	ldr	r2, [r3, #12]
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007684:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2220      	movs	r2, #32
 800768a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f7ff fe76 	bl	8007380 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3708      	adds	r7, #8
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}

0800769e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800769e:	b580      	push	{r7, lr}
 80076a0:	b08c      	sub	sp, #48	@ 0x30
 80076a2:	af00      	add	r7, sp, #0
 80076a4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80076a6:	2300      	movs	r3, #0
 80076a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80076aa:	2300      	movs	r3, #0
 80076ac:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80076b4:	b2db      	uxtb	r3, r3
 80076b6:	2b22      	cmp	r3, #34	@ 0x22
 80076b8:	f040 80aa 	bne.w	8007810 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076c4:	d115      	bne.n	80076f2 <UART_Receive_IT+0x54>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	691b      	ldr	r3, [r3, #16]
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d111      	bne.n	80076f2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	b29b      	uxth	r3, r3
 80076dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076e0:	b29a      	uxth	r2, r3
 80076e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076ea:	1c9a      	adds	r2, r3, #2
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80076f0:	e024      	b.n	800773c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	689b      	ldr	r3, [r3, #8]
 80076fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007700:	d007      	beq.n	8007712 <UART_Receive_IT+0x74>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	689b      	ldr	r3, [r3, #8]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d10a      	bne.n	8007720 <UART_Receive_IT+0x82>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	691b      	ldr	r3, [r3, #16]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d106      	bne.n	8007720 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	b2da      	uxtb	r2, r3
 800771a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800771c:	701a      	strb	r2, [r3, #0]
 800771e:	e008      	b.n	8007732 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	685b      	ldr	r3, [r3, #4]
 8007726:	b2db      	uxtb	r3, r3
 8007728:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800772c:	b2da      	uxtb	r2, r3
 800772e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007730:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007736:	1c5a      	adds	r2, r3, #1
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007740:	b29b      	uxth	r3, r3
 8007742:	3b01      	subs	r3, #1
 8007744:	b29b      	uxth	r3, r3
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	4619      	mov	r1, r3
 800774a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800774c:	2b00      	cmp	r3, #0
 800774e:	d15d      	bne.n	800780c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	68da      	ldr	r2, [r3, #12]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f022 0220 	bic.w	r2, r2, #32
 800775e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	68da      	ldr	r2, [r3, #12]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800776e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	695a      	ldr	r2, [r3, #20]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f022 0201 	bic.w	r2, r2, #1
 800777e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2220      	movs	r2, #32
 8007784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007792:	2b01      	cmp	r3, #1
 8007794:	d135      	bne.n	8007802 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2200      	movs	r2, #0
 800779a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	330c      	adds	r3, #12
 80077a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	e853 3f00 	ldrex	r3, [r3]
 80077aa:	613b      	str	r3, [r7, #16]
   return(result);
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	f023 0310 	bic.w	r3, r3, #16
 80077b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	330c      	adds	r3, #12
 80077ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077bc:	623a      	str	r2, [r7, #32]
 80077be:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077c0:	69f9      	ldr	r1, [r7, #28]
 80077c2:	6a3a      	ldr	r2, [r7, #32]
 80077c4:	e841 2300 	strex	r3, r2, [r1]
 80077c8:	61bb      	str	r3, [r7, #24]
   return(result);
 80077ca:	69bb      	ldr	r3, [r7, #24]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d1e5      	bne.n	800779c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f003 0310 	and.w	r3, r3, #16
 80077da:	2b10      	cmp	r3, #16
 80077dc:	d10a      	bne.n	80077f4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80077de:	2300      	movs	r3, #0
 80077e0:	60fb      	str	r3, [r7, #12]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	60fb      	str	r3, [r7, #12]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	60fb      	str	r3, [r7, #12]
 80077f2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80077f8:	4619      	mov	r1, r3
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f7ff fdd4 	bl	80073a8 <HAL_UARTEx_RxEventCallback>
 8007800:	e002      	b.n	8007808 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f7f9 fba2 	bl	8000f4c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007808:	2300      	movs	r3, #0
 800780a:	e002      	b.n	8007812 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800780c:	2300      	movs	r3, #0
 800780e:	e000      	b.n	8007812 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007810:	2302      	movs	r3, #2
  }
}
 8007812:	4618      	mov	r0, r3
 8007814:	3730      	adds	r7, #48	@ 0x30
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}
	...

0800781c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800781c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007820:	b0c0      	sub	sp, #256	@ 0x100
 8007822:	af00      	add	r7, sp, #0
 8007824:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	691b      	ldr	r3, [r3, #16]
 8007830:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007838:	68d9      	ldr	r1, [r3, #12]
 800783a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800783e:	681a      	ldr	r2, [r3, #0]
 8007840:	ea40 0301 	orr.w	r3, r0, r1
 8007844:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800784a:	689a      	ldr	r2, [r3, #8]
 800784c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007850:	691b      	ldr	r3, [r3, #16]
 8007852:	431a      	orrs	r2, r3
 8007854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007858:	695b      	ldr	r3, [r3, #20]
 800785a:	431a      	orrs	r2, r3
 800785c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007860:	69db      	ldr	r3, [r3, #28]
 8007862:	4313      	orrs	r3, r2
 8007864:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	68db      	ldr	r3, [r3, #12]
 8007870:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007874:	f021 010c 	bic.w	r1, r1, #12
 8007878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800787c:	681a      	ldr	r2, [r3, #0]
 800787e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007882:	430b      	orrs	r3, r1
 8007884:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	695b      	ldr	r3, [r3, #20]
 800788e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007896:	6999      	ldr	r1, [r3, #24]
 8007898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800789c:	681a      	ldr	r2, [r3, #0]
 800789e:	ea40 0301 	orr.w	r3, r0, r1
 80078a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80078a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078a8:	681a      	ldr	r2, [r3, #0]
 80078aa:	4b8f      	ldr	r3, [pc, #572]	@ (8007ae8 <UART_SetConfig+0x2cc>)
 80078ac:	429a      	cmp	r2, r3
 80078ae:	d005      	beq.n	80078bc <UART_SetConfig+0xa0>
 80078b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078b4:	681a      	ldr	r2, [r3, #0]
 80078b6:	4b8d      	ldr	r3, [pc, #564]	@ (8007aec <UART_SetConfig+0x2d0>)
 80078b8:	429a      	cmp	r2, r3
 80078ba:	d104      	bne.n	80078c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80078bc:	f7fd f950 	bl	8004b60 <HAL_RCC_GetPCLK2Freq>
 80078c0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80078c4:	e003      	b.n	80078ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80078c6:	f7fd f937 	bl	8004b38 <HAL_RCC_GetPCLK1Freq>
 80078ca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078d2:	69db      	ldr	r3, [r3, #28]
 80078d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078d8:	f040 810c 	bne.w	8007af4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80078dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80078e0:	2200      	movs	r2, #0
 80078e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80078e6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80078ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80078ee:	4622      	mov	r2, r4
 80078f0:	462b      	mov	r3, r5
 80078f2:	1891      	adds	r1, r2, r2
 80078f4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80078f6:	415b      	adcs	r3, r3
 80078f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80078fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80078fe:	4621      	mov	r1, r4
 8007900:	eb12 0801 	adds.w	r8, r2, r1
 8007904:	4629      	mov	r1, r5
 8007906:	eb43 0901 	adc.w	r9, r3, r1
 800790a:	f04f 0200 	mov.w	r2, #0
 800790e:	f04f 0300 	mov.w	r3, #0
 8007912:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007916:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800791a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800791e:	4690      	mov	r8, r2
 8007920:	4699      	mov	r9, r3
 8007922:	4623      	mov	r3, r4
 8007924:	eb18 0303 	adds.w	r3, r8, r3
 8007928:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800792c:	462b      	mov	r3, r5
 800792e:	eb49 0303 	adc.w	r3, r9, r3
 8007932:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007936:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	2200      	movs	r2, #0
 800793e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007942:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007946:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800794a:	460b      	mov	r3, r1
 800794c:	18db      	adds	r3, r3, r3
 800794e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007950:	4613      	mov	r3, r2
 8007952:	eb42 0303 	adc.w	r3, r2, r3
 8007956:	657b      	str	r3, [r7, #84]	@ 0x54
 8007958:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800795c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007960:	f7f8 fcae 	bl	80002c0 <__aeabi_uldivmod>
 8007964:	4602      	mov	r2, r0
 8007966:	460b      	mov	r3, r1
 8007968:	4b61      	ldr	r3, [pc, #388]	@ (8007af0 <UART_SetConfig+0x2d4>)
 800796a:	fba3 2302 	umull	r2, r3, r3, r2
 800796e:	095b      	lsrs	r3, r3, #5
 8007970:	011c      	lsls	r4, r3, #4
 8007972:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007976:	2200      	movs	r2, #0
 8007978:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800797c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007980:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007984:	4642      	mov	r2, r8
 8007986:	464b      	mov	r3, r9
 8007988:	1891      	adds	r1, r2, r2
 800798a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800798c:	415b      	adcs	r3, r3
 800798e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007990:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007994:	4641      	mov	r1, r8
 8007996:	eb12 0a01 	adds.w	sl, r2, r1
 800799a:	4649      	mov	r1, r9
 800799c:	eb43 0b01 	adc.w	fp, r3, r1
 80079a0:	f04f 0200 	mov.w	r2, #0
 80079a4:	f04f 0300 	mov.w	r3, #0
 80079a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80079ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80079b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80079b4:	4692      	mov	sl, r2
 80079b6:	469b      	mov	fp, r3
 80079b8:	4643      	mov	r3, r8
 80079ba:	eb1a 0303 	adds.w	r3, sl, r3
 80079be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80079c2:	464b      	mov	r3, r9
 80079c4:	eb4b 0303 	adc.w	r3, fp, r3
 80079c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80079cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	2200      	movs	r2, #0
 80079d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80079d8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80079dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80079e0:	460b      	mov	r3, r1
 80079e2:	18db      	adds	r3, r3, r3
 80079e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80079e6:	4613      	mov	r3, r2
 80079e8:	eb42 0303 	adc.w	r3, r2, r3
 80079ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80079ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80079f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80079f6:	f7f8 fc63 	bl	80002c0 <__aeabi_uldivmod>
 80079fa:	4602      	mov	r2, r0
 80079fc:	460b      	mov	r3, r1
 80079fe:	4611      	mov	r1, r2
 8007a00:	4b3b      	ldr	r3, [pc, #236]	@ (8007af0 <UART_SetConfig+0x2d4>)
 8007a02:	fba3 2301 	umull	r2, r3, r3, r1
 8007a06:	095b      	lsrs	r3, r3, #5
 8007a08:	2264      	movs	r2, #100	@ 0x64
 8007a0a:	fb02 f303 	mul.w	r3, r2, r3
 8007a0e:	1acb      	subs	r3, r1, r3
 8007a10:	00db      	lsls	r3, r3, #3
 8007a12:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007a16:	4b36      	ldr	r3, [pc, #216]	@ (8007af0 <UART_SetConfig+0x2d4>)
 8007a18:	fba3 2302 	umull	r2, r3, r3, r2
 8007a1c:	095b      	lsrs	r3, r3, #5
 8007a1e:	005b      	lsls	r3, r3, #1
 8007a20:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007a24:	441c      	add	r4, r3
 8007a26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007a30:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007a34:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007a38:	4642      	mov	r2, r8
 8007a3a:	464b      	mov	r3, r9
 8007a3c:	1891      	adds	r1, r2, r2
 8007a3e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007a40:	415b      	adcs	r3, r3
 8007a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a44:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007a48:	4641      	mov	r1, r8
 8007a4a:	1851      	adds	r1, r2, r1
 8007a4c:	6339      	str	r1, [r7, #48]	@ 0x30
 8007a4e:	4649      	mov	r1, r9
 8007a50:	414b      	adcs	r3, r1
 8007a52:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a54:	f04f 0200 	mov.w	r2, #0
 8007a58:	f04f 0300 	mov.w	r3, #0
 8007a5c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007a60:	4659      	mov	r1, fp
 8007a62:	00cb      	lsls	r3, r1, #3
 8007a64:	4651      	mov	r1, sl
 8007a66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a6a:	4651      	mov	r1, sl
 8007a6c:	00ca      	lsls	r2, r1, #3
 8007a6e:	4610      	mov	r0, r2
 8007a70:	4619      	mov	r1, r3
 8007a72:	4603      	mov	r3, r0
 8007a74:	4642      	mov	r2, r8
 8007a76:	189b      	adds	r3, r3, r2
 8007a78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a7c:	464b      	mov	r3, r9
 8007a7e:	460a      	mov	r2, r1
 8007a80:	eb42 0303 	adc.w	r3, r2, r3
 8007a84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a8c:	685b      	ldr	r3, [r3, #4]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007a94:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007a98:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007a9c:	460b      	mov	r3, r1
 8007a9e:	18db      	adds	r3, r3, r3
 8007aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007aa2:	4613      	mov	r3, r2
 8007aa4:	eb42 0303 	adc.w	r3, r2, r3
 8007aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007aaa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007aae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007ab2:	f7f8 fc05 	bl	80002c0 <__aeabi_uldivmod>
 8007ab6:	4602      	mov	r2, r0
 8007ab8:	460b      	mov	r3, r1
 8007aba:	4b0d      	ldr	r3, [pc, #52]	@ (8007af0 <UART_SetConfig+0x2d4>)
 8007abc:	fba3 1302 	umull	r1, r3, r3, r2
 8007ac0:	095b      	lsrs	r3, r3, #5
 8007ac2:	2164      	movs	r1, #100	@ 0x64
 8007ac4:	fb01 f303 	mul.w	r3, r1, r3
 8007ac8:	1ad3      	subs	r3, r2, r3
 8007aca:	00db      	lsls	r3, r3, #3
 8007acc:	3332      	adds	r3, #50	@ 0x32
 8007ace:	4a08      	ldr	r2, [pc, #32]	@ (8007af0 <UART_SetConfig+0x2d4>)
 8007ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ad4:	095b      	lsrs	r3, r3, #5
 8007ad6:	f003 0207 	and.w	r2, r3, #7
 8007ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4422      	add	r2, r4
 8007ae2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007ae4:	e106      	b.n	8007cf4 <UART_SetConfig+0x4d8>
 8007ae6:	bf00      	nop
 8007ae8:	40011000 	.word	0x40011000
 8007aec:	40011400 	.word	0x40011400
 8007af0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007af4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007af8:	2200      	movs	r2, #0
 8007afa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007afe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007b02:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007b06:	4642      	mov	r2, r8
 8007b08:	464b      	mov	r3, r9
 8007b0a:	1891      	adds	r1, r2, r2
 8007b0c:	6239      	str	r1, [r7, #32]
 8007b0e:	415b      	adcs	r3, r3
 8007b10:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b12:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007b16:	4641      	mov	r1, r8
 8007b18:	1854      	adds	r4, r2, r1
 8007b1a:	4649      	mov	r1, r9
 8007b1c:	eb43 0501 	adc.w	r5, r3, r1
 8007b20:	f04f 0200 	mov.w	r2, #0
 8007b24:	f04f 0300 	mov.w	r3, #0
 8007b28:	00eb      	lsls	r3, r5, #3
 8007b2a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007b2e:	00e2      	lsls	r2, r4, #3
 8007b30:	4614      	mov	r4, r2
 8007b32:	461d      	mov	r5, r3
 8007b34:	4643      	mov	r3, r8
 8007b36:	18e3      	adds	r3, r4, r3
 8007b38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007b3c:	464b      	mov	r3, r9
 8007b3e:	eb45 0303 	adc.w	r3, r5, r3
 8007b42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007b52:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007b56:	f04f 0200 	mov.w	r2, #0
 8007b5a:	f04f 0300 	mov.w	r3, #0
 8007b5e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007b62:	4629      	mov	r1, r5
 8007b64:	008b      	lsls	r3, r1, #2
 8007b66:	4621      	mov	r1, r4
 8007b68:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b6c:	4621      	mov	r1, r4
 8007b6e:	008a      	lsls	r2, r1, #2
 8007b70:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007b74:	f7f8 fba4 	bl	80002c0 <__aeabi_uldivmod>
 8007b78:	4602      	mov	r2, r0
 8007b7a:	460b      	mov	r3, r1
 8007b7c:	4b60      	ldr	r3, [pc, #384]	@ (8007d00 <UART_SetConfig+0x4e4>)
 8007b7e:	fba3 2302 	umull	r2, r3, r3, r2
 8007b82:	095b      	lsrs	r3, r3, #5
 8007b84:	011c      	lsls	r4, r3, #4
 8007b86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007b90:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007b94:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007b98:	4642      	mov	r2, r8
 8007b9a:	464b      	mov	r3, r9
 8007b9c:	1891      	adds	r1, r2, r2
 8007b9e:	61b9      	str	r1, [r7, #24]
 8007ba0:	415b      	adcs	r3, r3
 8007ba2:	61fb      	str	r3, [r7, #28]
 8007ba4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007ba8:	4641      	mov	r1, r8
 8007baa:	1851      	adds	r1, r2, r1
 8007bac:	6139      	str	r1, [r7, #16]
 8007bae:	4649      	mov	r1, r9
 8007bb0:	414b      	adcs	r3, r1
 8007bb2:	617b      	str	r3, [r7, #20]
 8007bb4:	f04f 0200 	mov.w	r2, #0
 8007bb8:	f04f 0300 	mov.w	r3, #0
 8007bbc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007bc0:	4659      	mov	r1, fp
 8007bc2:	00cb      	lsls	r3, r1, #3
 8007bc4:	4651      	mov	r1, sl
 8007bc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007bca:	4651      	mov	r1, sl
 8007bcc:	00ca      	lsls	r2, r1, #3
 8007bce:	4610      	mov	r0, r2
 8007bd0:	4619      	mov	r1, r3
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	4642      	mov	r2, r8
 8007bd6:	189b      	adds	r3, r3, r2
 8007bd8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007bdc:	464b      	mov	r3, r9
 8007bde:	460a      	mov	r2, r1
 8007be0:	eb42 0303 	adc.w	r3, r2, r3
 8007be4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007bf2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007bf4:	f04f 0200 	mov.w	r2, #0
 8007bf8:	f04f 0300 	mov.w	r3, #0
 8007bfc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007c00:	4649      	mov	r1, r9
 8007c02:	008b      	lsls	r3, r1, #2
 8007c04:	4641      	mov	r1, r8
 8007c06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c0a:	4641      	mov	r1, r8
 8007c0c:	008a      	lsls	r2, r1, #2
 8007c0e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007c12:	f7f8 fb55 	bl	80002c0 <__aeabi_uldivmod>
 8007c16:	4602      	mov	r2, r0
 8007c18:	460b      	mov	r3, r1
 8007c1a:	4611      	mov	r1, r2
 8007c1c:	4b38      	ldr	r3, [pc, #224]	@ (8007d00 <UART_SetConfig+0x4e4>)
 8007c1e:	fba3 2301 	umull	r2, r3, r3, r1
 8007c22:	095b      	lsrs	r3, r3, #5
 8007c24:	2264      	movs	r2, #100	@ 0x64
 8007c26:	fb02 f303 	mul.w	r3, r2, r3
 8007c2a:	1acb      	subs	r3, r1, r3
 8007c2c:	011b      	lsls	r3, r3, #4
 8007c2e:	3332      	adds	r3, #50	@ 0x32
 8007c30:	4a33      	ldr	r2, [pc, #204]	@ (8007d00 <UART_SetConfig+0x4e4>)
 8007c32:	fba2 2303 	umull	r2, r3, r2, r3
 8007c36:	095b      	lsrs	r3, r3, #5
 8007c38:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007c3c:	441c      	add	r4, r3
 8007c3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c42:	2200      	movs	r2, #0
 8007c44:	673b      	str	r3, [r7, #112]	@ 0x70
 8007c46:	677a      	str	r2, [r7, #116]	@ 0x74
 8007c48:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007c4c:	4642      	mov	r2, r8
 8007c4e:	464b      	mov	r3, r9
 8007c50:	1891      	adds	r1, r2, r2
 8007c52:	60b9      	str	r1, [r7, #8]
 8007c54:	415b      	adcs	r3, r3
 8007c56:	60fb      	str	r3, [r7, #12]
 8007c58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007c5c:	4641      	mov	r1, r8
 8007c5e:	1851      	adds	r1, r2, r1
 8007c60:	6039      	str	r1, [r7, #0]
 8007c62:	4649      	mov	r1, r9
 8007c64:	414b      	adcs	r3, r1
 8007c66:	607b      	str	r3, [r7, #4]
 8007c68:	f04f 0200 	mov.w	r2, #0
 8007c6c:	f04f 0300 	mov.w	r3, #0
 8007c70:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007c74:	4659      	mov	r1, fp
 8007c76:	00cb      	lsls	r3, r1, #3
 8007c78:	4651      	mov	r1, sl
 8007c7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c7e:	4651      	mov	r1, sl
 8007c80:	00ca      	lsls	r2, r1, #3
 8007c82:	4610      	mov	r0, r2
 8007c84:	4619      	mov	r1, r3
 8007c86:	4603      	mov	r3, r0
 8007c88:	4642      	mov	r2, r8
 8007c8a:	189b      	adds	r3, r3, r2
 8007c8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c8e:	464b      	mov	r3, r9
 8007c90:	460a      	mov	r2, r1
 8007c92:	eb42 0303 	adc.w	r3, r2, r3
 8007c96:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	663b      	str	r3, [r7, #96]	@ 0x60
 8007ca2:	667a      	str	r2, [r7, #100]	@ 0x64
 8007ca4:	f04f 0200 	mov.w	r2, #0
 8007ca8:	f04f 0300 	mov.w	r3, #0
 8007cac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007cb0:	4649      	mov	r1, r9
 8007cb2:	008b      	lsls	r3, r1, #2
 8007cb4:	4641      	mov	r1, r8
 8007cb6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007cba:	4641      	mov	r1, r8
 8007cbc:	008a      	lsls	r2, r1, #2
 8007cbe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007cc2:	f7f8 fafd 	bl	80002c0 <__aeabi_uldivmod>
 8007cc6:	4602      	mov	r2, r0
 8007cc8:	460b      	mov	r3, r1
 8007cca:	4b0d      	ldr	r3, [pc, #52]	@ (8007d00 <UART_SetConfig+0x4e4>)
 8007ccc:	fba3 1302 	umull	r1, r3, r3, r2
 8007cd0:	095b      	lsrs	r3, r3, #5
 8007cd2:	2164      	movs	r1, #100	@ 0x64
 8007cd4:	fb01 f303 	mul.w	r3, r1, r3
 8007cd8:	1ad3      	subs	r3, r2, r3
 8007cda:	011b      	lsls	r3, r3, #4
 8007cdc:	3332      	adds	r3, #50	@ 0x32
 8007cde:	4a08      	ldr	r2, [pc, #32]	@ (8007d00 <UART_SetConfig+0x4e4>)
 8007ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ce4:	095b      	lsrs	r3, r3, #5
 8007ce6:	f003 020f 	and.w	r2, r3, #15
 8007cea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4422      	add	r2, r4
 8007cf2:	609a      	str	r2, [r3, #8]
}
 8007cf4:	bf00      	nop
 8007cf6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007d00:	51eb851f 	.word	0x51eb851f

08007d04 <sniprintf>:
 8007d04:	b40c      	push	{r2, r3}
 8007d06:	b530      	push	{r4, r5, lr}
 8007d08:	4b18      	ldr	r3, [pc, #96]	@ (8007d6c <sniprintf+0x68>)
 8007d0a:	1e0c      	subs	r4, r1, #0
 8007d0c:	681d      	ldr	r5, [r3, #0]
 8007d0e:	b09d      	sub	sp, #116	@ 0x74
 8007d10:	da08      	bge.n	8007d24 <sniprintf+0x20>
 8007d12:	238b      	movs	r3, #139	@ 0x8b
 8007d14:	602b      	str	r3, [r5, #0]
 8007d16:	f04f 30ff 	mov.w	r0, #4294967295
 8007d1a:	b01d      	add	sp, #116	@ 0x74
 8007d1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007d20:	b002      	add	sp, #8
 8007d22:	4770      	bx	lr
 8007d24:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007d28:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007d2c:	f04f 0300 	mov.w	r3, #0
 8007d30:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007d32:	bf14      	ite	ne
 8007d34:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007d38:	4623      	moveq	r3, r4
 8007d3a:	9304      	str	r3, [sp, #16]
 8007d3c:	9307      	str	r3, [sp, #28]
 8007d3e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007d42:	9002      	str	r0, [sp, #8]
 8007d44:	9006      	str	r0, [sp, #24]
 8007d46:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007d4a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007d4c:	ab21      	add	r3, sp, #132	@ 0x84
 8007d4e:	a902      	add	r1, sp, #8
 8007d50:	4628      	mov	r0, r5
 8007d52:	9301      	str	r3, [sp, #4]
 8007d54:	f000 f9f8 	bl	8008148 <_svfiprintf_r>
 8007d58:	1c43      	adds	r3, r0, #1
 8007d5a:	bfbc      	itt	lt
 8007d5c:	238b      	movlt	r3, #139	@ 0x8b
 8007d5e:	602b      	strlt	r3, [r5, #0]
 8007d60:	2c00      	cmp	r4, #0
 8007d62:	d0da      	beq.n	8007d1a <sniprintf+0x16>
 8007d64:	9b02      	ldr	r3, [sp, #8]
 8007d66:	2200      	movs	r2, #0
 8007d68:	701a      	strb	r2, [r3, #0]
 8007d6a:	e7d6      	b.n	8007d1a <sniprintf+0x16>
 8007d6c:	20000170 	.word	0x20000170

08007d70 <siscanf>:
 8007d70:	b40e      	push	{r1, r2, r3}
 8007d72:	b570      	push	{r4, r5, r6, lr}
 8007d74:	b09d      	sub	sp, #116	@ 0x74
 8007d76:	ac21      	add	r4, sp, #132	@ 0x84
 8007d78:	2500      	movs	r5, #0
 8007d7a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8007d7e:	f854 6b04 	ldr.w	r6, [r4], #4
 8007d82:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007d86:	951b      	str	r5, [sp, #108]	@ 0x6c
 8007d88:	9002      	str	r0, [sp, #8]
 8007d8a:	9006      	str	r0, [sp, #24]
 8007d8c:	f7f8 fa40 	bl	8000210 <strlen>
 8007d90:	4b0b      	ldr	r3, [pc, #44]	@ (8007dc0 <siscanf+0x50>)
 8007d92:	9003      	str	r0, [sp, #12]
 8007d94:	9007      	str	r0, [sp, #28]
 8007d96:	480b      	ldr	r0, [pc, #44]	@ (8007dc4 <siscanf+0x54>)
 8007d98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007d9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007d9e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007da2:	4632      	mov	r2, r6
 8007da4:	4623      	mov	r3, r4
 8007da6:	a902      	add	r1, sp, #8
 8007da8:	6800      	ldr	r0, [r0, #0]
 8007daa:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007dac:	9514      	str	r5, [sp, #80]	@ 0x50
 8007dae:	9401      	str	r4, [sp, #4]
 8007db0:	f000 fb20 	bl	80083f4 <__ssvfiscanf_r>
 8007db4:	b01d      	add	sp, #116	@ 0x74
 8007db6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007dba:	b003      	add	sp, #12
 8007dbc:	4770      	bx	lr
 8007dbe:	bf00      	nop
 8007dc0:	08007dc9 	.word	0x08007dc9
 8007dc4:	20000170 	.word	0x20000170

08007dc8 <__seofread>:
 8007dc8:	2000      	movs	r0, #0
 8007dca:	4770      	bx	lr

08007dcc <memset>:
 8007dcc:	4402      	add	r2, r0
 8007dce:	4603      	mov	r3, r0
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d100      	bne.n	8007dd6 <memset+0xa>
 8007dd4:	4770      	bx	lr
 8007dd6:	f803 1b01 	strb.w	r1, [r3], #1
 8007dda:	e7f9      	b.n	8007dd0 <memset+0x4>

08007ddc <strncmp>:
 8007ddc:	b510      	push	{r4, lr}
 8007dde:	b16a      	cbz	r2, 8007dfc <strncmp+0x20>
 8007de0:	3901      	subs	r1, #1
 8007de2:	1884      	adds	r4, r0, r2
 8007de4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007de8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d103      	bne.n	8007df8 <strncmp+0x1c>
 8007df0:	42a0      	cmp	r0, r4
 8007df2:	d001      	beq.n	8007df8 <strncmp+0x1c>
 8007df4:	2a00      	cmp	r2, #0
 8007df6:	d1f5      	bne.n	8007de4 <strncmp+0x8>
 8007df8:	1ad0      	subs	r0, r2, r3
 8007dfa:	bd10      	pop	{r4, pc}
 8007dfc:	4610      	mov	r0, r2
 8007dfe:	e7fc      	b.n	8007dfa <strncmp+0x1e>

08007e00 <strstr>:
 8007e00:	780a      	ldrb	r2, [r1, #0]
 8007e02:	b570      	push	{r4, r5, r6, lr}
 8007e04:	b96a      	cbnz	r2, 8007e22 <strstr+0x22>
 8007e06:	bd70      	pop	{r4, r5, r6, pc}
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d109      	bne.n	8007e20 <strstr+0x20>
 8007e0c:	460c      	mov	r4, r1
 8007e0e:	4605      	mov	r5, r0
 8007e10:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d0f6      	beq.n	8007e06 <strstr+0x6>
 8007e18:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007e1c:	429e      	cmp	r6, r3
 8007e1e:	d0f7      	beq.n	8007e10 <strstr+0x10>
 8007e20:	3001      	adds	r0, #1
 8007e22:	7803      	ldrb	r3, [r0, #0]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	d1ef      	bne.n	8007e08 <strstr+0x8>
 8007e28:	4618      	mov	r0, r3
 8007e2a:	e7ec      	b.n	8007e06 <strstr+0x6>

08007e2c <__errno>:
 8007e2c:	4b01      	ldr	r3, [pc, #4]	@ (8007e34 <__errno+0x8>)
 8007e2e:	6818      	ldr	r0, [r3, #0]
 8007e30:	4770      	bx	lr
 8007e32:	bf00      	nop
 8007e34:	20000170 	.word	0x20000170

08007e38 <__libc_init_array>:
 8007e38:	b570      	push	{r4, r5, r6, lr}
 8007e3a:	4d0d      	ldr	r5, [pc, #52]	@ (8007e70 <__libc_init_array+0x38>)
 8007e3c:	4c0d      	ldr	r4, [pc, #52]	@ (8007e74 <__libc_init_array+0x3c>)
 8007e3e:	1b64      	subs	r4, r4, r5
 8007e40:	10a4      	asrs	r4, r4, #2
 8007e42:	2600      	movs	r6, #0
 8007e44:	42a6      	cmp	r6, r4
 8007e46:	d109      	bne.n	8007e5c <__libc_init_array+0x24>
 8007e48:	4d0b      	ldr	r5, [pc, #44]	@ (8007e78 <__libc_init_array+0x40>)
 8007e4a:	4c0c      	ldr	r4, [pc, #48]	@ (8007e7c <__libc_init_array+0x44>)
 8007e4c:	f001 f8e2 	bl	8009014 <_init>
 8007e50:	1b64      	subs	r4, r4, r5
 8007e52:	10a4      	asrs	r4, r4, #2
 8007e54:	2600      	movs	r6, #0
 8007e56:	42a6      	cmp	r6, r4
 8007e58:	d105      	bne.n	8007e66 <__libc_init_array+0x2e>
 8007e5a:	bd70      	pop	{r4, r5, r6, pc}
 8007e5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e60:	4798      	blx	r3
 8007e62:	3601      	adds	r6, #1
 8007e64:	e7ee      	b.n	8007e44 <__libc_init_array+0xc>
 8007e66:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e6a:	4798      	blx	r3
 8007e6c:	3601      	adds	r6, #1
 8007e6e:	e7f2      	b.n	8007e56 <__libc_init_array+0x1e>
 8007e70:	0800944c 	.word	0x0800944c
 8007e74:	0800944c 	.word	0x0800944c
 8007e78:	0800944c 	.word	0x0800944c
 8007e7c:	08009450 	.word	0x08009450

08007e80 <__retarget_lock_acquire_recursive>:
 8007e80:	4770      	bx	lr

08007e82 <__retarget_lock_release_recursive>:
 8007e82:	4770      	bx	lr

08007e84 <memcpy>:
 8007e84:	440a      	add	r2, r1
 8007e86:	4291      	cmp	r1, r2
 8007e88:	f100 33ff 	add.w	r3, r0, #4294967295
 8007e8c:	d100      	bne.n	8007e90 <memcpy+0xc>
 8007e8e:	4770      	bx	lr
 8007e90:	b510      	push	{r4, lr}
 8007e92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e9a:	4291      	cmp	r1, r2
 8007e9c:	d1f9      	bne.n	8007e92 <memcpy+0xe>
 8007e9e:	bd10      	pop	{r4, pc}

08007ea0 <_free_r>:
 8007ea0:	b538      	push	{r3, r4, r5, lr}
 8007ea2:	4605      	mov	r5, r0
 8007ea4:	2900      	cmp	r1, #0
 8007ea6:	d041      	beq.n	8007f2c <_free_r+0x8c>
 8007ea8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007eac:	1f0c      	subs	r4, r1, #4
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	bfb8      	it	lt
 8007eb2:	18e4      	addlt	r4, r4, r3
 8007eb4:	f000 f8e0 	bl	8008078 <__malloc_lock>
 8007eb8:	4a1d      	ldr	r2, [pc, #116]	@ (8007f30 <_free_r+0x90>)
 8007eba:	6813      	ldr	r3, [r2, #0]
 8007ebc:	b933      	cbnz	r3, 8007ecc <_free_r+0x2c>
 8007ebe:	6063      	str	r3, [r4, #4]
 8007ec0:	6014      	str	r4, [r2, #0]
 8007ec2:	4628      	mov	r0, r5
 8007ec4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ec8:	f000 b8dc 	b.w	8008084 <__malloc_unlock>
 8007ecc:	42a3      	cmp	r3, r4
 8007ece:	d908      	bls.n	8007ee2 <_free_r+0x42>
 8007ed0:	6820      	ldr	r0, [r4, #0]
 8007ed2:	1821      	adds	r1, r4, r0
 8007ed4:	428b      	cmp	r3, r1
 8007ed6:	bf01      	itttt	eq
 8007ed8:	6819      	ldreq	r1, [r3, #0]
 8007eda:	685b      	ldreq	r3, [r3, #4]
 8007edc:	1809      	addeq	r1, r1, r0
 8007ede:	6021      	streq	r1, [r4, #0]
 8007ee0:	e7ed      	b.n	8007ebe <_free_r+0x1e>
 8007ee2:	461a      	mov	r2, r3
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	b10b      	cbz	r3, 8007eec <_free_r+0x4c>
 8007ee8:	42a3      	cmp	r3, r4
 8007eea:	d9fa      	bls.n	8007ee2 <_free_r+0x42>
 8007eec:	6811      	ldr	r1, [r2, #0]
 8007eee:	1850      	adds	r0, r2, r1
 8007ef0:	42a0      	cmp	r0, r4
 8007ef2:	d10b      	bne.n	8007f0c <_free_r+0x6c>
 8007ef4:	6820      	ldr	r0, [r4, #0]
 8007ef6:	4401      	add	r1, r0
 8007ef8:	1850      	adds	r0, r2, r1
 8007efa:	4283      	cmp	r3, r0
 8007efc:	6011      	str	r1, [r2, #0]
 8007efe:	d1e0      	bne.n	8007ec2 <_free_r+0x22>
 8007f00:	6818      	ldr	r0, [r3, #0]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	6053      	str	r3, [r2, #4]
 8007f06:	4408      	add	r0, r1
 8007f08:	6010      	str	r0, [r2, #0]
 8007f0a:	e7da      	b.n	8007ec2 <_free_r+0x22>
 8007f0c:	d902      	bls.n	8007f14 <_free_r+0x74>
 8007f0e:	230c      	movs	r3, #12
 8007f10:	602b      	str	r3, [r5, #0]
 8007f12:	e7d6      	b.n	8007ec2 <_free_r+0x22>
 8007f14:	6820      	ldr	r0, [r4, #0]
 8007f16:	1821      	adds	r1, r4, r0
 8007f18:	428b      	cmp	r3, r1
 8007f1a:	bf04      	itt	eq
 8007f1c:	6819      	ldreq	r1, [r3, #0]
 8007f1e:	685b      	ldreq	r3, [r3, #4]
 8007f20:	6063      	str	r3, [r4, #4]
 8007f22:	bf04      	itt	eq
 8007f24:	1809      	addeq	r1, r1, r0
 8007f26:	6021      	streq	r1, [r4, #0]
 8007f28:	6054      	str	r4, [r2, #4]
 8007f2a:	e7ca      	b.n	8007ec2 <_free_r+0x22>
 8007f2c:	bd38      	pop	{r3, r4, r5, pc}
 8007f2e:	bf00      	nop
 8007f30:	20000684 	.word	0x20000684

08007f34 <sbrk_aligned>:
 8007f34:	b570      	push	{r4, r5, r6, lr}
 8007f36:	4e0f      	ldr	r6, [pc, #60]	@ (8007f74 <sbrk_aligned+0x40>)
 8007f38:	460c      	mov	r4, r1
 8007f3a:	6831      	ldr	r1, [r6, #0]
 8007f3c:	4605      	mov	r5, r0
 8007f3e:	b911      	cbnz	r1, 8007f46 <sbrk_aligned+0x12>
 8007f40:	f000 ff36 	bl	8008db0 <_sbrk_r>
 8007f44:	6030      	str	r0, [r6, #0]
 8007f46:	4621      	mov	r1, r4
 8007f48:	4628      	mov	r0, r5
 8007f4a:	f000 ff31 	bl	8008db0 <_sbrk_r>
 8007f4e:	1c43      	adds	r3, r0, #1
 8007f50:	d103      	bne.n	8007f5a <sbrk_aligned+0x26>
 8007f52:	f04f 34ff 	mov.w	r4, #4294967295
 8007f56:	4620      	mov	r0, r4
 8007f58:	bd70      	pop	{r4, r5, r6, pc}
 8007f5a:	1cc4      	adds	r4, r0, #3
 8007f5c:	f024 0403 	bic.w	r4, r4, #3
 8007f60:	42a0      	cmp	r0, r4
 8007f62:	d0f8      	beq.n	8007f56 <sbrk_aligned+0x22>
 8007f64:	1a21      	subs	r1, r4, r0
 8007f66:	4628      	mov	r0, r5
 8007f68:	f000 ff22 	bl	8008db0 <_sbrk_r>
 8007f6c:	3001      	adds	r0, #1
 8007f6e:	d1f2      	bne.n	8007f56 <sbrk_aligned+0x22>
 8007f70:	e7ef      	b.n	8007f52 <sbrk_aligned+0x1e>
 8007f72:	bf00      	nop
 8007f74:	20000680 	.word	0x20000680

08007f78 <_malloc_r>:
 8007f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f7c:	1ccd      	adds	r5, r1, #3
 8007f7e:	f025 0503 	bic.w	r5, r5, #3
 8007f82:	3508      	adds	r5, #8
 8007f84:	2d0c      	cmp	r5, #12
 8007f86:	bf38      	it	cc
 8007f88:	250c      	movcc	r5, #12
 8007f8a:	2d00      	cmp	r5, #0
 8007f8c:	4606      	mov	r6, r0
 8007f8e:	db01      	blt.n	8007f94 <_malloc_r+0x1c>
 8007f90:	42a9      	cmp	r1, r5
 8007f92:	d904      	bls.n	8007f9e <_malloc_r+0x26>
 8007f94:	230c      	movs	r3, #12
 8007f96:	6033      	str	r3, [r6, #0]
 8007f98:	2000      	movs	r0, #0
 8007f9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008074 <_malloc_r+0xfc>
 8007fa2:	f000 f869 	bl	8008078 <__malloc_lock>
 8007fa6:	f8d8 3000 	ldr.w	r3, [r8]
 8007faa:	461c      	mov	r4, r3
 8007fac:	bb44      	cbnz	r4, 8008000 <_malloc_r+0x88>
 8007fae:	4629      	mov	r1, r5
 8007fb0:	4630      	mov	r0, r6
 8007fb2:	f7ff ffbf 	bl	8007f34 <sbrk_aligned>
 8007fb6:	1c43      	adds	r3, r0, #1
 8007fb8:	4604      	mov	r4, r0
 8007fba:	d158      	bne.n	800806e <_malloc_r+0xf6>
 8007fbc:	f8d8 4000 	ldr.w	r4, [r8]
 8007fc0:	4627      	mov	r7, r4
 8007fc2:	2f00      	cmp	r7, #0
 8007fc4:	d143      	bne.n	800804e <_malloc_r+0xd6>
 8007fc6:	2c00      	cmp	r4, #0
 8007fc8:	d04b      	beq.n	8008062 <_malloc_r+0xea>
 8007fca:	6823      	ldr	r3, [r4, #0]
 8007fcc:	4639      	mov	r1, r7
 8007fce:	4630      	mov	r0, r6
 8007fd0:	eb04 0903 	add.w	r9, r4, r3
 8007fd4:	f000 feec 	bl	8008db0 <_sbrk_r>
 8007fd8:	4581      	cmp	r9, r0
 8007fda:	d142      	bne.n	8008062 <_malloc_r+0xea>
 8007fdc:	6821      	ldr	r1, [r4, #0]
 8007fde:	1a6d      	subs	r5, r5, r1
 8007fe0:	4629      	mov	r1, r5
 8007fe2:	4630      	mov	r0, r6
 8007fe4:	f7ff ffa6 	bl	8007f34 <sbrk_aligned>
 8007fe8:	3001      	adds	r0, #1
 8007fea:	d03a      	beq.n	8008062 <_malloc_r+0xea>
 8007fec:	6823      	ldr	r3, [r4, #0]
 8007fee:	442b      	add	r3, r5
 8007ff0:	6023      	str	r3, [r4, #0]
 8007ff2:	f8d8 3000 	ldr.w	r3, [r8]
 8007ff6:	685a      	ldr	r2, [r3, #4]
 8007ff8:	bb62      	cbnz	r2, 8008054 <_malloc_r+0xdc>
 8007ffa:	f8c8 7000 	str.w	r7, [r8]
 8007ffe:	e00f      	b.n	8008020 <_malloc_r+0xa8>
 8008000:	6822      	ldr	r2, [r4, #0]
 8008002:	1b52      	subs	r2, r2, r5
 8008004:	d420      	bmi.n	8008048 <_malloc_r+0xd0>
 8008006:	2a0b      	cmp	r2, #11
 8008008:	d917      	bls.n	800803a <_malloc_r+0xc2>
 800800a:	1961      	adds	r1, r4, r5
 800800c:	42a3      	cmp	r3, r4
 800800e:	6025      	str	r5, [r4, #0]
 8008010:	bf18      	it	ne
 8008012:	6059      	strne	r1, [r3, #4]
 8008014:	6863      	ldr	r3, [r4, #4]
 8008016:	bf08      	it	eq
 8008018:	f8c8 1000 	streq.w	r1, [r8]
 800801c:	5162      	str	r2, [r4, r5]
 800801e:	604b      	str	r3, [r1, #4]
 8008020:	4630      	mov	r0, r6
 8008022:	f000 f82f 	bl	8008084 <__malloc_unlock>
 8008026:	f104 000b 	add.w	r0, r4, #11
 800802a:	1d23      	adds	r3, r4, #4
 800802c:	f020 0007 	bic.w	r0, r0, #7
 8008030:	1ac2      	subs	r2, r0, r3
 8008032:	bf1c      	itt	ne
 8008034:	1a1b      	subne	r3, r3, r0
 8008036:	50a3      	strne	r3, [r4, r2]
 8008038:	e7af      	b.n	8007f9a <_malloc_r+0x22>
 800803a:	6862      	ldr	r2, [r4, #4]
 800803c:	42a3      	cmp	r3, r4
 800803e:	bf0c      	ite	eq
 8008040:	f8c8 2000 	streq.w	r2, [r8]
 8008044:	605a      	strne	r2, [r3, #4]
 8008046:	e7eb      	b.n	8008020 <_malloc_r+0xa8>
 8008048:	4623      	mov	r3, r4
 800804a:	6864      	ldr	r4, [r4, #4]
 800804c:	e7ae      	b.n	8007fac <_malloc_r+0x34>
 800804e:	463c      	mov	r4, r7
 8008050:	687f      	ldr	r7, [r7, #4]
 8008052:	e7b6      	b.n	8007fc2 <_malloc_r+0x4a>
 8008054:	461a      	mov	r2, r3
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	42a3      	cmp	r3, r4
 800805a:	d1fb      	bne.n	8008054 <_malloc_r+0xdc>
 800805c:	2300      	movs	r3, #0
 800805e:	6053      	str	r3, [r2, #4]
 8008060:	e7de      	b.n	8008020 <_malloc_r+0xa8>
 8008062:	230c      	movs	r3, #12
 8008064:	6033      	str	r3, [r6, #0]
 8008066:	4630      	mov	r0, r6
 8008068:	f000 f80c 	bl	8008084 <__malloc_unlock>
 800806c:	e794      	b.n	8007f98 <_malloc_r+0x20>
 800806e:	6005      	str	r5, [r0, #0]
 8008070:	e7d6      	b.n	8008020 <_malloc_r+0xa8>
 8008072:	bf00      	nop
 8008074:	20000684 	.word	0x20000684

08008078 <__malloc_lock>:
 8008078:	4801      	ldr	r0, [pc, #4]	@ (8008080 <__malloc_lock+0x8>)
 800807a:	f7ff bf01 	b.w	8007e80 <__retarget_lock_acquire_recursive>
 800807e:	bf00      	nop
 8008080:	2000067c 	.word	0x2000067c

08008084 <__malloc_unlock>:
 8008084:	4801      	ldr	r0, [pc, #4]	@ (800808c <__malloc_unlock+0x8>)
 8008086:	f7ff befc 	b.w	8007e82 <__retarget_lock_release_recursive>
 800808a:	bf00      	nop
 800808c:	2000067c 	.word	0x2000067c

08008090 <__ssputs_r>:
 8008090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008094:	688e      	ldr	r6, [r1, #8]
 8008096:	461f      	mov	r7, r3
 8008098:	42be      	cmp	r6, r7
 800809a:	680b      	ldr	r3, [r1, #0]
 800809c:	4682      	mov	sl, r0
 800809e:	460c      	mov	r4, r1
 80080a0:	4690      	mov	r8, r2
 80080a2:	d82d      	bhi.n	8008100 <__ssputs_r+0x70>
 80080a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80080ac:	d026      	beq.n	80080fc <__ssputs_r+0x6c>
 80080ae:	6965      	ldr	r5, [r4, #20]
 80080b0:	6909      	ldr	r1, [r1, #16]
 80080b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80080b6:	eba3 0901 	sub.w	r9, r3, r1
 80080ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80080be:	1c7b      	adds	r3, r7, #1
 80080c0:	444b      	add	r3, r9
 80080c2:	106d      	asrs	r5, r5, #1
 80080c4:	429d      	cmp	r5, r3
 80080c6:	bf38      	it	cc
 80080c8:	461d      	movcc	r5, r3
 80080ca:	0553      	lsls	r3, r2, #21
 80080cc:	d527      	bpl.n	800811e <__ssputs_r+0x8e>
 80080ce:	4629      	mov	r1, r5
 80080d0:	f7ff ff52 	bl	8007f78 <_malloc_r>
 80080d4:	4606      	mov	r6, r0
 80080d6:	b360      	cbz	r0, 8008132 <__ssputs_r+0xa2>
 80080d8:	6921      	ldr	r1, [r4, #16]
 80080da:	464a      	mov	r2, r9
 80080dc:	f7ff fed2 	bl	8007e84 <memcpy>
 80080e0:	89a3      	ldrh	r3, [r4, #12]
 80080e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80080e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080ea:	81a3      	strh	r3, [r4, #12]
 80080ec:	6126      	str	r6, [r4, #16]
 80080ee:	6165      	str	r5, [r4, #20]
 80080f0:	444e      	add	r6, r9
 80080f2:	eba5 0509 	sub.w	r5, r5, r9
 80080f6:	6026      	str	r6, [r4, #0]
 80080f8:	60a5      	str	r5, [r4, #8]
 80080fa:	463e      	mov	r6, r7
 80080fc:	42be      	cmp	r6, r7
 80080fe:	d900      	bls.n	8008102 <__ssputs_r+0x72>
 8008100:	463e      	mov	r6, r7
 8008102:	6820      	ldr	r0, [r4, #0]
 8008104:	4632      	mov	r2, r6
 8008106:	4641      	mov	r1, r8
 8008108:	f000 fe37 	bl	8008d7a <memmove>
 800810c:	68a3      	ldr	r3, [r4, #8]
 800810e:	1b9b      	subs	r3, r3, r6
 8008110:	60a3      	str	r3, [r4, #8]
 8008112:	6823      	ldr	r3, [r4, #0]
 8008114:	4433      	add	r3, r6
 8008116:	6023      	str	r3, [r4, #0]
 8008118:	2000      	movs	r0, #0
 800811a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800811e:	462a      	mov	r2, r5
 8008120:	f000 fe56 	bl	8008dd0 <_realloc_r>
 8008124:	4606      	mov	r6, r0
 8008126:	2800      	cmp	r0, #0
 8008128:	d1e0      	bne.n	80080ec <__ssputs_r+0x5c>
 800812a:	6921      	ldr	r1, [r4, #16]
 800812c:	4650      	mov	r0, sl
 800812e:	f7ff feb7 	bl	8007ea0 <_free_r>
 8008132:	230c      	movs	r3, #12
 8008134:	f8ca 3000 	str.w	r3, [sl]
 8008138:	89a3      	ldrh	r3, [r4, #12]
 800813a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800813e:	81a3      	strh	r3, [r4, #12]
 8008140:	f04f 30ff 	mov.w	r0, #4294967295
 8008144:	e7e9      	b.n	800811a <__ssputs_r+0x8a>
	...

08008148 <_svfiprintf_r>:
 8008148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800814c:	4698      	mov	r8, r3
 800814e:	898b      	ldrh	r3, [r1, #12]
 8008150:	061b      	lsls	r3, r3, #24
 8008152:	b09d      	sub	sp, #116	@ 0x74
 8008154:	4607      	mov	r7, r0
 8008156:	460d      	mov	r5, r1
 8008158:	4614      	mov	r4, r2
 800815a:	d510      	bpl.n	800817e <_svfiprintf_r+0x36>
 800815c:	690b      	ldr	r3, [r1, #16]
 800815e:	b973      	cbnz	r3, 800817e <_svfiprintf_r+0x36>
 8008160:	2140      	movs	r1, #64	@ 0x40
 8008162:	f7ff ff09 	bl	8007f78 <_malloc_r>
 8008166:	6028      	str	r0, [r5, #0]
 8008168:	6128      	str	r0, [r5, #16]
 800816a:	b930      	cbnz	r0, 800817a <_svfiprintf_r+0x32>
 800816c:	230c      	movs	r3, #12
 800816e:	603b      	str	r3, [r7, #0]
 8008170:	f04f 30ff 	mov.w	r0, #4294967295
 8008174:	b01d      	add	sp, #116	@ 0x74
 8008176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800817a:	2340      	movs	r3, #64	@ 0x40
 800817c:	616b      	str	r3, [r5, #20]
 800817e:	2300      	movs	r3, #0
 8008180:	9309      	str	r3, [sp, #36]	@ 0x24
 8008182:	2320      	movs	r3, #32
 8008184:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008188:	f8cd 800c 	str.w	r8, [sp, #12]
 800818c:	2330      	movs	r3, #48	@ 0x30
 800818e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800832c <_svfiprintf_r+0x1e4>
 8008192:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008196:	f04f 0901 	mov.w	r9, #1
 800819a:	4623      	mov	r3, r4
 800819c:	469a      	mov	sl, r3
 800819e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081a2:	b10a      	cbz	r2, 80081a8 <_svfiprintf_r+0x60>
 80081a4:	2a25      	cmp	r2, #37	@ 0x25
 80081a6:	d1f9      	bne.n	800819c <_svfiprintf_r+0x54>
 80081a8:	ebba 0b04 	subs.w	fp, sl, r4
 80081ac:	d00b      	beq.n	80081c6 <_svfiprintf_r+0x7e>
 80081ae:	465b      	mov	r3, fp
 80081b0:	4622      	mov	r2, r4
 80081b2:	4629      	mov	r1, r5
 80081b4:	4638      	mov	r0, r7
 80081b6:	f7ff ff6b 	bl	8008090 <__ssputs_r>
 80081ba:	3001      	adds	r0, #1
 80081bc:	f000 80a7 	beq.w	800830e <_svfiprintf_r+0x1c6>
 80081c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081c2:	445a      	add	r2, fp
 80081c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80081c6:	f89a 3000 	ldrb.w	r3, [sl]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	f000 809f 	beq.w	800830e <_svfiprintf_r+0x1c6>
 80081d0:	2300      	movs	r3, #0
 80081d2:	f04f 32ff 	mov.w	r2, #4294967295
 80081d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081da:	f10a 0a01 	add.w	sl, sl, #1
 80081de:	9304      	str	r3, [sp, #16]
 80081e0:	9307      	str	r3, [sp, #28]
 80081e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80081e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80081e8:	4654      	mov	r4, sl
 80081ea:	2205      	movs	r2, #5
 80081ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081f0:	484e      	ldr	r0, [pc, #312]	@ (800832c <_svfiprintf_r+0x1e4>)
 80081f2:	f7f8 f815 	bl	8000220 <memchr>
 80081f6:	9a04      	ldr	r2, [sp, #16]
 80081f8:	b9d8      	cbnz	r0, 8008232 <_svfiprintf_r+0xea>
 80081fa:	06d0      	lsls	r0, r2, #27
 80081fc:	bf44      	itt	mi
 80081fe:	2320      	movmi	r3, #32
 8008200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008204:	0711      	lsls	r1, r2, #28
 8008206:	bf44      	itt	mi
 8008208:	232b      	movmi	r3, #43	@ 0x2b
 800820a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800820e:	f89a 3000 	ldrb.w	r3, [sl]
 8008212:	2b2a      	cmp	r3, #42	@ 0x2a
 8008214:	d015      	beq.n	8008242 <_svfiprintf_r+0xfa>
 8008216:	9a07      	ldr	r2, [sp, #28]
 8008218:	4654      	mov	r4, sl
 800821a:	2000      	movs	r0, #0
 800821c:	f04f 0c0a 	mov.w	ip, #10
 8008220:	4621      	mov	r1, r4
 8008222:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008226:	3b30      	subs	r3, #48	@ 0x30
 8008228:	2b09      	cmp	r3, #9
 800822a:	d94b      	bls.n	80082c4 <_svfiprintf_r+0x17c>
 800822c:	b1b0      	cbz	r0, 800825c <_svfiprintf_r+0x114>
 800822e:	9207      	str	r2, [sp, #28]
 8008230:	e014      	b.n	800825c <_svfiprintf_r+0x114>
 8008232:	eba0 0308 	sub.w	r3, r0, r8
 8008236:	fa09 f303 	lsl.w	r3, r9, r3
 800823a:	4313      	orrs	r3, r2
 800823c:	9304      	str	r3, [sp, #16]
 800823e:	46a2      	mov	sl, r4
 8008240:	e7d2      	b.n	80081e8 <_svfiprintf_r+0xa0>
 8008242:	9b03      	ldr	r3, [sp, #12]
 8008244:	1d19      	adds	r1, r3, #4
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	9103      	str	r1, [sp, #12]
 800824a:	2b00      	cmp	r3, #0
 800824c:	bfbb      	ittet	lt
 800824e:	425b      	neglt	r3, r3
 8008250:	f042 0202 	orrlt.w	r2, r2, #2
 8008254:	9307      	strge	r3, [sp, #28]
 8008256:	9307      	strlt	r3, [sp, #28]
 8008258:	bfb8      	it	lt
 800825a:	9204      	strlt	r2, [sp, #16]
 800825c:	7823      	ldrb	r3, [r4, #0]
 800825e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008260:	d10a      	bne.n	8008278 <_svfiprintf_r+0x130>
 8008262:	7863      	ldrb	r3, [r4, #1]
 8008264:	2b2a      	cmp	r3, #42	@ 0x2a
 8008266:	d132      	bne.n	80082ce <_svfiprintf_r+0x186>
 8008268:	9b03      	ldr	r3, [sp, #12]
 800826a:	1d1a      	adds	r2, r3, #4
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	9203      	str	r2, [sp, #12]
 8008270:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008274:	3402      	adds	r4, #2
 8008276:	9305      	str	r3, [sp, #20]
 8008278:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800833c <_svfiprintf_r+0x1f4>
 800827c:	7821      	ldrb	r1, [r4, #0]
 800827e:	2203      	movs	r2, #3
 8008280:	4650      	mov	r0, sl
 8008282:	f7f7 ffcd 	bl	8000220 <memchr>
 8008286:	b138      	cbz	r0, 8008298 <_svfiprintf_r+0x150>
 8008288:	9b04      	ldr	r3, [sp, #16]
 800828a:	eba0 000a 	sub.w	r0, r0, sl
 800828e:	2240      	movs	r2, #64	@ 0x40
 8008290:	4082      	lsls	r2, r0
 8008292:	4313      	orrs	r3, r2
 8008294:	3401      	adds	r4, #1
 8008296:	9304      	str	r3, [sp, #16]
 8008298:	f814 1b01 	ldrb.w	r1, [r4], #1
 800829c:	4824      	ldr	r0, [pc, #144]	@ (8008330 <_svfiprintf_r+0x1e8>)
 800829e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80082a2:	2206      	movs	r2, #6
 80082a4:	f7f7 ffbc 	bl	8000220 <memchr>
 80082a8:	2800      	cmp	r0, #0
 80082aa:	d036      	beq.n	800831a <_svfiprintf_r+0x1d2>
 80082ac:	4b21      	ldr	r3, [pc, #132]	@ (8008334 <_svfiprintf_r+0x1ec>)
 80082ae:	bb1b      	cbnz	r3, 80082f8 <_svfiprintf_r+0x1b0>
 80082b0:	9b03      	ldr	r3, [sp, #12]
 80082b2:	3307      	adds	r3, #7
 80082b4:	f023 0307 	bic.w	r3, r3, #7
 80082b8:	3308      	adds	r3, #8
 80082ba:	9303      	str	r3, [sp, #12]
 80082bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082be:	4433      	add	r3, r6
 80082c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80082c2:	e76a      	b.n	800819a <_svfiprintf_r+0x52>
 80082c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80082c8:	460c      	mov	r4, r1
 80082ca:	2001      	movs	r0, #1
 80082cc:	e7a8      	b.n	8008220 <_svfiprintf_r+0xd8>
 80082ce:	2300      	movs	r3, #0
 80082d0:	3401      	adds	r4, #1
 80082d2:	9305      	str	r3, [sp, #20]
 80082d4:	4619      	mov	r1, r3
 80082d6:	f04f 0c0a 	mov.w	ip, #10
 80082da:	4620      	mov	r0, r4
 80082dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082e0:	3a30      	subs	r2, #48	@ 0x30
 80082e2:	2a09      	cmp	r2, #9
 80082e4:	d903      	bls.n	80082ee <_svfiprintf_r+0x1a6>
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d0c6      	beq.n	8008278 <_svfiprintf_r+0x130>
 80082ea:	9105      	str	r1, [sp, #20]
 80082ec:	e7c4      	b.n	8008278 <_svfiprintf_r+0x130>
 80082ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80082f2:	4604      	mov	r4, r0
 80082f4:	2301      	movs	r3, #1
 80082f6:	e7f0      	b.n	80082da <_svfiprintf_r+0x192>
 80082f8:	ab03      	add	r3, sp, #12
 80082fa:	9300      	str	r3, [sp, #0]
 80082fc:	462a      	mov	r2, r5
 80082fe:	4b0e      	ldr	r3, [pc, #56]	@ (8008338 <_svfiprintf_r+0x1f0>)
 8008300:	a904      	add	r1, sp, #16
 8008302:	4638      	mov	r0, r7
 8008304:	f3af 8000 	nop.w
 8008308:	1c42      	adds	r2, r0, #1
 800830a:	4606      	mov	r6, r0
 800830c:	d1d6      	bne.n	80082bc <_svfiprintf_r+0x174>
 800830e:	89ab      	ldrh	r3, [r5, #12]
 8008310:	065b      	lsls	r3, r3, #25
 8008312:	f53f af2d 	bmi.w	8008170 <_svfiprintf_r+0x28>
 8008316:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008318:	e72c      	b.n	8008174 <_svfiprintf_r+0x2c>
 800831a:	ab03      	add	r3, sp, #12
 800831c:	9300      	str	r3, [sp, #0]
 800831e:	462a      	mov	r2, r5
 8008320:	4b05      	ldr	r3, [pc, #20]	@ (8008338 <_svfiprintf_r+0x1f0>)
 8008322:	a904      	add	r1, sp, #16
 8008324:	4638      	mov	r0, r7
 8008326:	f000 fa49 	bl	80087bc <_printf_i>
 800832a:	e7ed      	b.n	8008308 <_svfiprintf_r+0x1c0>
 800832c:	080092f4 	.word	0x080092f4
 8008330:	080092fe 	.word	0x080092fe
 8008334:	00000000 	.word	0x00000000
 8008338:	08008091 	.word	0x08008091
 800833c:	080092fa 	.word	0x080092fa

08008340 <_sungetc_r>:
 8008340:	b538      	push	{r3, r4, r5, lr}
 8008342:	1c4b      	adds	r3, r1, #1
 8008344:	4614      	mov	r4, r2
 8008346:	d103      	bne.n	8008350 <_sungetc_r+0x10>
 8008348:	f04f 35ff 	mov.w	r5, #4294967295
 800834c:	4628      	mov	r0, r5
 800834e:	bd38      	pop	{r3, r4, r5, pc}
 8008350:	8993      	ldrh	r3, [r2, #12]
 8008352:	f023 0320 	bic.w	r3, r3, #32
 8008356:	8193      	strh	r3, [r2, #12]
 8008358:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800835a:	6852      	ldr	r2, [r2, #4]
 800835c:	b2cd      	uxtb	r5, r1
 800835e:	b18b      	cbz	r3, 8008384 <_sungetc_r+0x44>
 8008360:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008362:	4293      	cmp	r3, r2
 8008364:	dd08      	ble.n	8008378 <_sungetc_r+0x38>
 8008366:	6823      	ldr	r3, [r4, #0]
 8008368:	1e5a      	subs	r2, r3, #1
 800836a:	6022      	str	r2, [r4, #0]
 800836c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008370:	6863      	ldr	r3, [r4, #4]
 8008372:	3301      	adds	r3, #1
 8008374:	6063      	str	r3, [r4, #4]
 8008376:	e7e9      	b.n	800834c <_sungetc_r+0xc>
 8008378:	4621      	mov	r1, r4
 800837a:	f000 fcc4 	bl	8008d06 <__submore>
 800837e:	2800      	cmp	r0, #0
 8008380:	d0f1      	beq.n	8008366 <_sungetc_r+0x26>
 8008382:	e7e1      	b.n	8008348 <_sungetc_r+0x8>
 8008384:	6921      	ldr	r1, [r4, #16]
 8008386:	6823      	ldr	r3, [r4, #0]
 8008388:	b151      	cbz	r1, 80083a0 <_sungetc_r+0x60>
 800838a:	4299      	cmp	r1, r3
 800838c:	d208      	bcs.n	80083a0 <_sungetc_r+0x60>
 800838e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008392:	42a9      	cmp	r1, r5
 8008394:	d104      	bne.n	80083a0 <_sungetc_r+0x60>
 8008396:	3b01      	subs	r3, #1
 8008398:	3201      	adds	r2, #1
 800839a:	6023      	str	r3, [r4, #0]
 800839c:	6062      	str	r2, [r4, #4]
 800839e:	e7d5      	b.n	800834c <_sungetc_r+0xc>
 80083a0:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80083a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80083a8:	6363      	str	r3, [r4, #52]	@ 0x34
 80083aa:	2303      	movs	r3, #3
 80083ac:	63a3      	str	r3, [r4, #56]	@ 0x38
 80083ae:	4623      	mov	r3, r4
 80083b0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80083b4:	6023      	str	r3, [r4, #0]
 80083b6:	2301      	movs	r3, #1
 80083b8:	e7dc      	b.n	8008374 <_sungetc_r+0x34>

080083ba <__ssrefill_r>:
 80083ba:	b510      	push	{r4, lr}
 80083bc:	460c      	mov	r4, r1
 80083be:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80083c0:	b169      	cbz	r1, 80083de <__ssrefill_r+0x24>
 80083c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80083c6:	4299      	cmp	r1, r3
 80083c8:	d001      	beq.n	80083ce <__ssrefill_r+0x14>
 80083ca:	f7ff fd69 	bl	8007ea0 <_free_r>
 80083ce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80083d0:	6063      	str	r3, [r4, #4]
 80083d2:	2000      	movs	r0, #0
 80083d4:	6360      	str	r0, [r4, #52]	@ 0x34
 80083d6:	b113      	cbz	r3, 80083de <__ssrefill_r+0x24>
 80083d8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80083da:	6023      	str	r3, [r4, #0]
 80083dc:	bd10      	pop	{r4, pc}
 80083de:	6923      	ldr	r3, [r4, #16]
 80083e0:	6023      	str	r3, [r4, #0]
 80083e2:	2300      	movs	r3, #0
 80083e4:	6063      	str	r3, [r4, #4]
 80083e6:	89a3      	ldrh	r3, [r4, #12]
 80083e8:	f043 0320 	orr.w	r3, r3, #32
 80083ec:	81a3      	strh	r3, [r4, #12]
 80083ee:	f04f 30ff 	mov.w	r0, #4294967295
 80083f2:	e7f3      	b.n	80083dc <__ssrefill_r+0x22>

080083f4 <__ssvfiscanf_r>:
 80083f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083f8:	460c      	mov	r4, r1
 80083fa:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80083fe:	2100      	movs	r1, #0
 8008400:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8008404:	49a6      	ldr	r1, [pc, #664]	@ (80086a0 <__ssvfiscanf_r+0x2ac>)
 8008406:	91a0      	str	r1, [sp, #640]	@ 0x280
 8008408:	f10d 0804 	add.w	r8, sp, #4
 800840c:	49a5      	ldr	r1, [pc, #660]	@ (80086a4 <__ssvfiscanf_r+0x2b0>)
 800840e:	4fa6      	ldr	r7, [pc, #664]	@ (80086a8 <__ssvfiscanf_r+0x2b4>)
 8008410:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8008414:	4606      	mov	r6, r0
 8008416:	91a1      	str	r1, [sp, #644]	@ 0x284
 8008418:	9300      	str	r3, [sp, #0]
 800841a:	f892 9000 	ldrb.w	r9, [r2]
 800841e:	f1b9 0f00 	cmp.w	r9, #0
 8008422:	f000 8158 	beq.w	80086d6 <__ssvfiscanf_r+0x2e2>
 8008426:	f817 3009 	ldrb.w	r3, [r7, r9]
 800842a:	f013 0308 	ands.w	r3, r3, #8
 800842e:	f102 0501 	add.w	r5, r2, #1
 8008432:	d019      	beq.n	8008468 <__ssvfiscanf_r+0x74>
 8008434:	6863      	ldr	r3, [r4, #4]
 8008436:	2b00      	cmp	r3, #0
 8008438:	dd0f      	ble.n	800845a <__ssvfiscanf_r+0x66>
 800843a:	6823      	ldr	r3, [r4, #0]
 800843c:	781a      	ldrb	r2, [r3, #0]
 800843e:	5cba      	ldrb	r2, [r7, r2]
 8008440:	0712      	lsls	r2, r2, #28
 8008442:	d401      	bmi.n	8008448 <__ssvfiscanf_r+0x54>
 8008444:	462a      	mov	r2, r5
 8008446:	e7e8      	b.n	800841a <__ssvfiscanf_r+0x26>
 8008448:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800844a:	3201      	adds	r2, #1
 800844c:	9245      	str	r2, [sp, #276]	@ 0x114
 800844e:	6862      	ldr	r2, [r4, #4]
 8008450:	3301      	adds	r3, #1
 8008452:	3a01      	subs	r2, #1
 8008454:	6062      	str	r2, [r4, #4]
 8008456:	6023      	str	r3, [r4, #0]
 8008458:	e7ec      	b.n	8008434 <__ssvfiscanf_r+0x40>
 800845a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800845c:	4621      	mov	r1, r4
 800845e:	4630      	mov	r0, r6
 8008460:	4798      	blx	r3
 8008462:	2800      	cmp	r0, #0
 8008464:	d0e9      	beq.n	800843a <__ssvfiscanf_r+0x46>
 8008466:	e7ed      	b.n	8008444 <__ssvfiscanf_r+0x50>
 8008468:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800846c:	f040 8085 	bne.w	800857a <__ssvfiscanf_r+0x186>
 8008470:	9341      	str	r3, [sp, #260]	@ 0x104
 8008472:	9343      	str	r3, [sp, #268]	@ 0x10c
 8008474:	7853      	ldrb	r3, [r2, #1]
 8008476:	2b2a      	cmp	r3, #42	@ 0x2a
 8008478:	bf02      	ittt	eq
 800847a:	2310      	moveq	r3, #16
 800847c:	1c95      	addeq	r5, r2, #2
 800847e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8008480:	220a      	movs	r2, #10
 8008482:	46aa      	mov	sl, r5
 8008484:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8008488:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800848c:	2b09      	cmp	r3, #9
 800848e:	d91e      	bls.n	80084ce <__ssvfiscanf_r+0xda>
 8008490:	f8df b218 	ldr.w	fp, [pc, #536]	@ 80086ac <__ssvfiscanf_r+0x2b8>
 8008494:	2203      	movs	r2, #3
 8008496:	4658      	mov	r0, fp
 8008498:	f7f7 fec2 	bl	8000220 <memchr>
 800849c:	b138      	cbz	r0, 80084ae <__ssvfiscanf_r+0xba>
 800849e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80084a0:	eba0 000b 	sub.w	r0, r0, fp
 80084a4:	2301      	movs	r3, #1
 80084a6:	4083      	lsls	r3, r0
 80084a8:	4313      	orrs	r3, r2
 80084aa:	9341      	str	r3, [sp, #260]	@ 0x104
 80084ac:	4655      	mov	r5, sl
 80084ae:	f815 3b01 	ldrb.w	r3, [r5], #1
 80084b2:	2b78      	cmp	r3, #120	@ 0x78
 80084b4:	d806      	bhi.n	80084c4 <__ssvfiscanf_r+0xd0>
 80084b6:	2b57      	cmp	r3, #87	@ 0x57
 80084b8:	d810      	bhi.n	80084dc <__ssvfiscanf_r+0xe8>
 80084ba:	2b25      	cmp	r3, #37	@ 0x25
 80084bc:	d05d      	beq.n	800857a <__ssvfiscanf_r+0x186>
 80084be:	d857      	bhi.n	8008570 <__ssvfiscanf_r+0x17c>
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d075      	beq.n	80085b0 <__ssvfiscanf_r+0x1bc>
 80084c4:	2303      	movs	r3, #3
 80084c6:	9347      	str	r3, [sp, #284]	@ 0x11c
 80084c8:	230a      	movs	r3, #10
 80084ca:	9342      	str	r3, [sp, #264]	@ 0x108
 80084cc:	e088      	b.n	80085e0 <__ssvfiscanf_r+0x1ec>
 80084ce:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80084d0:	fb02 1103 	mla	r1, r2, r3, r1
 80084d4:	3930      	subs	r1, #48	@ 0x30
 80084d6:	9143      	str	r1, [sp, #268]	@ 0x10c
 80084d8:	4655      	mov	r5, sl
 80084da:	e7d2      	b.n	8008482 <__ssvfiscanf_r+0x8e>
 80084dc:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80084e0:	2a20      	cmp	r2, #32
 80084e2:	d8ef      	bhi.n	80084c4 <__ssvfiscanf_r+0xd0>
 80084e4:	a101      	add	r1, pc, #4	@ (adr r1, 80084ec <__ssvfiscanf_r+0xf8>)
 80084e6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80084ea:	bf00      	nop
 80084ec:	080085bf 	.word	0x080085bf
 80084f0:	080084c5 	.word	0x080084c5
 80084f4:	080084c5 	.word	0x080084c5
 80084f8:	08008619 	.word	0x08008619
 80084fc:	080084c5 	.word	0x080084c5
 8008500:	080084c5 	.word	0x080084c5
 8008504:	080084c5 	.word	0x080084c5
 8008508:	080084c5 	.word	0x080084c5
 800850c:	080084c5 	.word	0x080084c5
 8008510:	080084c5 	.word	0x080084c5
 8008514:	080084c5 	.word	0x080084c5
 8008518:	0800862f 	.word	0x0800862f
 800851c:	08008615 	.word	0x08008615
 8008520:	08008577 	.word	0x08008577
 8008524:	08008577 	.word	0x08008577
 8008528:	08008577 	.word	0x08008577
 800852c:	080084c5 	.word	0x080084c5
 8008530:	080085d1 	.word	0x080085d1
 8008534:	080084c5 	.word	0x080084c5
 8008538:	080084c5 	.word	0x080084c5
 800853c:	080084c5 	.word	0x080084c5
 8008540:	080084c5 	.word	0x080084c5
 8008544:	0800863f 	.word	0x0800863f
 8008548:	080085d9 	.word	0x080085d9
 800854c:	080085b7 	.word	0x080085b7
 8008550:	080084c5 	.word	0x080084c5
 8008554:	080084c5 	.word	0x080084c5
 8008558:	0800863b 	.word	0x0800863b
 800855c:	080084c5 	.word	0x080084c5
 8008560:	08008615 	.word	0x08008615
 8008564:	080084c5 	.word	0x080084c5
 8008568:	080084c5 	.word	0x080084c5
 800856c:	080085bf 	.word	0x080085bf
 8008570:	3b45      	subs	r3, #69	@ 0x45
 8008572:	2b02      	cmp	r3, #2
 8008574:	d8a6      	bhi.n	80084c4 <__ssvfiscanf_r+0xd0>
 8008576:	2305      	movs	r3, #5
 8008578:	e031      	b.n	80085de <__ssvfiscanf_r+0x1ea>
 800857a:	6863      	ldr	r3, [r4, #4]
 800857c:	2b00      	cmp	r3, #0
 800857e:	dd0d      	ble.n	800859c <__ssvfiscanf_r+0x1a8>
 8008580:	6823      	ldr	r3, [r4, #0]
 8008582:	781a      	ldrb	r2, [r3, #0]
 8008584:	454a      	cmp	r2, r9
 8008586:	f040 80a6 	bne.w	80086d6 <__ssvfiscanf_r+0x2e2>
 800858a:	3301      	adds	r3, #1
 800858c:	6862      	ldr	r2, [r4, #4]
 800858e:	6023      	str	r3, [r4, #0]
 8008590:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8008592:	3a01      	subs	r2, #1
 8008594:	3301      	adds	r3, #1
 8008596:	6062      	str	r2, [r4, #4]
 8008598:	9345      	str	r3, [sp, #276]	@ 0x114
 800859a:	e753      	b.n	8008444 <__ssvfiscanf_r+0x50>
 800859c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800859e:	4621      	mov	r1, r4
 80085a0:	4630      	mov	r0, r6
 80085a2:	4798      	blx	r3
 80085a4:	2800      	cmp	r0, #0
 80085a6:	d0eb      	beq.n	8008580 <__ssvfiscanf_r+0x18c>
 80085a8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80085aa:	2800      	cmp	r0, #0
 80085ac:	f040 808b 	bne.w	80086c6 <__ssvfiscanf_r+0x2d2>
 80085b0:	f04f 30ff 	mov.w	r0, #4294967295
 80085b4:	e08b      	b.n	80086ce <__ssvfiscanf_r+0x2da>
 80085b6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80085b8:	f042 0220 	orr.w	r2, r2, #32
 80085bc:	9241      	str	r2, [sp, #260]	@ 0x104
 80085be:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80085c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80085c4:	9241      	str	r2, [sp, #260]	@ 0x104
 80085c6:	2210      	movs	r2, #16
 80085c8:	2b6e      	cmp	r3, #110	@ 0x6e
 80085ca:	9242      	str	r2, [sp, #264]	@ 0x108
 80085cc:	d902      	bls.n	80085d4 <__ssvfiscanf_r+0x1e0>
 80085ce:	e005      	b.n	80085dc <__ssvfiscanf_r+0x1e8>
 80085d0:	2300      	movs	r3, #0
 80085d2:	9342      	str	r3, [sp, #264]	@ 0x108
 80085d4:	2303      	movs	r3, #3
 80085d6:	e002      	b.n	80085de <__ssvfiscanf_r+0x1ea>
 80085d8:	2308      	movs	r3, #8
 80085da:	9342      	str	r3, [sp, #264]	@ 0x108
 80085dc:	2304      	movs	r3, #4
 80085de:	9347      	str	r3, [sp, #284]	@ 0x11c
 80085e0:	6863      	ldr	r3, [r4, #4]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	dd39      	ble.n	800865a <__ssvfiscanf_r+0x266>
 80085e6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80085e8:	0659      	lsls	r1, r3, #25
 80085ea:	d404      	bmi.n	80085f6 <__ssvfiscanf_r+0x202>
 80085ec:	6823      	ldr	r3, [r4, #0]
 80085ee:	781a      	ldrb	r2, [r3, #0]
 80085f0:	5cba      	ldrb	r2, [r7, r2]
 80085f2:	0712      	lsls	r2, r2, #28
 80085f4:	d438      	bmi.n	8008668 <__ssvfiscanf_r+0x274>
 80085f6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80085f8:	2b02      	cmp	r3, #2
 80085fa:	dc47      	bgt.n	800868c <__ssvfiscanf_r+0x298>
 80085fc:	466b      	mov	r3, sp
 80085fe:	4622      	mov	r2, r4
 8008600:	a941      	add	r1, sp, #260	@ 0x104
 8008602:	4630      	mov	r0, r6
 8008604:	f000 f9f8 	bl	80089f8 <_scanf_chars>
 8008608:	2801      	cmp	r0, #1
 800860a:	d064      	beq.n	80086d6 <__ssvfiscanf_r+0x2e2>
 800860c:	2802      	cmp	r0, #2
 800860e:	f47f af19 	bne.w	8008444 <__ssvfiscanf_r+0x50>
 8008612:	e7c9      	b.n	80085a8 <__ssvfiscanf_r+0x1b4>
 8008614:	220a      	movs	r2, #10
 8008616:	e7d7      	b.n	80085c8 <__ssvfiscanf_r+0x1d4>
 8008618:	4629      	mov	r1, r5
 800861a:	4640      	mov	r0, r8
 800861c:	f000 fb3a 	bl	8008c94 <__sccl>
 8008620:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008626:	9341      	str	r3, [sp, #260]	@ 0x104
 8008628:	4605      	mov	r5, r0
 800862a:	2301      	movs	r3, #1
 800862c:	e7d7      	b.n	80085de <__ssvfiscanf_r+0x1ea>
 800862e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008630:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008634:	9341      	str	r3, [sp, #260]	@ 0x104
 8008636:	2300      	movs	r3, #0
 8008638:	e7d1      	b.n	80085de <__ssvfiscanf_r+0x1ea>
 800863a:	2302      	movs	r3, #2
 800863c:	e7cf      	b.n	80085de <__ssvfiscanf_r+0x1ea>
 800863e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8008640:	06c3      	lsls	r3, r0, #27
 8008642:	f53f aeff 	bmi.w	8008444 <__ssvfiscanf_r+0x50>
 8008646:	9b00      	ldr	r3, [sp, #0]
 8008648:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800864a:	1d19      	adds	r1, r3, #4
 800864c:	9100      	str	r1, [sp, #0]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	07c0      	lsls	r0, r0, #31
 8008652:	bf4c      	ite	mi
 8008654:	801a      	strhmi	r2, [r3, #0]
 8008656:	601a      	strpl	r2, [r3, #0]
 8008658:	e6f4      	b.n	8008444 <__ssvfiscanf_r+0x50>
 800865a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800865c:	4621      	mov	r1, r4
 800865e:	4630      	mov	r0, r6
 8008660:	4798      	blx	r3
 8008662:	2800      	cmp	r0, #0
 8008664:	d0bf      	beq.n	80085e6 <__ssvfiscanf_r+0x1f2>
 8008666:	e79f      	b.n	80085a8 <__ssvfiscanf_r+0x1b4>
 8008668:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800866a:	3201      	adds	r2, #1
 800866c:	9245      	str	r2, [sp, #276]	@ 0x114
 800866e:	6862      	ldr	r2, [r4, #4]
 8008670:	3a01      	subs	r2, #1
 8008672:	2a00      	cmp	r2, #0
 8008674:	6062      	str	r2, [r4, #4]
 8008676:	dd02      	ble.n	800867e <__ssvfiscanf_r+0x28a>
 8008678:	3301      	adds	r3, #1
 800867a:	6023      	str	r3, [r4, #0]
 800867c:	e7b6      	b.n	80085ec <__ssvfiscanf_r+0x1f8>
 800867e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008680:	4621      	mov	r1, r4
 8008682:	4630      	mov	r0, r6
 8008684:	4798      	blx	r3
 8008686:	2800      	cmp	r0, #0
 8008688:	d0b0      	beq.n	80085ec <__ssvfiscanf_r+0x1f8>
 800868a:	e78d      	b.n	80085a8 <__ssvfiscanf_r+0x1b4>
 800868c:	2b04      	cmp	r3, #4
 800868e:	dc0f      	bgt.n	80086b0 <__ssvfiscanf_r+0x2bc>
 8008690:	466b      	mov	r3, sp
 8008692:	4622      	mov	r2, r4
 8008694:	a941      	add	r1, sp, #260	@ 0x104
 8008696:	4630      	mov	r0, r6
 8008698:	f000 fa08 	bl	8008aac <_scanf_i>
 800869c:	e7b4      	b.n	8008608 <__ssvfiscanf_r+0x214>
 800869e:	bf00      	nop
 80086a0:	08008341 	.word	0x08008341
 80086a4:	080083bb 	.word	0x080083bb
 80086a8:	08009343 	.word	0x08009343
 80086ac:	080092fa 	.word	0x080092fa
 80086b0:	4b0a      	ldr	r3, [pc, #40]	@ (80086dc <__ssvfiscanf_r+0x2e8>)
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	f43f aec6 	beq.w	8008444 <__ssvfiscanf_r+0x50>
 80086b8:	466b      	mov	r3, sp
 80086ba:	4622      	mov	r2, r4
 80086bc:	a941      	add	r1, sp, #260	@ 0x104
 80086be:	4630      	mov	r0, r6
 80086c0:	f3af 8000 	nop.w
 80086c4:	e7a0      	b.n	8008608 <__ssvfiscanf_r+0x214>
 80086c6:	89a3      	ldrh	r3, [r4, #12]
 80086c8:	065b      	lsls	r3, r3, #25
 80086ca:	f53f af71 	bmi.w	80085b0 <__ssvfiscanf_r+0x1bc>
 80086ce:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80086d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086d6:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80086d8:	e7f9      	b.n	80086ce <__ssvfiscanf_r+0x2da>
 80086da:	bf00      	nop
 80086dc:	00000000 	.word	0x00000000

080086e0 <_printf_common>:
 80086e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086e4:	4616      	mov	r6, r2
 80086e6:	4698      	mov	r8, r3
 80086e8:	688a      	ldr	r2, [r1, #8]
 80086ea:	690b      	ldr	r3, [r1, #16]
 80086ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80086f0:	4293      	cmp	r3, r2
 80086f2:	bfb8      	it	lt
 80086f4:	4613      	movlt	r3, r2
 80086f6:	6033      	str	r3, [r6, #0]
 80086f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80086fc:	4607      	mov	r7, r0
 80086fe:	460c      	mov	r4, r1
 8008700:	b10a      	cbz	r2, 8008706 <_printf_common+0x26>
 8008702:	3301      	adds	r3, #1
 8008704:	6033      	str	r3, [r6, #0]
 8008706:	6823      	ldr	r3, [r4, #0]
 8008708:	0699      	lsls	r1, r3, #26
 800870a:	bf42      	ittt	mi
 800870c:	6833      	ldrmi	r3, [r6, #0]
 800870e:	3302      	addmi	r3, #2
 8008710:	6033      	strmi	r3, [r6, #0]
 8008712:	6825      	ldr	r5, [r4, #0]
 8008714:	f015 0506 	ands.w	r5, r5, #6
 8008718:	d106      	bne.n	8008728 <_printf_common+0x48>
 800871a:	f104 0a19 	add.w	sl, r4, #25
 800871e:	68e3      	ldr	r3, [r4, #12]
 8008720:	6832      	ldr	r2, [r6, #0]
 8008722:	1a9b      	subs	r3, r3, r2
 8008724:	42ab      	cmp	r3, r5
 8008726:	dc26      	bgt.n	8008776 <_printf_common+0x96>
 8008728:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800872c:	6822      	ldr	r2, [r4, #0]
 800872e:	3b00      	subs	r3, #0
 8008730:	bf18      	it	ne
 8008732:	2301      	movne	r3, #1
 8008734:	0692      	lsls	r2, r2, #26
 8008736:	d42b      	bmi.n	8008790 <_printf_common+0xb0>
 8008738:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800873c:	4641      	mov	r1, r8
 800873e:	4638      	mov	r0, r7
 8008740:	47c8      	blx	r9
 8008742:	3001      	adds	r0, #1
 8008744:	d01e      	beq.n	8008784 <_printf_common+0xa4>
 8008746:	6823      	ldr	r3, [r4, #0]
 8008748:	6922      	ldr	r2, [r4, #16]
 800874a:	f003 0306 	and.w	r3, r3, #6
 800874e:	2b04      	cmp	r3, #4
 8008750:	bf02      	ittt	eq
 8008752:	68e5      	ldreq	r5, [r4, #12]
 8008754:	6833      	ldreq	r3, [r6, #0]
 8008756:	1aed      	subeq	r5, r5, r3
 8008758:	68a3      	ldr	r3, [r4, #8]
 800875a:	bf0c      	ite	eq
 800875c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008760:	2500      	movne	r5, #0
 8008762:	4293      	cmp	r3, r2
 8008764:	bfc4      	itt	gt
 8008766:	1a9b      	subgt	r3, r3, r2
 8008768:	18ed      	addgt	r5, r5, r3
 800876a:	2600      	movs	r6, #0
 800876c:	341a      	adds	r4, #26
 800876e:	42b5      	cmp	r5, r6
 8008770:	d11a      	bne.n	80087a8 <_printf_common+0xc8>
 8008772:	2000      	movs	r0, #0
 8008774:	e008      	b.n	8008788 <_printf_common+0xa8>
 8008776:	2301      	movs	r3, #1
 8008778:	4652      	mov	r2, sl
 800877a:	4641      	mov	r1, r8
 800877c:	4638      	mov	r0, r7
 800877e:	47c8      	blx	r9
 8008780:	3001      	adds	r0, #1
 8008782:	d103      	bne.n	800878c <_printf_common+0xac>
 8008784:	f04f 30ff 	mov.w	r0, #4294967295
 8008788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800878c:	3501      	adds	r5, #1
 800878e:	e7c6      	b.n	800871e <_printf_common+0x3e>
 8008790:	18e1      	adds	r1, r4, r3
 8008792:	1c5a      	adds	r2, r3, #1
 8008794:	2030      	movs	r0, #48	@ 0x30
 8008796:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800879a:	4422      	add	r2, r4
 800879c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80087a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80087a4:	3302      	adds	r3, #2
 80087a6:	e7c7      	b.n	8008738 <_printf_common+0x58>
 80087a8:	2301      	movs	r3, #1
 80087aa:	4622      	mov	r2, r4
 80087ac:	4641      	mov	r1, r8
 80087ae:	4638      	mov	r0, r7
 80087b0:	47c8      	blx	r9
 80087b2:	3001      	adds	r0, #1
 80087b4:	d0e6      	beq.n	8008784 <_printf_common+0xa4>
 80087b6:	3601      	adds	r6, #1
 80087b8:	e7d9      	b.n	800876e <_printf_common+0x8e>
	...

080087bc <_printf_i>:
 80087bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087c0:	7e0f      	ldrb	r7, [r1, #24]
 80087c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80087c4:	2f78      	cmp	r7, #120	@ 0x78
 80087c6:	4691      	mov	r9, r2
 80087c8:	4680      	mov	r8, r0
 80087ca:	460c      	mov	r4, r1
 80087cc:	469a      	mov	sl, r3
 80087ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80087d2:	d807      	bhi.n	80087e4 <_printf_i+0x28>
 80087d4:	2f62      	cmp	r7, #98	@ 0x62
 80087d6:	d80a      	bhi.n	80087ee <_printf_i+0x32>
 80087d8:	2f00      	cmp	r7, #0
 80087da:	f000 80d1 	beq.w	8008980 <_printf_i+0x1c4>
 80087de:	2f58      	cmp	r7, #88	@ 0x58
 80087e0:	f000 80b8 	beq.w	8008954 <_printf_i+0x198>
 80087e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80087e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80087ec:	e03a      	b.n	8008864 <_printf_i+0xa8>
 80087ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80087f2:	2b15      	cmp	r3, #21
 80087f4:	d8f6      	bhi.n	80087e4 <_printf_i+0x28>
 80087f6:	a101      	add	r1, pc, #4	@ (adr r1, 80087fc <_printf_i+0x40>)
 80087f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80087fc:	08008855 	.word	0x08008855
 8008800:	08008869 	.word	0x08008869
 8008804:	080087e5 	.word	0x080087e5
 8008808:	080087e5 	.word	0x080087e5
 800880c:	080087e5 	.word	0x080087e5
 8008810:	080087e5 	.word	0x080087e5
 8008814:	08008869 	.word	0x08008869
 8008818:	080087e5 	.word	0x080087e5
 800881c:	080087e5 	.word	0x080087e5
 8008820:	080087e5 	.word	0x080087e5
 8008824:	080087e5 	.word	0x080087e5
 8008828:	08008967 	.word	0x08008967
 800882c:	08008893 	.word	0x08008893
 8008830:	08008921 	.word	0x08008921
 8008834:	080087e5 	.word	0x080087e5
 8008838:	080087e5 	.word	0x080087e5
 800883c:	08008989 	.word	0x08008989
 8008840:	080087e5 	.word	0x080087e5
 8008844:	08008893 	.word	0x08008893
 8008848:	080087e5 	.word	0x080087e5
 800884c:	080087e5 	.word	0x080087e5
 8008850:	08008929 	.word	0x08008929
 8008854:	6833      	ldr	r3, [r6, #0]
 8008856:	1d1a      	adds	r2, r3, #4
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	6032      	str	r2, [r6, #0]
 800885c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008860:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008864:	2301      	movs	r3, #1
 8008866:	e09c      	b.n	80089a2 <_printf_i+0x1e6>
 8008868:	6833      	ldr	r3, [r6, #0]
 800886a:	6820      	ldr	r0, [r4, #0]
 800886c:	1d19      	adds	r1, r3, #4
 800886e:	6031      	str	r1, [r6, #0]
 8008870:	0606      	lsls	r6, r0, #24
 8008872:	d501      	bpl.n	8008878 <_printf_i+0xbc>
 8008874:	681d      	ldr	r5, [r3, #0]
 8008876:	e003      	b.n	8008880 <_printf_i+0xc4>
 8008878:	0645      	lsls	r5, r0, #25
 800887a:	d5fb      	bpl.n	8008874 <_printf_i+0xb8>
 800887c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008880:	2d00      	cmp	r5, #0
 8008882:	da03      	bge.n	800888c <_printf_i+0xd0>
 8008884:	232d      	movs	r3, #45	@ 0x2d
 8008886:	426d      	negs	r5, r5
 8008888:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800888c:	4858      	ldr	r0, [pc, #352]	@ (80089f0 <_printf_i+0x234>)
 800888e:	230a      	movs	r3, #10
 8008890:	e011      	b.n	80088b6 <_printf_i+0xfa>
 8008892:	6821      	ldr	r1, [r4, #0]
 8008894:	6833      	ldr	r3, [r6, #0]
 8008896:	0608      	lsls	r0, r1, #24
 8008898:	f853 5b04 	ldr.w	r5, [r3], #4
 800889c:	d402      	bmi.n	80088a4 <_printf_i+0xe8>
 800889e:	0649      	lsls	r1, r1, #25
 80088a0:	bf48      	it	mi
 80088a2:	b2ad      	uxthmi	r5, r5
 80088a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80088a6:	4852      	ldr	r0, [pc, #328]	@ (80089f0 <_printf_i+0x234>)
 80088a8:	6033      	str	r3, [r6, #0]
 80088aa:	bf14      	ite	ne
 80088ac:	230a      	movne	r3, #10
 80088ae:	2308      	moveq	r3, #8
 80088b0:	2100      	movs	r1, #0
 80088b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80088b6:	6866      	ldr	r6, [r4, #4]
 80088b8:	60a6      	str	r6, [r4, #8]
 80088ba:	2e00      	cmp	r6, #0
 80088bc:	db05      	blt.n	80088ca <_printf_i+0x10e>
 80088be:	6821      	ldr	r1, [r4, #0]
 80088c0:	432e      	orrs	r6, r5
 80088c2:	f021 0104 	bic.w	r1, r1, #4
 80088c6:	6021      	str	r1, [r4, #0]
 80088c8:	d04b      	beq.n	8008962 <_printf_i+0x1a6>
 80088ca:	4616      	mov	r6, r2
 80088cc:	fbb5 f1f3 	udiv	r1, r5, r3
 80088d0:	fb03 5711 	mls	r7, r3, r1, r5
 80088d4:	5dc7      	ldrb	r7, [r0, r7]
 80088d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80088da:	462f      	mov	r7, r5
 80088dc:	42bb      	cmp	r3, r7
 80088de:	460d      	mov	r5, r1
 80088e0:	d9f4      	bls.n	80088cc <_printf_i+0x110>
 80088e2:	2b08      	cmp	r3, #8
 80088e4:	d10b      	bne.n	80088fe <_printf_i+0x142>
 80088e6:	6823      	ldr	r3, [r4, #0]
 80088e8:	07df      	lsls	r7, r3, #31
 80088ea:	d508      	bpl.n	80088fe <_printf_i+0x142>
 80088ec:	6923      	ldr	r3, [r4, #16]
 80088ee:	6861      	ldr	r1, [r4, #4]
 80088f0:	4299      	cmp	r1, r3
 80088f2:	bfde      	ittt	le
 80088f4:	2330      	movle	r3, #48	@ 0x30
 80088f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80088fa:	f106 36ff 	addle.w	r6, r6, #4294967295
 80088fe:	1b92      	subs	r2, r2, r6
 8008900:	6122      	str	r2, [r4, #16]
 8008902:	f8cd a000 	str.w	sl, [sp]
 8008906:	464b      	mov	r3, r9
 8008908:	aa03      	add	r2, sp, #12
 800890a:	4621      	mov	r1, r4
 800890c:	4640      	mov	r0, r8
 800890e:	f7ff fee7 	bl	80086e0 <_printf_common>
 8008912:	3001      	adds	r0, #1
 8008914:	d14a      	bne.n	80089ac <_printf_i+0x1f0>
 8008916:	f04f 30ff 	mov.w	r0, #4294967295
 800891a:	b004      	add	sp, #16
 800891c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008920:	6823      	ldr	r3, [r4, #0]
 8008922:	f043 0320 	orr.w	r3, r3, #32
 8008926:	6023      	str	r3, [r4, #0]
 8008928:	4832      	ldr	r0, [pc, #200]	@ (80089f4 <_printf_i+0x238>)
 800892a:	2778      	movs	r7, #120	@ 0x78
 800892c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008930:	6823      	ldr	r3, [r4, #0]
 8008932:	6831      	ldr	r1, [r6, #0]
 8008934:	061f      	lsls	r7, r3, #24
 8008936:	f851 5b04 	ldr.w	r5, [r1], #4
 800893a:	d402      	bmi.n	8008942 <_printf_i+0x186>
 800893c:	065f      	lsls	r7, r3, #25
 800893e:	bf48      	it	mi
 8008940:	b2ad      	uxthmi	r5, r5
 8008942:	6031      	str	r1, [r6, #0]
 8008944:	07d9      	lsls	r1, r3, #31
 8008946:	bf44      	itt	mi
 8008948:	f043 0320 	orrmi.w	r3, r3, #32
 800894c:	6023      	strmi	r3, [r4, #0]
 800894e:	b11d      	cbz	r5, 8008958 <_printf_i+0x19c>
 8008950:	2310      	movs	r3, #16
 8008952:	e7ad      	b.n	80088b0 <_printf_i+0xf4>
 8008954:	4826      	ldr	r0, [pc, #152]	@ (80089f0 <_printf_i+0x234>)
 8008956:	e7e9      	b.n	800892c <_printf_i+0x170>
 8008958:	6823      	ldr	r3, [r4, #0]
 800895a:	f023 0320 	bic.w	r3, r3, #32
 800895e:	6023      	str	r3, [r4, #0]
 8008960:	e7f6      	b.n	8008950 <_printf_i+0x194>
 8008962:	4616      	mov	r6, r2
 8008964:	e7bd      	b.n	80088e2 <_printf_i+0x126>
 8008966:	6833      	ldr	r3, [r6, #0]
 8008968:	6825      	ldr	r5, [r4, #0]
 800896a:	6961      	ldr	r1, [r4, #20]
 800896c:	1d18      	adds	r0, r3, #4
 800896e:	6030      	str	r0, [r6, #0]
 8008970:	062e      	lsls	r6, r5, #24
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	d501      	bpl.n	800897a <_printf_i+0x1be>
 8008976:	6019      	str	r1, [r3, #0]
 8008978:	e002      	b.n	8008980 <_printf_i+0x1c4>
 800897a:	0668      	lsls	r0, r5, #25
 800897c:	d5fb      	bpl.n	8008976 <_printf_i+0x1ba>
 800897e:	8019      	strh	r1, [r3, #0]
 8008980:	2300      	movs	r3, #0
 8008982:	6123      	str	r3, [r4, #16]
 8008984:	4616      	mov	r6, r2
 8008986:	e7bc      	b.n	8008902 <_printf_i+0x146>
 8008988:	6833      	ldr	r3, [r6, #0]
 800898a:	1d1a      	adds	r2, r3, #4
 800898c:	6032      	str	r2, [r6, #0]
 800898e:	681e      	ldr	r6, [r3, #0]
 8008990:	6862      	ldr	r2, [r4, #4]
 8008992:	2100      	movs	r1, #0
 8008994:	4630      	mov	r0, r6
 8008996:	f7f7 fc43 	bl	8000220 <memchr>
 800899a:	b108      	cbz	r0, 80089a0 <_printf_i+0x1e4>
 800899c:	1b80      	subs	r0, r0, r6
 800899e:	6060      	str	r0, [r4, #4]
 80089a0:	6863      	ldr	r3, [r4, #4]
 80089a2:	6123      	str	r3, [r4, #16]
 80089a4:	2300      	movs	r3, #0
 80089a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80089aa:	e7aa      	b.n	8008902 <_printf_i+0x146>
 80089ac:	6923      	ldr	r3, [r4, #16]
 80089ae:	4632      	mov	r2, r6
 80089b0:	4649      	mov	r1, r9
 80089b2:	4640      	mov	r0, r8
 80089b4:	47d0      	blx	sl
 80089b6:	3001      	adds	r0, #1
 80089b8:	d0ad      	beq.n	8008916 <_printf_i+0x15a>
 80089ba:	6823      	ldr	r3, [r4, #0]
 80089bc:	079b      	lsls	r3, r3, #30
 80089be:	d413      	bmi.n	80089e8 <_printf_i+0x22c>
 80089c0:	68e0      	ldr	r0, [r4, #12]
 80089c2:	9b03      	ldr	r3, [sp, #12]
 80089c4:	4298      	cmp	r0, r3
 80089c6:	bfb8      	it	lt
 80089c8:	4618      	movlt	r0, r3
 80089ca:	e7a6      	b.n	800891a <_printf_i+0x15e>
 80089cc:	2301      	movs	r3, #1
 80089ce:	4632      	mov	r2, r6
 80089d0:	4649      	mov	r1, r9
 80089d2:	4640      	mov	r0, r8
 80089d4:	47d0      	blx	sl
 80089d6:	3001      	adds	r0, #1
 80089d8:	d09d      	beq.n	8008916 <_printf_i+0x15a>
 80089da:	3501      	adds	r5, #1
 80089dc:	68e3      	ldr	r3, [r4, #12]
 80089de:	9903      	ldr	r1, [sp, #12]
 80089e0:	1a5b      	subs	r3, r3, r1
 80089e2:	42ab      	cmp	r3, r5
 80089e4:	dcf2      	bgt.n	80089cc <_printf_i+0x210>
 80089e6:	e7eb      	b.n	80089c0 <_printf_i+0x204>
 80089e8:	2500      	movs	r5, #0
 80089ea:	f104 0619 	add.w	r6, r4, #25
 80089ee:	e7f5      	b.n	80089dc <_printf_i+0x220>
 80089f0:	08009305 	.word	0x08009305
 80089f4:	08009316 	.word	0x08009316

080089f8 <_scanf_chars>:
 80089f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089fc:	4615      	mov	r5, r2
 80089fe:	688a      	ldr	r2, [r1, #8]
 8008a00:	4680      	mov	r8, r0
 8008a02:	460c      	mov	r4, r1
 8008a04:	b932      	cbnz	r2, 8008a14 <_scanf_chars+0x1c>
 8008a06:	698a      	ldr	r2, [r1, #24]
 8008a08:	2a00      	cmp	r2, #0
 8008a0a:	bf14      	ite	ne
 8008a0c:	f04f 32ff 	movne.w	r2, #4294967295
 8008a10:	2201      	moveq	r2, #1
 8008a12:	608a      	str	r2, [r1, #8]
 8008a14:	6822      	ldr	r2, [r4, #0]
 8008a16:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8008aa8 <_scanf_chars+0xb0>
 8008a1a:	06d1      	lsls	r1, r2, #27
 8008a1c:	bf5f      	itttt	pl
 8008a1e:	681a      	ldrpl	r2, [r3, #0]
 8008a20:	1d11      	addpl	r1, r2, #4
 8008a22:	6019      	strpl	r1, [r3, #0]
 8008a24:	6816      	ldrpl	r6, [r2, #0]
 8008a26:	2700      	movs	r7, #0
 8008a28:	69a0      	ldr	r0, [r4, #24]
 8008a2a:	b188      	cbz	r0, 8008a50 <_scanf_chars+0x58>
 8008a2c:	2801      	cmp	r0, #1
 8008a2e:	d107      	bne.n	8008a40 <_scanf_chars+0x48>
 8008a30:	682b      	ldr	r3, [r5, #0]
 8008a32:	781a      	ldrb	r2, [r3, #0]
 8008a34:	6963      	ldr	r3, [r4, #20]
 8008a36:	5c9b      	ldrb	r3, [r3, r2]
 8008a38:	b953      	cbnz	r3, 8008a50 <_scanf_chars+0x58>
 8008a3a:	2f00      	cmp	r7, #0
 8008a3c:	d031      	beq.n	8008aa2 <_scanf_chars+0xaa>
 8008a3e:	e022      	b.n	8008a86 <_scanf_chars+0x8e>
 8008a40:	2802      	cmp	r0, #2
 8008a42:	d120      	bne.n	8008a86 <_scanf_chars+0x8e>
 8008a44:	682b      	ldr	r3, [r5, #0]
 8008a46:	781b      	ldrb	r3, [r3, #0]
 8008a48:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008a4c:	071b      	lsls	r3, r3, #28
 8008a4e:	d41a      	bmi.n	8008a86 <_scanf_chars+0x8e>
 8008a50:	6823      	ldr	r3, [r4, #0]
 8008a52:	06da      	lsls	r2, r3, #27
 8008a54:	bf5e      	ittt	pl
 8008a56:	682b      	ldrpl	r3, [r5, #0]
 8008a58:	781b      	ldrbpl	r3, [r3, #0]
 8008a5a:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008a5e:	682a      	ldr	r2, [r5, #0]
 8008a60:	686b      	ldr	r3, [r5, #4]
 8008a62:	3201      	adds	r2, #1
 8008a64:	602a      	str	r2, [r5, #0]
 8008a66:	68a2      	ldr	r2, [r4, #8]
 8008a68:	3b01      	subs	r3, #1
 8008a6a:	3a01      	subs	r2, #1
 8008a6c:	606b      	str	r3, [r5, #4]
 8008a6e:	3701      	adds	r7, #1
 8008a70:	60a2      	str	r2, [r4, #8]
 8008a72:	b142      	cbz	r2, 8008a86 <_scanf_chars+0x8e>
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	dcd7      	bgt.n	8008a28 <_scanf_chars+0x30>
 8008a78:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008a7c:	4629      	mov	r1, r5
 8008a7e:	4640      	mov	r0, r8
 8008a80:	4798      	blx	r3
 8008a82:	2800      	cmp	r0, #0
 8008a84:	d0d0      	beq.n	8008a28 <_scanf_chars+0x30>
 8008a86:	6823      	ldr	r3, [r4, #0]
 8008a88:	f013 0310 	ands.w	r3, r3, #16
 8008a8c:	d105      	bne.n	8008a9a <_scanf_chars+0xa2>
 8008a8e:	68e2      	ldr	r2, [r4, #12]
 8008a90:	3201      	adds	r2, #1
 8008a92:	60e2      	str	r2, [r4, #12]
 8008a94:	69a2      	ldr	r2, [r4, #24]
 8008a96:	b102      	cbz	r2, 8008a9a <_scanf_chars+0xa2>
 8008a98:	7033      	strb	r3, [r6, #0]
 8008a9a:	6923      	ldr	r3, [r4, #16]
 8008a9c:	443b      	add	r3, r7
 8008a9e:	6123      	str	r3, [r4, #16]
 8008aa0:	2000      	movs	r0, #0
 8008aa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008aa6:	bf00      	nop
 8008aa8:	08009343 	.word	0x08009343

08008aac <_scanf_i>:
 8008aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ab0:	4698      	mov	r8, r3
 8008ab2:	4b74      	ldr	r3, [pc, #464]	@ (8008c84 <_scanf_i+0x1d8>)
 8008ab4:	460c      	mov	r4, r1
 8008ab6:	4682      	mov	sl, r0
 8008ab8:	4616      	mov	r6, r2
 8008aba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008abe:	b087      	sub	sp, #28
 8008ac0:	ab03      	add	r3, sp, #12
 8008ac2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008ac6:	4b70      	ldr	r3, [pc, #448]	@ (8008c88 <_scanf_i+0x1dc>)
 8008ac8:	69a1      	ldr	r1, [r4, #24]
 8008aca:	4a70      	ldr	r2, [pc, #448]	@ (8008c8c <_scanf_i+0x1e0>)
 8008acc:	2903      	cmp	r1, #3
 8008ace:	bf08      	it	eq
 8008ad0:	461a      	moveq	r2, r3
 8008ad2:	68a3      	ldr	r3, [r4, #8]
 8008ad4:	9201      	str	r2, [sp, #4]
 8008ad6:	1e5a      	subs	r2, r3, #1
 8008ad8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008adc:	bf88      	it	hi
 8008ade:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008ae2:	4627      	mov	r7, r4
 8008ae4:	bf82      	ittt	hi
 8008ae6:	eb03 0905 	addhi.w	r9, r3, r5
 8008aea:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008aee:	60a3      	strhi	r3, [r4, #8]
 8008af0:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008af4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008af8:	bf98      	it	ls
 8008afa:	f04f 0900 	movls.w	r9, #0
 8008afe:	6023      	str	r3, [r4, #0]
 8008b00:	463d      	mov	r5, r7
 8008b02:	f04f 0b00 	mov.w	fp, #0
 8008b06:	6831      	ldr	r1, [r6, #0]
 8008b08:	ab03      	add	r3, sp, #12
 8008b0a:	7809      	ldrb	r1, [r1, #0]
 8008b0c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008b10:	2202      	movs	r2, #2
 8008b12:	f7f7 fb85 	bl	8000220 <memchr>
 8008b16:	b328      	cbz	r0, 8008b64 <_scanf_i+0xb8>
 8008b18:	f1bb 0f01 	cmp.w	fp, #1
 8008b1c:	d159      	bne.n	8008bd2 <_scanf_i+0x126>
 8008b1e:	6862      	ldr	r2, [r4, #4]
 8008b20:	b92a      	cbnz	r2, 8008b2e <_scanf_i+0x82>
 8008b22:	6822      	ldr	r2, [r4, #0]
 8008b24:	2108      	movs	r1, #8
 8008b26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008b2a:	6061      	str	r1, [r4, #4]
 8008b2c:	6022      	str	r2, [r4, #0]
 8008b2e:	6822      	ldr	r2, [r4, #0]
 8008b30:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008b34:	6022      	str	r2, [r4, #0]
 8008b36:	68a2      	ldr	r2, [r4, #8]
 8008b38:	1e51      	subs	r1, r2, #1
 8008b3a:	60a1      	str	r1, [r4, #8]
 8008b3c:	b192      	cbz	r2, 8008b64 <_scanf_i+0xb8>
 8008b3e:	6832      	ldr	r2, [r6, #0]
 8008b40:	1c51      	adds	r1, r2, #1
 8008b42:	6031      	str	r1, [r6, #0]
 8008b44:	7812      	ldrb	r2, [r2, #0]
 8008b46:	f805 2b01 	strb.w	r2, [r5], #1
 8008b4a:	6872      	ldr	r2, [r6, #4]
 8008b4c:	3a01      	subs	r2, #1
 8008b4e:	2a00      	cmp	r2, #0
 8008b50:	6072      	str	r2, [r6, #4]
 8008b52:	dc07      	bgt.n	8008b64 <_scanf_i+0xb8>
 8008b54:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8008b58:	4631      	mov	r1, r6
 8008b5a:	4650      	mov	r0, sl
 8008b5c:	4790      	blx	r2
 8008b5e:	2800      	cmp	r0, #0
 8008b60:	f040 8085 	bne.w	8008c6e <_scanf_i+0x1c2>
 8008b64:	f10b 0b01 	add.w	fp, fp, #1
 8008b68:	f1bb 0f03 	cmp.w	fp, #3
 8008b6c:	d1cb      	bne.n	8008b06 <_scanf_i+0x5a>
 8008b6e:	6863      	ldr	r3, [r4, #4]
 8008b70:	b90b      	cbnz	r3, 8008b76 <_scanf_i+0xca>
 8008b72:	230a      	movs	r3, #10
 8008b74:	6063      	str	r3, [r4, #4]
 8008b76:	6863      	ldr	r3, [r4, #4]
 8008b78:	4945      	ldr	r1, [pc, #276]	@ (8008c90 <_scanf_i+0x1e4>)
 8008b7a:	6960      	ldr	r0, [r4, #20]
 8008b7c:	1ac9      	subs	r1, r1, r3
 8008b7e:	f000 f889 	bl	8008c94 <__sccl>
 8008b82:	f04f 0b00 	mov.w	fp, #0
 8008b86:	68a3      	ldr	r3, [r4, #8]
 8008b88:	6822      	ldr	r2, [r4, #0]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d03d      	beq.n	8008c0a <_scanf_i+0x15e>
 8008b8e:	6831      	ldr	r1, [r6, #0]
 8008b90:	6960      	ldr	r0, [r4, #20]
 8008b92:	f891 c000 	ldrb.w	ip, [r1]
 8008b96:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008b9a:	2800      	cmp	r0, #0
 8008b9c:	d035      	beq.n	8008c0a <_scanf_i+0x15e>
 8008b9e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8008ba2:	d124      	bne.n	8008bee <_scanf_i+0x142>
 8008ba4:	0510      	lsls	r0, r2, #20
 8008ba6:	d522      	bpl.n	8008bee <_scanf_i+0x142>
 8008ba8:	f10b 0b01 	add.w	fp, fp, #1
 8008bac:	f1b9 0f00 	cmp.w	r9, #0
 8008bb0:	d003      	beq.n	8008bba <_scanf_i+0x10e>
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	f109 39ff 	add.w	r9, r9, #4294967295
 8008bb8:	60a3      	str	r3, [r4, #8]
 8008bba:	6873      	ldr	r3, [r6, #4]
 8008bbc:	3b01      	subs	r3, #1
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	6073      	str	r3, [r6, #4]
 8008bc2:	dd1b      	ble.n	8008bfc <_scanf_i+0x150>
 8008bc4:	6833      	ldr	r3, [r6, #0]
 8008bc6:	3301      	adds	r3, #1
 8008bc8:	6033      	str	r3, [r6, #0]
 8008bca:	68a3      	ldr	r3, [r4, #8]
 8008bcc:	3b01      	subs	r3, #1
 8008bce:	60a3      	str	r3, [r4, #8]
 8008bd0:	e7d9      	b.n	8008b86 <_scanf_i+0xda>
 8008bd2:	f1bb 0f02 	cmp.w	fp, #2
 8008bd6:	d1ae      	bne.n	8008b36 <_scanf_i+0x8a>
 8008bd8:	6822      	ldr	r2, [r4, #0]
 8008bda:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8008bde:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008be2:	d1c4      	bne.n	8008b6e <_scanf_i+0xc2>
 8008be4:	2110      	movs	r1, #16
 8008be6:	6061      	str	r1, [r4, #4]
 8008be8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008bec:	e7a2      	b.n	8008b34 <_scanf_i+0x88>
 8008bee:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8008bf2:	6022      	str	r2, [r4, #0]
 8008bf4:	780b      	ldrb	r3, [r1, #0]
 8008bf6:	f805 3b01 	strb.w	r3, [r5], #1
 8008bfa:	e7de      	b.n	8008bba <_scanf_i+0x10e>
 8008bfc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008c00:	4631      	mov	r1, r6
 8008c02:	4650      	mov	r0, sl
 8008c04:	4798      	blx	r3
 8008c06:	2800      	cmp	r0, #0
 8008c08:	d0df      	beq.n	8008bca <_scanf_i+0x11e>
 8008c0a:	6823      	ldr	r3, [r4, #0]
 8008c0c:	05d9      	lsls	r1, r3, #23
 8008c0e:	d50d      	bpl.n	8008c2c <_scanf_i+0x180>
 8008c10:	42bd      	cmp	r5, r7
 8008c12:	d909      	bls.n	8008c28 <_scanf_i+0x17c>
 8008c14:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008c18:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008c1c:	4632      	mov	r2, r6
 8008c1e:	4650      	mov	r0, sl
 8008c20:	4798      	blx	r3
 8008c22:	f105 39ff 	add.w	r9, r5, #4294967295
 8008c26:	464d      	mov	r5, r9
 8008c28:	42bd      	cmp	r5, r7
 8008c2a:	d028      	beq.n	8008c7e <_scanf_i+0x1d2>
 8008c2c:	6822      	ldr	r2, [r4, #0]
 8008c2e:	f012 0210 	ands.w	r2, r2, #16
 8008c32:	d113      	bne.n	8008c5c <_scanf_i+0x1b0>
 8008c34:	702a      	strb	r2, [r5, #0]
 8008c36:	6863      	ldr	r3, [r4, #4]
 8008c38:	9e01      	ldr	r6, [sp, #4]
 8008c3a:	4639      	mov	r1, r7
 8008c3c:	4650      	mov	r0, sl
 8008c3e:	47b0      	blx	r6
 8008c40:	f8d8 3000 	ldr.w	r3, [r8]
 8008c44:	6821      	ldr	r1, [r4, #0]
 8008c46:	1d1a      	adds	r2, r3, #4
 8008c48:	f8c8 2000 	str.w	r2, [r8]
 8008c4c:	f011 0f20 	tst.w	r1, #32
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	d00f      	beq.n	8008c74 <_scanf_i+0x1c8>
 8008c54:	6018      	str	r0, [r3, #0]
 8008c56:	68e3      	ldr	r3, [r4, #12]
 8008c58:	3301      	adds	r3, #1
 8008c5a:	60e3      	str	r3, [r4, #12]
 8008c5c:	6923      	ldr	r3, [r4, #16]
 8008c5e:	1bed      	subs	r5, r5, r7
 8008c60:	445d      	add	r5, fp
 8008c62:	442b      	add	r3, r5
 8008c64:	6123      	str	r3, [r4, #16]
 8008c66:	2000      	movs	r0, #0
 8008c68:	b007      	add	sp, #28
 8008c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c6e:	f04f 0b00 	mov.w	fp, #0
 8008c72:	e7ca      	b.n	8008c0a <_scanf_i+0x15e>
 8008c74:	07ca      	lsls	r2, r1, #31
 8008c76:	bf4c      	ite	mi
 8008c78:	8018      	strhmi	r0, [r3, #0]
 8008c7a:	6018      	strpl	r0, [r3, #0]
 8008c7c:	e7eb      	b.n	8008c56 <_scanf_i+0x1aa>
 8008c7e:	2001      	movs	r0, #1
 8008c80:	e7f2      	b.n	8008c68 <_scanf_i+0x1bc>
 8008c82:	bf00      	nop
 8008c84:	080092d0 	.word	0x080092d0
 8008c88:	08008f21 	.word	0x08008f21
 8008c8c:	08009001 	.word	0x08009001
 8008c90:	08009337 	.word	0x08009337

08008c94 <__sccl>:
 8008c94:	b570      	push	{r4, r5, r6, lr}
 8008c96:	780b      	ldrb	r3, [r1, #0]
 8008c98:	4604      	mov	r4, r0
 8008c9a:	2b5e      	cmp	r3, #94	@ 0x5e
 8008c9c:	bf0b      	itete	eq
 8008c9e:	784b      	ldrbeq	r3, [r1, #1]
 8008ca0:	1c4a      	addne	r2, r1, #1
 8008ca2:	1c8a      	addeq	r2, r1, #2
 8008ca4:	2100      	movne	r1, #0
 8008ca6:	bf08      	it	eq
 8008ca8:	2101      	moveq	r1, #1
 8008caa:	3801      	subs	r0, #1
 8008cac:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8008cb0:	f800 1f01 	strb.w	r1, [r0, #1]!
 8008cb4:	42a8      	cmp	r0, r5
 8008cb6:	d1fb      	bne.n	8008cb0 <__sccl+0x1c>
 8008cb8:	b90b      	cbnz	r3, 8008cbe <__sccl+0x2a>
 8008cba:	1e50      	subs	r0, r2, #1
 8008cbc:	bd70      	pop	{r4, r5, r6, pc}
 8008cbe:	f081 0101 	eor.w	r1, r1, #1
 8008cc2:	54e1      	strb	r1, [r4, r3]
 8008cc4:	4610      	mov	r0, r2
 8008cc6:	4602      	mov	r2, r0
 8008cc8:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008ccc:	2d2d      	cmp	r5, #45	@ 0x2d
 8008cce:	d005      	beq.n	8008cdc <__sccl+0x48>
 8008cd0:	2d5d      	cmp	r5, #93	@ 0x5d
 8008cd2:	d016      	beq.n	8008d02 <__sccl+0x6e>
 8008cd4:	2d00      	cmp	r5, #0
 8008cd6:	d0f1      	beq.n	8008cbc <__sccl+0x28>
 8008cd8:	462b      	mov	r3, r5
 8008cda:	e7f2      	b.n	8008cc2 <__sccl+0x2e>
 8008cdc:	7846      	ldrb	r6, [r0, #1]
 8008cde:	2e5d      	cmp	r6, #93	@ 0x5d
 8008ce0:	d0fa      	beq.n	8008cd8 <__sccl+0x44>
 8008ce2:	42b3      	cmp	r3, r6
 8008ce4:	dcf8      	bgt.n	8008cd8 <__sccl+0x44>
 8008ce6:	3002      	adds	r0, #2
 8008ce8:	461a      	mov	r2, r3
 8008cea:	3201      	adds	r2, #1
 8008cec:	4296      	cmp	r6, r2
 8008cee:	54a1      	strb	r1, [r4, r2]
 8008cf0:	dcfb      	bgt.n	8008cea <__sccl+0x56>
 8008cf2:	1af2      	subs	r2, r6, r3
 8008cf4:	3a01      	subs	r2, #1
 8008cf6:	1c5d      	adds	r5, r3, #1
 8008cf8:	42b3      	cmp	r3, r6
 8008cfa:	bfa8      	it	ge
 8008cfc:	2200      	movge	r2, #0
 8008cfe:	18ab      	adds	r3, r5, r2
 8008d00:	e7e1      	b.n	8008cc6 <__sccl+0x32>
 8008d02:	4610      	mov	r0, r2
 8008d04:	e7da      	b.n	8008cbc <__sccl+0x28>

08008d06 <__submore>:
 8008d06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d0a:	460c      	mov	r4, r1
 8008d0c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008d0e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d12:	4299      	cmp	r1, r3
 8008d14:	d11d      	bne.n	8008d52 <__submore+0x4c>
 8008d16:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008d1a:	f7ff f92d 	bl	8007f78 <_malloc_r>
 8008d1e:	b918      	cbnz	r0, 8008d28 <__submore+0x22>
 8008d20:	f04f 30ff 	mov.w	r0, #4294967295
 8008d24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d28:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008d2c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008d2e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8008d32:	6360      	str	r0, [r4, #52]	@ 0x34
 8008d34:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008d38:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008d3c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8008d40:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008d44:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8008d48:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8008d4c:	6020      	str	r0, [r4, #0]
 8008d4e:	2000      	movs	r0, #0
 8008d50:	e7e8      	b.n	8008d24 <__submore+0x1e>
 8008d52:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8008d54:	0077      	lsls	r7, r6, #1
 8008d56:	463a      	mov	r2, r7
 8008d58:	f000 f83a 	bl	8008dd0 <_realloc_r>
 8008d5c:	4605      	mov	r5, r0
 8008d5e:	2800      	cmp	r0, #0
 8008d60:	d0de      	beq.n	8008d20 <__submore+0x1a>
 8008d62:	eb00 0806 	add.w	r8, r0, r6
 8008d66:	4601      	mov	r1, r0
 8008d68:	4632      	mov	r2, r6
 8008d6a:	4640      	mov	r0, r8
 8008d6c:	f7ff f88a 	bl	8007e84 <memcpy>
 8008d70:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8008d74:	f8c4 8000 	str.w	r8, [r4]
 8008d78:	e7e9      	b.n	8008d4e <__submore+0x48>

08008d7a <memmove>:
 8008d7a:	4288      	cmp	r0, r1
 8008d7c:	b510      	push	{r4, lr}
 8008d7e:	eb01 0402 	add.w	r4, r1, r2
 8008d82:	d902      	bls.n	8008d8a <memmove+0x10>
 8008d84:	4284      	cmp	r4, r0
 8008d86:	4623      	mov	r3, r4
 8008d88:	d807      	bhi.n	8008d9a <memmove+0x20>
 8008d8a:	1e43      	subs	r3, r0, #1
 8008d8c:	42a1      	cmp	r1, r4
 8008d8e:	d008      	beq.n	8008da2 <memmove+0x28>
 8008d90:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d94:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d98:	e7f8      	b.n	8008d8c <memmove+0x12>
 8008d9a:	4402      	add	r2, r0
 8008d9c:	4601      	mov	r1, r0
 8008d9e:	428a      	cmp	r2, r1
 8008da0:	d100      	bne.n	8008da4 <memmove+0x2a>
 8008da2:	bd10      	pop	{r4, pc}
 8008da4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008da8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008dac:	e7f7      	b.n	8008d9e <memmove+0x24>
	...

08008db0 <_sbrk_r>:
 8008db0:	b538      	push	{r3, r4, r5, lr}
 8008db2:	4d06      	ldr	r5, [pc, #24]	@ (8008dcc <_sbrk_r+0x1c>)
 8008db4:	2300      	movs	r3, #0
 8008db6:	4604      	mov	r4, r0
 8008db8:	4608      	mov	r0, r1
 8008dba:	602b      	str	r3, [r5, #0]
 8008dbc:	f7fa fcf2 	bl	80037a4 <_sbrk>
 8008dc0:	1c43      	adds	r3, r0, #1
 8008dc2:	d102      	bne.n	8008dca <_sbrk_r+0x1a>
 8008dc4:	682b      	ldr	r3, [r5, #0]
 8008dc6:	b103      	cbz	r3, 8008dca <_sbrk_r+0x1a>
 8008dc8:	6023      	str	r3, [r4, #0]
 8008dca:	bd38      	pop	{r3, r4, r5, pc}
 8008dcc:	20000678 	.word	0x20000678

08008dd0 <_realloc_r>:
 8008dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dd4:	4607      	mov	r7, r0
 8008dd6:	4614      	mov	r4, r2
 8008dd8:	460d      	mov	r5, r1
 8008dda:	b921      	cbnz	r1, 8008de6 <_realloc_r+0x16>
 8008ddc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008de0:	4611      	mov	r1, r2
 8008de2:	f7ff b8c9 	b.w	8007f78 <_malloc_r>
 8008de6:	b92a      	cbnz	r2, 8008df4 <_realloc_r+0x24>
 8008de8:	f7ff f85a 	bl	8007ea0 <_free_r>
 8008dec:	4625      	mov	r5, r4
 8008dee:	4628      	mov	r0, r5
 8008df0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008df4:	f000 f906 	bl	8009004 <_malloc_usable_size_r>
 8008df8:	4284      	cmp	r4, r0
 8008dfa:	4606      	mov	r6, r0
 8008dfc:	d802      	bhi.n	8008e04 <_realloc_r+0x34>
 8008dfe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008e02:	d8f4      	bhi.n	8008dee <_realloc_r+0x1e>
 8008e04:	4621      	mov	r1, r4
 8008e06:	4638      	mov	r0, r7
 8008e08:	f7ff f8b6 	bl	8007f78 <_malloc_r>
 8008e0c:	4680      	mov	r8, r0
 8008e0e:	b908      	cbnz	r0, 8008e14 <_realloc_r+0x44>
 8008e10:	4645      	mov	r5, r8
 8008e12:	e7ec      	b.n	8008dee <_realloc_r+0x1e>
 8008e14:	42b4      	cmp	r4, r6
 8008e16:	4622      	mov	r2, r4
 8008e18:	4629      	mov	r1, r5
 8008e1a:	bf28      	it	cs
 8008e1c:	4632      	movcs	r2, r6
 8008e1e:	f7ff f831 	bl	8007e84 <memcpy>
 8008e22:	4629      	mov	r1, r5
 8008e24:	4638      	mov	r0, r7
 8008e26:	f7ff f83b 	bl	8007ea0 <_free_r>
 8008e2a:	e7f1      	b.n	8008e10 <_realloc_r+0x40>

08008e2c <_strtol_l.isra.0>:
 8008e2c:	2b24      	cmp	r3, #36	@ 0x24
 8008e2e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e32:	4686      	mov	lr, r0
 8008e34:	4690      	mov	r8, r2
 8008e36:	d801      	bhi.n	8008e3c <_strtol_l.isra.0+0x10>
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	d106      	bne.n	8008e4a <_strtol_l.isra.0+0x1e>
 8008e3c:	f7fe fff6 	bl	8007e2c <__errno>
 8008e40:	2316      	movs	r3, #22
 8008e42:	6003      	str	r3, [r0, #0]
 8008e44:	2000      	movs	r0, #0
 8008e46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e4a:	4834      	ldr	r0, [pc, #208]	@ (8008f1c <_strtol_l.isra.0+0xf0>)
 8008e4c:	460d      	mov	r5, r1
 8008e4e:	462a      	mov	r2, r5
 8008e50:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e54:	5d06      	ldrb	r6, [r0, r4]
 8008e56:	f016 0608 	ands.w	r6, r6, #8
 8008e5a:	d1f8      	bne.n	8008e4e <_strtol_l.isra.0+0x22>
 8008e5c:	2c2d      	cmp	r4, #45	@ 0x2d
 8008e5e:	d110      	bne.n	8008e82 <_strtol_l.isra.0+0x56>
 8008e60:	782c      	ldrb	r4, [r5, #0]
 8008e62:	2601      	movs	r6, #1
 8008e64:	1c95      	adds	r5, r2, #2
 8008e66:	f033 0210 	bics.w	r2, r3, #16
 8008e6a:	d115      	bne.n	8008e98 <_strtol_l.isra.0+0x6c>
 8008e6c:	2c30      	cmp	r4, #48	@ 0x30
 8008e6e:	d10d      	bne.n	8008e8c <_strtol_l.isra.0+0x60>
 8008e70:	782a      	ldrb	r2, [r5, #0]
 8008e72:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008e76:	2a58      	cmp	r2, #88	@ 0x58
 8008e78:	d108      	bne.n	8008e8c <_strtol_l.isra.0+0x60>
 8008e7a:	786c      	ldrb	r4, [r5, #1]
 8008e7c:	3502      	adds	r5, #2
 8008e7e:	2310      	movs	r3, #16
 8008e80:	e00a      	b.n	8008e98 <_strtol_l.isra.0+0x6c>
 8008e82:	2c2b      	cmp	r4, #43	@ 0x2b
 8008e84:	bf04      	itt	eq
 8008e86:	782c      	ldrbeq	r4, [r5, #0]
 8008e88:	1c95      	addeq	r5, r2, #2
 8008e8a:	e7ec      	b.n	8008e66 <_strtol_l.isra.0+0x3a>
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d1f6      	bne.n	8008e7e <_strtol_l.isra.0+0x52>
 8008e90:	2c30      	cmp	r4, #48	@ 0x30
 8008e92:	bf14      	ite	ne
 8008e94:	230a      	movne	r3, #10
 8008e96:	2308      	moveq	r3, #8
 8008e98:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008e9c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	fbbc f9f3 	udiv	r9, ip, r3
 8008ea6:	4610      	mov	r0, r2
 8008ea8:	fb03 ca19 	mls	sl, r3, r9, ip
 8008eac:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008eb0:	2f09      	cmp	r7, #9
 8008eb2:	d80f      	bhi.n	8008ed4 <_strtol_l.isra.0+0xa8>
 8008eb4:	463c      	mov	r4, r7
 8008eb6:	42a3      	cmp	r3, r4
 8008eb8:	dd1b      	ble.n	8008ef2 <_strtol_l.isra.0+0xc6>
 8008eba:	1c57      	adds	r7, r2, #1
 8008ebc:	d007      	beq.n	8008ece <_strtol_l.isra.0+0xa2>
 8008ebe:	4581      	cmp	r9, r0
 8008ec0:	d314      	bcc.n	8008eec <_strtol_l.isra.0+0xc0>
 8008ec2:	d101      	bne.n	8008ec8 <_strtol_l.isra.0+0x9c>
 8008ec4:	45a2      	cmp	sl, r4
 8008ec6:	db11      	blt.n	8008eec <_strtol_l.isra.0+0xc0>
 8008ec8:	fb00 4003 	mla	r0, r0, r3, r4
 8008ecc:	2201      	movs	r2, #1
 8008ece:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008ed2:	e7eb      	b.n	8008eac <_strtol_l.isra.0+0x80>
 8008ed4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008ed8:	2f19      	cmp	r7, #25
 8008eda:	d801      	bhi.n	8008ee0 <_strtol_l.isra.0+0xb4>
 8008edc:	3c37      	subs	r4, #55	@ 0x37
 8008ede:	e7ea      	b.n	8008eb6 <_strtol_l.isra.0+0x8a>
 8008ee0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008ee4:	2f19      	cmp	r7, #25
 8008ee6:	d804      	bhi.n	8008ef2 <_strtol_l.isra.0+0xc6>
 8008ee8:	3c57      	subs	r4, #87	@ 0x57
 8008eea:	e7e4      	b.n	8008eb6 <_strtol_l.isra.0+0x8a>
 8008eec:	f04f 32ff 	mov.w	r2, #4294967295
 8008ef0:	e7ed      	b.n	8008ece <_strtol_l.isra.0+0xa2>
 8008ef2:	1c53      	adds	r3, r2, #1
 8008ef4:	d108      	bne.n	8008f08 <_strtol_l.isra.0+0xdc>
 8008ef6:	2322      	movs	r3, #34	@ 0x22
 8008ef8:	f8ce 3000 	str.w	r3, [lr]
 8008efc:	4660      	mov	r0, ip
 8008efe:	f1b8 0f00 	cmp.w	r8, #0
 8008f02:	d0a0      	beq.n	8008e46 <_strtol_l.isra.0+0x1a>
 8008f04:	1e69      	subs	r1, r5, #1
 8008f06:	e006      	b.n	8008f16 <_strtol_l.isra.0+0xea>
 8008f08:	b106      	cbz	r6, 8008f0c <_strtol_l.isra.0+0xe0>
 8008f0a:	4240      	negs	r0, r0
 8008f0c:	f1b8 0f00 	cmp.w	r8, #0
 8008f10:	d099      	beq.n	8008e46 <_strtol_l.isra.0+0x1a>
 8008f12:	2a00      	cmp	r2, #0
 8008f14:	d1f6      	bne.n	8008f04 <_strtol_l.isra.0+0xd8>
 8008f16:	f8c8 1000 	str.w	r1, [r8]
 8008f1a:	e794      	b.n	8008e46 <_strtol_l.isra.0+0x1a>
 8008f1c:	08009343 	.word	0x08009343

08008f20 <_strtol_r>:
 8008f20:	f7ff bf84 	b.w	8008e2c <_strtol_l.isra.0>

08008f24 <_strtoul_l.isra.0>:
 8008f24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008f28:	4e34      	ldr	r6, [pc, #208]	@ (8008ffc <_strtoul_l.isra.0+0xd8>)
 8008f2a:	4686      	mov	lr, r0
 8008f2c:	460d      	mov	r5, r1
 8008f2e:	4628      	mov	r0, r5
 8008f30:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008f34:	5d37      	ldrb	r7, [r6, r4]
 8008f36:	f017 0708 	ands.w	r7, r7, #8
 8008f3a:	d1f8      	bne.n	8008f2e <_strtoul_l.isra.0+0xa>
 8008f3c:	2c2d      	cmp	r4, #45	@ 0x2d
 8008f3e:	d110      	bne.n	8008f62 <_strtoul_l.isra.0+0x3e>
 8008f40:	782c      	ldrb	r4, [r5, #0]
 8008f42:	2701      	movs	r7, #1
 8008f44:	1c85      	adds	r5, r0, #2
 8008f46:	f033 0010 	bics.w	r0, r3, #16
 8008f4a:	d115      	bne.n	8008f78 <_strtoul_l.isra.0+0x54>
 8008f4c:	2c30      	cmp	r4, #48	@ 0x30
 8008f4e:	d10d      	bne.n	8008f6c <_strtoul_l.isra.0+0x48>
 8008f50:	7828      	ldrb	r0, [r5, #0]
 8008f52:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8008f56:	2858      	cmp	r0, #88	@ 0x58
 8008f58:	d108      	bne.n	8008f6c <_strtoul_l.isra.0+0x48>
 8008f5a:	786c      	ldrb	r4, [r5, #1]
 8008f5c:	3502      	adds	r5, #2
 8008f5e:	2310      	movs	r3, #16
 8008f60:	e00a      	b.n	8008f78 <_strtoul_l.isra.0+0x54>
 8008f62:	2c2b      	cmp	r4, #43	@ 0x2b
 8008f64:	bf04      	itt	eq
 8008f66:	782c      	ldrbeq	r4, [r5, #0]
 8008f68:	1c85      	addeq	r5, r0, #2
 8008f6a:	e7ec      	b.n	8008f46 <_strtoul_l.isra.0+0x22>
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d1f6      	bne.n	8008f5e <_strtoul_l.isra.0+0x3a>
 8008f70:	2c30      	cmp	r4, #48	@ 0x30
 8008f72:	bf14      	ite	ne
 8008f74:	230a      	movne	r3, #10
 8008f76:	2308      	moveq	r3, #8
 8008f78:	f04f 38ff 	mov.w	r8, #4294967295
 8008f7c:	2600      	movs	r6, #0
 8008f7e:	fbb8 f8f3 	udiv	r8, r8, r3
 8008f82:	fb03 f908 	mul.w	r9, r3, r8
 8008f86:	ea6f 0909 	mvn.w	r9, r9
 8008f8a:	4630      	mov	r0, r6
 8008f8c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8008f90:	f1bc 0f09 	cmp.w	ip, #9
 8008f94:	d810      	bhi.n	8008fb8 <_strtoul_l.isra.0+0x94>
 8008f96:	4664      	mov	r4, ip
 8008f98:	42a3      	cmp	r3, r4
 8008f9a:	dd1e      	ble.n	8008fda <_strtoul_l.isra.0+0xb6>
 8008f9c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8008fa0:	d007      	beq.n	8008fb2 <_strtoul_l.isra.0+0x8e>
 8008fa2:	4580      	cmp	r8, r0
 8008fa4:	d316      	bcc.n	8008fd4 <_strtoul_l.isra.0+0xb0>
 8008fa6:	d101      	bne.n	8008fac <_strtoul_l.isra.0+0x88>
 8008fa8:	45a1      	cmp	r9, r4
 8008faa:	db13      	blt.n	8008fd4 <_strtoul_l.isra.0+0xb0>
 8008fac:	fb00 4003 	mla	r0, r0, r3, r4
 8008fb0:	2601      	movs	r6, #1
 8008fb2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008fb6:	e7e9      	b.n	8008f8c <_strtoul_l.isra.0+0x68>
 8008fb8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8008fbc:	f1bc 0f19 	cmp.w	ip, #25
 8008fc0:	d801      	bhi.n	8008fc6 <_strtoul_l.isra.0+0xa2>
 8008fc2:	3c37      	subs	r4, #55	@ 0x37
 8008fc4:	e7e8      	b.n	8008f98 <_strtoul_l.isra.0+0x74>
 8008fc6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8008fca:	f1bc 0f19 	cmp.w	ip, #25
 8008fce:	d804      	bhi.n	8008fda <_strtoul_l.isra.0+0xb6>
 8008fd0:	3c57      	subs	r4, #87	@ 0x57
 8008fd2:	e7e1      	b.n	8008f98 <_strtoul_l.isra.0+0x74>
 8008fd4:	f04f 36ff 	mov.w	r6, #4294967295
 8008fd8:	e7eb      	b.n	8008fb2 <_strtoul_l.isra.0+0x8e>
 8008fda:	1c73      	adds	r3, r6, #1
 8008fdc:	d106      	bne.n	8008fec <_strtoul_l.isra.0+0xc8>
 8008fde:	2322      	movs	r3, #34	@ 0x22
 8008fe0:	f8ce 3000 	str.w	r3, [lr]
 8008fe4:	4630      	mov	r0, r6
 8008fe6:	b932      	cbnz	r2, 8008ff6 <_strtoul_l.isra.0+0xd2>
 8008fe8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008fec:	b107      	cbz	r7, 8008ff0 <_strtoul_l.isra.0+0xcc>
 8008fee:	4240      	negs	r0, r0
 8008ff0:	2a00      	cmp	r2, #0
 8008ff2:	d0f9      	beq.n	8008fe8 <_strtoul_l.isra.0+0xc4>
 8008ff4:	b106      	cbz	r6, 8008ff8 <_strtoul_l.isra.0+0xd4>
 8008ff6:	1e69      	subs	r1, r5, #1
 8008ff8:	6011      	str	r1, [r2, #0]
 8008ffa:	e7f5      	b.n	8008fe8 <_strtoul_l.isra.0+0xc4>
 8008ffc:	08009343 	.word	0x08009343

08009000 <_strtoul_r>:
 8009000:	f7ff bf90 	b.w	8008f24 <_strtoul_l.isra.0>

08009004 <_malloc_usable_size_r>:
 8009004:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009008:	1f18      	subs	r0, r3, #4
 800900a:	2b00      	cmp	r3, #0
 800900c:	bfbc      	itt	lt
 800900e:	580b      	ldrlt	r3, [r1, r0]
 8009010:	18c0      	addlt	r0, r0, r3
 8009012:	4770      	bx	lr

08009014 <_init>:
 8009014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009016:	bf00      	nop
 8009018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800901a:	bc08      	pop	{r3}
 800901c:	469e      	mov	lr, r3
 800901e:	4770      	bx	lr

08009020 <_fini>:
 8009020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009022:	bf00      	nop
 8009024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009026:	bc08      	pop	{r3}
 8009028:	469e      	mov	lr, r3
 800902a:	4770      	bx	lr
