UART


![WhatsApp Image 2024-12-08 at 14 44 56_31157188](https://github.com/user-attachments/assets/ac629307-a234-4c0e-816d-e73ceb18bb2e)


![WhatsApp Image 2024-12-08 at 14 44 22_afd5a780](https://github.com/user-attachments/assets/5f6f0c96-5ade-4bd0-89c1-2d4d4fec7fe1)



Result:
```
UVM_INFO @ 0: reporter [RNTST] Running test test...
UVM_INFO E:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(412) @ 0: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(412) @ 10000: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(480) @ 10000: uvm_test_top.env.a.m [MON] SYSTEM RESET DETECTED
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(530) @ 10000: uvm_test_top.env.s [SCO] BAUD:x LEN:x PAR_T:x PAR_EN:x TX_DATA:x RX_DATA:x
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(532) @ 10000: uvm_test_top.env.s [SCO] System Reset
----------------------------------------------------------------
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(480) @ 30000: uvm_test_top.env.a.m [MON] SYSTEM RESET DETECTED
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(530) @ 30000: uvm_test_top.env.s [SCO] BAUD:x LEN:x PAR_T:x PAR_EN:x TX_DATA:x RX_DATA:x
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(532) @ 30000: uvm_test_top.env.s [SCO] System Reset
----------------------------------------------------------------
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(412) @ 30000: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(412) @ 50000: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(480) @ 50000: uvm_test_top.env.a.m [MON] SYSTEM RESET DETECTED
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(530) @ 50000: uvm_test_top.env.s [SCO] BAUD:x LEN:x PAR_T:x PAR_EN:x TX_DATA:x RX_DATA:x
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(532) @ 50000: uvm_test_top.env.s [SCO] System Reset
----------------------------------------------------------------
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(480) @ 70000: uvm_test_top.env.a.m [MON] SYSTEM RESET DETECTED
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(530) @ 70000: uvm_test_top.env.s [SCO] BAUD:x LEN:x PAR_T:x PAR_EN:x TX_DATA:x RX_DATA:x
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(532) @ 70000: uvm_test_top.env.s [SCO] System Reset
----------------------------------------------------------------
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(412) @ 70000: uvm_test_top.env.a.d [DRV] System Reset : Start of Simulation
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(480) @ 90000: uvm_test_top.env.a.m [MON] SYSTEM RESET DETECTED
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(530) @ 90000: uvm_test_top.env.s [SCO] BAUD:x LEN:x PAR_T:x PAR_EN:x TX_DATA:x RX_DATA:x
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(532) @ 90000: uvm_test_top.env.s [SCO] System Reset
----------------------------------------------------------------
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(433) @ 90000: uvm_test_top.env.a.d [DRV] BAUD:9600 LEN:8 PAR_T:1 PAR_EN:1 TX_DATA:93
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(498) @ 1216970000: uvm_test_top.env.a.m [MON] BAUD:9600 LEN:8 PAR_T:1 PAR_EN:1 TX_DATA:93 RX_DATA:93
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(530) @ 1216970000: uvm_test_top.env.s [SCO] BAUD:9600 LEN:8 PAR_T:1 PAR_EN:1 TX_DATA:93 RX_DATA:93
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(534) @ 1216970000: uvm_test_top.env.s [SCO] Test Passed
----------------------------------------------------------------
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(433) @ 1216970000: uvm_test_top.env.a.d [DRV] BAUD:9600 LEN:8 PAR_T:1 PAR_EN:1 TX_DATA:198
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(498) @ 2574890000: uvm_test_top.env.a.m [MON] BAUD:9600 LEN:8 PAR_T:1 PAR_EN:1 TX_DATA:198 RX_DATA:198
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(530) @ 2574890000: uvm_test_top.env.s [SCO] BAUD:9600 LEN:8 PAR_T:1 PAR_EN:1 TX_DATA:198 RX_DATA:198
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(534) @ 2574890000: uvm_test_top.env.s [SCO] Test Passed
----------------------------------------------------------------
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(433) @ 2574890000: uvm_test_top.env.a.d [DRV] BAUD:9600 LEN:8 PAR_T:0 PAR_EN:1 TX_DATA:153
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(498) @ 3926250000: uvm_test_top.env.a.m [MON] BAUD:9600 LEN:8 PAR_T:0 PAR_EN:1 TX_DATA:153 RX_DATA:153
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(530) @ 3926250000: uvm_test_top.env.s [SCO] BAUD:9600 LEN:8 PAR_T:0 PAR_EN:1 TX_DATA:153 RX_DATA:153
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(534) @ 3926250000: uvm_test_top.env.s [SCO] Test Passed
----------------------------------------------------------------
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(433) @ 3926250000: uvm_test_top.env.a.d [DRV] BAUD:9600 LEN:8 PAR_T:0 PAR_EN:1 TX_DATA:205
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(498) @ 5284170000: uvm_test_top.env.a.m [MON] BAUD:9600 LEN:8 PAR_T:0 PAR_EN:1 TX_DATA:205 RX_DATA:205
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(530) @ 5284170000: uvm_test_top.env.s [SCO] BAUD:9600 LEN:8 PAR_T:0 PAR_EN:1 TX_DATA:205 RX_DATA:205
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(534) @ 5284170000: uvm_test_top.env.s [SCO] Test Passed
----------------------------------------------------------------
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(433) @ 5284170000: uvm_test_top.env.a.d [DRV] BAUD:9600 LEN:8 PAR_T:1 PAR_EN:1 TX_DATA:150
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(498) @ 6635530000: uvm_test_top.env.a.m [MON] BAUD:9600 LEN:8 PAR_T:1 PAR_EN:1 TX_DATA:150 RX_DATA:150
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(530) @ 6635530000: uvm_test_top.env.s [SCO] BAUD:9600 LEN:8 PAR_T:1 PAR_EN:1 TX_DATA:150 RX_DATA:150
UVM_INFO E:/Xilinx/proj/UART/UART.srcs/sources_1/new/uart_uvm_tb.sv(534) @ 6635530000: uvm_test_top.env.s [SCO] Test Passed
----------------------------------------------------------------
UVM_INFO E:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 6635550000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO E:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 6635550000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :   44
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[DRV]    10
[MON]    10
[RNTST]     1
[SCO]    20
[TEST_DONE]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1

$finish called at time : 6635550 ns : File "E:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_uvm_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 1212.840 ; gain = 0.000
