
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.102242                       # Number of seconds simulated
sim_ticks                                102241547022                       # Number of ticks simulated
final_tick                               630318256524                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 111260                       # Simulator instruction rate (inst/s)
host_op_rate                                   140331                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5161945                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887964                       # Number of bytes of host memory used
host_seconds                                 19806.79                       # Real time elapsed on the host
sim_insts                                  2203702400                       # Number of instructions simulated
sim_ops                                    2779500637                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3385344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2638720                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6027776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1624192                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1624192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        26448                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20615                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 47092                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12689                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12689                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        17527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33111236                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25808686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                58956228                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        17527                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18779                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              36306                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          15885832                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               15885832                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          15885832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        17527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33111236                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25808686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               74842060                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               245183567                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21494333                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17425238                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1975818                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8750808                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8140852                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2332643                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93698                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186255863                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119845530                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21494333                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10473495                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26377146                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6022270                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5639754                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11505083                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1973809                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222293714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.662182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.020468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195916568     88.13%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1836225      0.83%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3335807      1.50%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3088199      1.39%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964195      0.88%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1616501      0.73%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          923583      0.42%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955384      0.43%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12657252      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222293714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.087666                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.488799                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184344179                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7568205                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26314239                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        46402                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4020688                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732204                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147104281                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4020688                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184816686                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1266522                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      5207308                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25860239                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1122270                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     146981998                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        196304                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       478681                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208485319                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684670465                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684670465                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36780797                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4115520                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13858824                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183283                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82641                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1607899                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146025717                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137937836                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116256                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21967044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46136100                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    222293714                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.620521                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.294670                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    162807823     73.24%     73.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25179513     11.33%     84.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13545660      6.09%     90.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6869654      3.09%     93.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8183641      3.68%     97.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2644666      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2481865      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438179      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142713      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222293714                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416669     59.75%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143069     20.52%     80.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137632     19.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115996564     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978331      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12785360      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160674      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137937836                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.562590                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697370                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005056                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    498983011                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168026782                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134961080                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138635206                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269320                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2665403                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92255                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4020688                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         863846                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       115603                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146059534                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8404                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13858824                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183283                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99334                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1054037                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1100478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2154515                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135951645                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12336134                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1986190                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19496672                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19192626                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160538                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.554489                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134961121                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134961080                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77874105                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216915618                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.550449                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359006                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22930562                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2000953                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218273026                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.564107                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.363799                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166420485     76.24%     76.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23870521     10.94%     87.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12377909      5.67%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3981619      1.82%     94.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5463998      2.50%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836784      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1058348      0.48%     98.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938759      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2324603      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218273026                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2324603                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362008318                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296140518                       # The number of ROB writes
system.switch_cpus0.timesIdled                2880731                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22889853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.451836                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.451836                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.407858                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.407858                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611485084                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188863597                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135769386                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               245183567                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21417975                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17575163                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2001869                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9069165                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8434557                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2137657                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94168                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    192119246                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117491898                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21417975                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10572214                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25334801                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5539932                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8524089                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11617731                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1993621                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    229498861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.627968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.985950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       204164060     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1887152      0.82%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3419814      1.49%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2019103      0.88%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1658231      0.72%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1474838      0.64%     93.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          819459      0.36%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2039596      0.89%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12016608      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    229498861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087355                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.479200                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190542038                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10113252                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25261375                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        61667                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3520518                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3520197                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144057626                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1184                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3520518                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190822860                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         682219                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8569987                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25025629                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       877639                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144015360                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         95210                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       507319                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    202920579                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    668366199                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    668366199                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172521349                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30399230                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34326                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17186                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2536044                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13362149                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7215095                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        69845                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1638062                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142926057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34326                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136359300                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        64263                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16813240                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     34612456                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    229498861                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.594161                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.282458                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    172708535     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22606040      9.85%     85.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11825461      5.15%     90.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8333017      3.63%     93.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8335954      3.63%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2980782      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2275385      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       266245      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       167442      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    229498861                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          50107     13.73%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162842     44.60%     58.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152129     41.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115053888     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1866074      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17140      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12225511      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7196687      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136359300                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.556152                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             365078                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002677                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    502646802                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    159773855                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134033624                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136724378                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       279036                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2151670                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        86111                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3520518                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         485154                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53862                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142960383                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        15627                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13362149                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7215095                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17186                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         44338                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1155707                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1042686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2198393                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134804345                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12131980                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1554955                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19328661                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19103150                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7196681                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.549810                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134033671                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134033624                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78432827                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        213569274                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.546666                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367248                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100309138                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123645488                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19315130                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2018848                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225978343                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.547156                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.398225                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    175500105     77.66%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24618402     10.89%     88.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9449304      4.18%     92.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4974781      2.20%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4223174      1.87%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2005544      0.89%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       944323      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1483899      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2778811      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225978343                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100309138                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123645488                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18339463                       # Number of memory references committed
system.switch_cpus1.commit.loads             11210479                       # Number of loads committed
system.switch_cpus1.commit.membars              17140                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17939672                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111312828                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2557383                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2778811                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           366160150                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          289441756                       # The number of ROB writes
system.switch_cpus1.timesIdled                2832060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15684706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100309138                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123645488                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100309138                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.444279                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.444279                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.409119                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.409119                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       606165779                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187228515                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      133423662                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34280                       # number of misc regfile writes
system.l20.replacements                         26628                       # number of replacements
system.l20.tagsinuse                              512                       # Cycle average of tags in use
system.l20.total_refs                           21295                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27140                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.784635                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            6.264980                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.179055                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   498.579982                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             6.975983                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012236                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000350                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.973789                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.013625                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        12489                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  12489                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8305                       # number of Writeback hits
system.l20.Writeback_hits::total                 8305                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        12489                       # number of demand (read+write) hits
system.l20.demand_hits::total                   12489                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        12489                       # number of overall hits
system.l20.overall_hits::total                  12489                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        26448                       # number of ReadReq misses
system.l20.ReadReq_misses::total                26462                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        26448                       # number of demand (read+write) misses
system.l20.demand_misses::total                 26462                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        26448                       # number of overall misses
system.l20.overall_misses::total                26462                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2523327                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5403045652                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5405568979                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2523327                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5403045652                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5405568979                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2523327                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5403045652                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5405568979                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38937                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38951                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8305                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8305                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38937                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38951                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38937                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38951                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.679251                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.679366                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.679251                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.679366                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.679251                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.679366                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 180237.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 204289.384906                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 204276.660079                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 180237.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 204289.384906                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 204276.660079                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 180237.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 204289.384906                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 204276.660079                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6841                       # number of writebacks
system.l20.writebacks::total                     6841                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        26448                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           26462                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        26448                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            26462                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        26448                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           26462                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1685710                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3816966753                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3818652463                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1685710                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3816966753                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3818652463                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1685710                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3816966753                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3818652463                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.679251                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.679366                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.679251                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.679366                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.679251                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.679366                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 120407.857143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144319.674569                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 144307.023770                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 120407.857143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 144319.674569                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 144307.023770                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 120407.857143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 144319.674569                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 144307.023770                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         20705                       # number of replacements
system.l21.tagsinuse                              512                       # Cycle average of tags in use
system.l21.total_refs                           20096                       # Total number of references to valid blocks.
system.l21.sampled_refs                         21217                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.947165                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            4.601054                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.216636                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   498.249817                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             8.932493                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.008986                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000423                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.973144                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.017446                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        12346                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  12346                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7149                       # number of Writeback hits
system.l21.Writeback_hits::total                 7149                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        12346                       # number of demand (read+write) hits
system.l21.demand_hits::total                   12346                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        12346                       # number of overall hits
system.l21.overall_hits::total                  12346                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        20615                       # number of ReadReq misses
system.l21.ReadReq_misses::total                20630                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        20615                       # number of demand (read+write) misses
system.l21.demand_misses::total                 20630                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        20615                       # number of overall misses
system.l21.overall_misses::total                20630                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2785272                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4191861019                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4194646291                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2785272                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4191861019                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4194646291                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2785272                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4191861019                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4194646291                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        32961                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              32976                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7149                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7149                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        32961                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               32976                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        32961                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              32976                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.625436                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.625607                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.625436                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.625607                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.625436                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.625607                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 185684.800000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203340.335629                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203327.498352                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 185684.800000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203340.335629                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203327.498352                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 185684.800000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203340.335629                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203327.498352                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5848                       # number of writebacks
system.l21.writebacks::total                     5848                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        20615                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           20630                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        20615                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            20630                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        20615                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           20630                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1881434                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2951222712                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2953104146                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1881434                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2951222712                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2953104146                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1881434                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2951222712                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2953104146                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.625436                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.625607                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.625436                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.625607                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.625436                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.625607                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 125428.933333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143158.996459                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143146.104993                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 125428.933333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143158.996459                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143146.104993                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 125428.933333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143158.996459                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143146.104993                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.997047                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011512718                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184692.695464                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.997047                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11505067                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11505067                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11505067                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11505067                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11505067                       # number of overall hits
system.cpu0.icache.overall_hits::total       11505067                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3069278                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3069278                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3069278                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3069278                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3069278                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3069278                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11505083                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11505083                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11505083                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11505083                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11505083                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11505083                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 191829.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 191829.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 191829.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 191829.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 191829.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 191829.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2639527                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2639527                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2639527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2639527                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2639527                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2639527                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 188537.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 188537.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 188537.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 188537.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 188537.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 188537.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38937                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168084578                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39193                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.637716                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.583470                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.416530                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908529                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091471                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9267346                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9267346                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16326248                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16326248                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16326248                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16326248                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117410                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117410                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117410                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117410                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117410                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117410                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  21059910390                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21059910390                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  21059910390                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21059910390                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  21059910390                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21059910390                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9384756                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9384756                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16443658                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16443658                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16443658                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16443658                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012511                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012511                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007140                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007140                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007140                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007140                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 179370.670215                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 179370.670215                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 179370.670215                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 179370.670215                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 179370.670215                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 179370.670215                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8305                       # number of writebacks
system.cpu0.dcache.writebacks::total             8305                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78473                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78473                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78473                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78473                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78473                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78473                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38937                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38937                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38937                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38937                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38937                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38937                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6441129084                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6441129084                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6441129084                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6441129084                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6441129084                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6441129084                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 165424.379998                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 165424.379998                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 165424.379998                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 165424.379998                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 165424.379998                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 165424.379998                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997592                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015018628                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2201775.765727                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997592                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024035                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11617715                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11617715                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11617715                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11617715                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11617715                       # number of overall hits
system.cpu1.icache.overall_hits::total       11617715                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3222094                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3222094                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3222094                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3222094                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3222094                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3222094                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11617731                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11617731                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11617731                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11617731                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11617731                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11617731                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 201380.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 201380.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 201380.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 201380.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 201380.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 201380.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2910180                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2910180                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2910180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2910180                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2910180                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2910180                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       194012                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       194012                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       194012                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       194012                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       194012                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       194012                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32961                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162933874                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33217                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4905.135142                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.196175                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.803825                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903110                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096890                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9039049                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9039049                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7094704                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7094704                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17157                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17157                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17140                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17140                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16133753                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16133753                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16133753                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16133753                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        84803                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        84803                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        84803                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         84803                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        84803                       # number of overall misses
system.cpu1.dcache.overall_misses::total        84803                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  13512352716                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  13512352716                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  13512352716                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  13512352716                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  13512352716                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  13512352716                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9123852                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9123852                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7094704                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7094704                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17140                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16218556                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16218556                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16218556                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16218556                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009295                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009295                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005229                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005229                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005229                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005229                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 159338.145066                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 159338.145066                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 159338.145066                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 159338.145066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 159338.145066                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 159338.145066                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7149                       # number of writebacks
system.cpu1.dcache.writebacks::total             7149                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51842                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51842                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51842                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51842                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51842                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51842                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32961                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32961                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32961                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32961                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32961                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32961                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5172461505                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5172461505                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5172461505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5172461505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5172461505                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5172461505                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 156926.716574                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 156926.716574                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 156926.716574                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 156926.716574                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 156926.716574                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 156926.716574                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
