{"vcs1":{"timestamp_begin":1727620204.779589671, "rt":2.37, "ut":0.86, "st":0.43}}
{"vcselab":{"timestamp_begin":1727620207.242163644, "rt":1.20, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1727620208.546398568, "rt":0.54, "ut":0.31, "st":0.46}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727620204.071263629}
{"VCS_COMP_START_TIME": 1727620204.071263629}
{"VCS_COMP_END_TIME": 1727620210.539833470}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 352540}}
{"stitch_vcselab": {"peak_mem": 225800}}
