<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>accelerator_2049</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>accelerator_2049_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2b0a54d4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>accelerator_2049_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2b0a54d4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8e3b8f13</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>867fcc5e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>accelerator_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>11d26724</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="8" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="9" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>INPUT_SIZE</spirit:name>
        <spirit:displayName>Input Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INPUT_SIZE">48</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RESULT_SIZE</spirit:name>
        <spirit:displayName>Result Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RESULT_SIZE">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WEIGHT_SIZE</spirit:name>
        <spirit:displayName>Weight Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.WEIGHT_SIZE" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.INPUT_SIZE&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.RESULT_SIZE&apos;)))">48</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>INPUT_ADDR_SIZE</spirit:name>
        <spirit:displayName>Input Addr Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INPUT_ADDR_SIZE">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RESULT_ADDR_SIZE</spirit:name>
        <spirit:displayName>Result Addr Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RESULT_ADDR_SIZE">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WEIGHT_ADDR_SIZE</spirit:name>
        <spirit:displayName>Weight Addr Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WEIGHT_ADDR_SIZE">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FIXED_POINT_AMOUNT</spirit:name>
        <spirit:displayName>Fixed Point Amount</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FIXED_POINT_AMOUNT">12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/MatMul_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mat_mul.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/accelerator_2049_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4bfcb92d</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/MatMul_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mat_mul.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/accelerator_2049_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/accelerator_2049_v1_0/data/accelerator_2049.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_2049_v1_0/data/accelerator_2049.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_2049_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_2049_v1_0/src/accelerator_2049.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_2049_v1_0/src/accelerator_2049.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/accelerator_2049_v1_0/src/accelerator_2049_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/accelerator_2049_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_867fcc5e</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/accelerator_tb.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="4">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="5" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="6" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="7" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="8">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="9" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">accelerator_2049_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INPUT_SIZE</spirit:name>
      <spirit:displayName>Input Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.INPUT_SIZE">48</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RESULT_SIZE</spirit:name>
      <spirit:displayName>Result Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RESULT_SIZE">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WEIGHT_SIZE</spirit:name>
      <spirit:displayName>Weight Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WEIGHT_SIZE">48</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INPUT_ADDR_SIZE</spirit:name>
      <spirit:displayName>Input Addr Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.INPUT_ADDR_SIZE">10</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RESULT_ADDR_SIZE</spirit:name>
      <spirit:displayName>Result Addr Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RESULT_ADDR_SIZE">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WEIGHT_ADDR_SIZE</spirit:name>
      <spirit:displayName>Weight Addr Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WEIGHT_ADDR_SIZE">10</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FIXED_POINT_AMOUNT</spirit:name>
      <spirit:displayName>Fixed Point Amount</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FIXED_POINT_AMOUNT">12</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>accelerator_2049_v1.0</xilinx:displayName>
      <xilinx:coreRevision>38</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-12-14T09:15:01Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39925363_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2858aee2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594ec067_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e551573_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3433ce51_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24b82a1c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412981c0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9c789d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46bf4142_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@342661f4_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14060e6d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54365955_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e74d9e1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e38677_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2bacbd_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@783dd0a7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2caeba04_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12632066_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51aca594_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b955705_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e61f37_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f0cd30_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31523132_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c3aa89_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f569e30_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@282e872f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65861267_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69632687_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4bcef7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7334631a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbcc105_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c059a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2184330e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a38fc60_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe69c90_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f7d96_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc8b008_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630b0e23_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49baa893_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237d645a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da76ded_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130cec98_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d832bef_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@463787bf_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426fd87a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2217dc48_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a89456_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf8e3b9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0e6eaf_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f73b44_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c540c0c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1497336b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165173aa_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143f1d3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e5368d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3702cc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41bdf9f9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0138d9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c95d2b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78790d10_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c907dd3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e8818a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19457a15_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c577bd_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e645f4d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33cae402_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9854c2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185838a3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ab2a75_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a41ed9e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd63262_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc08b42_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aceb80_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@369f5a96_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f93ef3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea007c6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2648d79d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a61bbf_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f69ca37_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47af6786_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516b22b3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c35847c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@786c8d81_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5973c700_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3477aa_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c10a6e0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5637d7cc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2cabc9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411222be_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90b89fc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7777d6a8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0d4fdd_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622381ef_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d406fc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff75435_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46410135_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d179ad1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebd09e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61748618_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6404b4a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5975326a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502889d1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48740488_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f62e6f8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d60262e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f42324f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@841be2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0bd3e7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c0608a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a13a2da_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1193cab6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ba9806_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e20f34c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c19176d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254a7c1b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371e932b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9205579_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1980eb5e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d54cc5c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c25619d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21760114_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@575010cd_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18410f03_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4afa18c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27aa874_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37adb1f0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361905d0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d15c25_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d94c357_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e98f01_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc3a81_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199422ab_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30934498_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240e29d3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2103db12_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6c02e9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79880553_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13527014_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64843571_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0afb04_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7f8007_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b59146e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a47e554_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242bfa8d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186cab08_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71be03d6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47eeae2b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267e9fd6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@584d9a40_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a116c7e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc0c48c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7800dad2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42aca6a1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37ed08b5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e0996f1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f3c0bc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755fbbc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6609c102_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f28fbec_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763197dc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8a7bbb_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6397e266_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@196b7a1e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e36abf2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29737b9b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e74e6a0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18dfb609_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a57f12c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3196507f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490ee2e2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a797eaf_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c421b61_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7760b108_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be059d0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e77b09_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773d6033_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37bf7e94_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f0ca8e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614c7032_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bad6ffe_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d415024_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7e2e10_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718b0eb5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1f900e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8a3d44_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95ece3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35793bad_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d7e0f6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55084ced_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e2605c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2674040b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22521bb7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d14fb0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eebb424_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59fd9d79_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13375402_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2f6c96_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21dc9414_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2538cfce_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60096595_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e4ad62_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67cc872b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2add08fa_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6960fa_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36685130_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47009704_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d0c636_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e419dc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8783a33_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b112479_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38e9a7c0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437858f7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4434bb76_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59235086_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a86485d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a593cbf_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca26dfe_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f6733a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf41dd3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c51ec57_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fbf0de_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a692cd7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5defa166_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c2a3e8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167e0849_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45babce5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216d1620_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c0e102f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714b25bf_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7d1966_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25553fae_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350a4a59_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9761a72_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e2831c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50419a65_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f4c5fb_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c33ff34_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b90885_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@109b9517_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36137212_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee3fe66_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343c9010_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28779c69_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79a5492e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b6c0e4_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20de6518_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f96c0e6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b91f3e9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fbbb9d3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f114185_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0c9cb3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5610d758_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9a6df5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6392bf9e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1262ceff_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547484bc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42415e19_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636d876d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25af19d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@523ad0a0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f663e56_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1213275c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450e552c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@222c8783_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ff3000_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62668386_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a49ef0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8f51b3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c42e2bf_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40dbc57d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@510b302b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6196ee38_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9ba40c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ee25ec_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d721786_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca9e7fa_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a989f15_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48934b74_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27941d06_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329c6bf6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f6c93b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1978d560_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a542b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2883d0af_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c57af22_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177569dd_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40ab2005_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8ddc80_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620b6b11_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6452bcc4_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cbe5808_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c740ca1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5a114d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef64245_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63892caf_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773eb0f6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283b781d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ada941_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d41605_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c668375_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f997de_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17efcf81_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@589b01b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f80073_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74aa103c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5134d6fb_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ad59c8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dff5ad_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3d5b73_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dddf7d0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7907a800_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9b2d08_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d07ed2d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23d04f3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3431cfd3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3061048e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b49dd4_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e54c969_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281a3594_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1329de2c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27235bf3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@875d248_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d78b47_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c318_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf1ea31_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dfe2fbc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a50a4f8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3602d7f3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c189d0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25435491_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62dcac40_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b00d74_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b40bd2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473cfb81_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d8a9db1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c6f5e2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7291acd_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79dbf6e3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26960c14_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63233559_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335d7030_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f7c1af7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce94b9f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36bd08c9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68734c57_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161383e2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8f5ba1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385b8504_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29aec508_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f2b6106_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cce3418_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8a9c6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15252809_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@552061ad_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35cac035_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e0ed8d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c3f637_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32bb3428_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a02231_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa2ce4c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a256c2c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9ebf1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f83262b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b81f09_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d00fd66_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fc77ac_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529723e6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38108627_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd0944d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba685d3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a477e02_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3dea02_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c37fb74_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e675516_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f5b602_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622e5d6e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f912fa_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d3b9ca_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f19d21a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e051af_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4598f43b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bfd05a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1de411_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@770b5082_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7076e17d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4073fab2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be2fe4b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1e9210_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f42eba6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a14703_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d4dc0b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7785737d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20451ea7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559c81e8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c115304_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0256fc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65612389_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4823ab1f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe9e2ed_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fcc5107_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57eb518d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150330ca_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7aee96_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54dc51a9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b35176a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2364f65d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b2225ca_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1155e673_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a55bae0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492bc6bc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c5c831_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506fed8a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ccc60d0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8e17e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1278334d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c6714c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfabe4b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16204517_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4358dbe4_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25cb9ed1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ea4dc0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b49a415_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e89bbd_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673a0ffa_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7c65b6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@308a7319_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea389d8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac98a13_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@974c140_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0a093f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@576086_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c18eee0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2899d127_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12536245_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38ccea70_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1ff4a2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8338f0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79422f39_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9a71c9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a768042_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751d8dfc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb529c8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c98f15_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c0e62b2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69aa59fb_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730762f8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30969065_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f005d8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48447f1c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232cb64e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d0aece5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3614cfbc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3563ace4_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1346318c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ddbef1e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc68197_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2482b1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab9a2b3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1115b1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a53ee5d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16cb91ca_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c8244c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3cd2b9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f03b9d9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6ccc73_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363c6cfa_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a5f03f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718debdd_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536e3641_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3330f3f4_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446e3cec_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7b7e0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7deb8f22_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6932be57_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2694dfd1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@652223fb_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c62c69_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202f919a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c6d80_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da9f304_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311f3ae4_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c09ad9b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6f2e8d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e2bbd1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46abe03f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3473a7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19071cd0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621063e8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40214c66_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33482251_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1129a840_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3626e5f4_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b926886_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31efb7e2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a787711_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78fcdc5f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cbf88e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a54c03_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3026e2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45422762_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3268e275_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e7bf4e5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582688d1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687ca0cc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2997543b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286a836a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5084a405_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fabc6a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd8f732_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a7826dc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702f780f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c387611_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bfd7ca5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c85443a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e45a0a9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504da542_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35072a1a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683be4c1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@140507de_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58386671_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3719b8a5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40aad726_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377f24f0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620120c5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65aba553_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28962f2b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795d4539_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560af6e9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96fa8aa_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73eec7bd_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ddc09cd_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/accelerator_2049_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="5c07fc6c"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0fe50b7d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ffa80c88"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="5fb0eb9b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c64fc806"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
