{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 29 13:46:37 2006 " "Info: Processing started: Fri Dec 29 13:46:37 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off init_load -c init_load " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off init_load -c init_load" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "init_load EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"init_load\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 80 " "Warning: No exact pin location assignment(s) for 3 pins of 80 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDC_A\[0\] " "Info: Pin DDC_A\[0\] not assigned to an exact location on the device" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 60 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC_A[0] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC_A[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDC_A\[1\] " "Info: Pin DDC_A\[1\] not assigned to an exact location on the device" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 60 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC_A[1] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC_A[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DDC_A\[2\] " "Info: Pin DDC_A\[2\] not assigned to an exact location on the device" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 60 -1 0 } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC_A[2] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { DDC_A[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "FX2CLK Global clock in PIN 12 " "Info: Automatically promoted signal \"FX2CLK\" to use Global clock in PIN 12" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 9 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.30 0 3 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 3.30 VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.30V 38 0 " "Info: I/O bank number 1 does not use VREF pins and has 3.30V VCCIO pins. 38 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.30V 39 3 " "Info: I/O bank number 2 does not use VREF pins and has 3.30V VCCIO pins. 39 total pin(s) used --  3 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDC_A0 " "Warning: Node \"DDC_A0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC_A0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDC_A1 " "Warning: Node \"DDC_A1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC_A1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDC_A2 " "Warning: Node \"DDC_A2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "DDC_A2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.075 ns pin pin " "Info: Estimated most critical path is pin to pin delay of 11.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns A\[8\] 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'A\[8\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[8] } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.373 ns) + CELL(0.740 ns) 4.245 ns decode_ddc1~79 2 COMB LAB_X2_Y4 1 " "Info: 2: + IC(2.373 ns) + CELL(0.740 ns) = 4.245 ns; Loc. = LAB_X2_Y4; Fanout = 1; COMB Node = 'decode_ddc1~79'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.113 ns" { A[8] decode_ddc1~79 } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.914 ns) 5.425 ns decode_ddc1~80 3 COMB LAB_X2_Y4 2 " "Info: 3: + IC(0.266 ns) + CELL(0.914 ns) = 5.425 ns; Loc. = LAB_X2_Y4; Fanout = 2; COMB Node = 'decode_ddc1~80'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { decode_ddc1~79 decode_ddc1~80 } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.740 ns) 6.605 ns decode_ddc1~3 4 COMB LAB_X2_Y4 2 " "Info: 4: + IC(0.440 ns) + CELL(0.740 ns) = 6.605 ns; Loc. = LAB_X2_Y4; Fanout = 2; COMB Node = 'decode_ddc1~3'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { decode_ddc1~80 decode_ddc1~3 } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 7.785 ns do_read~39 5 COMB LAB_X2_Y4 8 " "Info: 5: + IC(0.669 ns) + CELL(0.511 ns) = 7.785 ns; Loc. = LAB_X2_Y4; Fanout = 8; COMB Node = 'do_read~39'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { decode_ddc1~3 do_read~39 } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(1.604 ns) 11.075 ns D\[5\] 6 PIN PIN_6 0 " "Info: 6: + IC(1.686 ns) + CELL(1.604 ns) = 11.075 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'D\[5\]'" {  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "3.290 ns" { do_read~39 D[5] } "NODE_NAME" } } { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.641 ns ( 50.93 % ) " "Info: Total cell delay = 5.641 ns ( 50.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.434 ns ( 49.07 % ) " "Info: Total interconnect delay = 5.434 ns ( 49.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "11.075 ns" { A[8] decode_ddc1~79 decode_ddc1~80 decode_ddc1~3 do_read~39 D[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 21 " "Info: Average interconnect usage is 21% of the available device resources. Peak interconnect usage is 21%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X0_Y0 X8_Y5 " "Info: The peak interconnect region extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Warning: Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CS_FPGA_M_N a permanently enabled " "Info: Pin CS_FPGA_M_N has a permanently enabled output enable" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 45 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "CS_FPGA_M_N" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS_FPGA_M_N } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS_FPGA_M_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDI_M a permanently disabled " "Info: Pin SDI_M has a permanently disabled output enable" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 46 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDI_M" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDI_M } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDI_M } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDO_M a permanently disabled " "Info: Pin SDO_M has a permanently disabled output enable" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 47 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDO_M" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDO_M } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDO_M } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SCLK_M a permanently disabled " "Info: Pin SCLK_M has a permanently disabled output enable" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 48 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_M" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_M } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_M } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Warning: Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FX2_INT4 GND " "Info: Pin FX2_INT4 has GND driving its datain port" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 43 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "FX2_INT4" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_INT4 } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_INT4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CS_FPGA_M_N VCC " "Info: Pin CS_FPGA_M_N has VCC driving its datain port" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 45 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "CS_FPGA_M_N" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS_FPGA_M_N } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CS_FPGA_M_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SDI_M VCC " "Info: Pin SDI_M has VCC driving its datain port" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 46 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDI_M" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDI_M } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDI_M } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SDO_M VCC " "Info: Pin SDO_M has VCC driving its datain port" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 47 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "SDO_M" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDO_M } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDO_M } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SCLK_M VCC " "Info: Pin SCLK_M has VCC driving its datain port" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 48 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_M" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_M } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_M } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "do_read~39 " "Info: Following pins have the same output enable: do_read~39" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional D\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin D\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 13 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "D\[0\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional D\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin D\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 13 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "D\[4\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional D\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin D\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 13 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "D\[1\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional D\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin D\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 13 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "D\[3\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional D\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin D\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 13 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "D\[5\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional D\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin D\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 13 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "D\[7\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional D\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin D\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 13 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "D\[2\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional D\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin D\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 13 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "D\[6\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPLD_GPIO_REG\[4\] (inverted) " "Info: Following pins have the same output enable: CPLD_GPIO_REG\[4\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPLD_GPIO\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin CPLD_GPIO\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 31 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPLD_GPIO\[0\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_GPIO[0] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_GPIO[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPLD_GPIO_REG\[5\] (inverted) " "Info: Following pins have the same output enable: CPLD_GPIO_REG\[5\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPLD_GPIO\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin CPLD_GPIO\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 31 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPLD_GPIO\[1\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_GPIO[1] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_GPIO[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPLD_GPIO_REG\[7\] (inverted) " "Info: Following pins have the same output enable: CPLD_GPIO_REG\[7\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPLD_GPIO\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin CPLD_GPIO\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 31 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPLD_GPIO\[3\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_GPIO[3] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_GPIO[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "CPLD_GPIO_REG\[6\] (inverted) " "Info: Following pins have the same output enable: CPLD_GPIO_REG\[6\] (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional CPLD_GPIO\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin CPLD_GPIO\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "init_load.v" "" { Text "C:/Data/QS/QuickSilver/trunk/QS1R_AB_QUARTUS/QS1R_AB_MAXII/init_load.v" 31 -1 0 } } { "c:/altera/61web/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61web/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPLD_GPIO\[2\]" } } } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_GPIO[2] } "NODE_NAME" } } { "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61web/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_GPIO[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "154 " "Info: Allocated 154 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 29 13:46:40 2006 " "Info: Processing ended: Fri Dec 29 13:46:40 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
