Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 29 11:29:19 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file I2C_Test_wrapper_timing_summary_routed.rpt -pb I2C_Test_wrapper_timing_summary_routed.pb -rpx I2C_Test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : I2C_Test_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  2           
HPDR-2     Warning   Port pin INOUT inconsistency      1           
TIMING-18  Warning   Missing input or output delay     5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.489        0.000                      0                  526        0.144        0.000                      0                  526       41.160        0.000                       0                   211  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.489        0.000                      0                  378        0.144        0.000                      0                  378       41.160        0.000                       0                   211  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             78.157        0.000                      0                  148        1.081        0.000                      0                  148  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.489ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 1.126ns (19.654%)  route 4.603ns (80.346%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 88.293 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.792     5.336    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y127         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDCE (Prop_fdce_C_Q)         0.518     5.854 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          2.379     8.233    I2C_Test_i/Read_Sensorsmod_0/U0/state[1]
    SLICE_X4Y127         LUT2 (Prop_lut2_I0_O)        0.152     8.385 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address[3]_i_2/O
                         net (fo=9, routed)           1.232     9.617    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address[3]_i_2_n_0
    SLICE_X9Y128         LUT6 (Prop_lut6_I0_O)        0.332     9.949 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[4]_i_2/O
                         net (fo=1, routed)           0.992    10.941    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[4]_i_2_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I0_O)        0.124    11.065 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[4]_i_1/O
                         net (fo=1, routed)           0.000    11.065    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_0[4]
    SLICE_X9Y125         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.598    88.293    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y125         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[4]/C
                         clock pessimism              0.266    88.559    
                         clock uncertainty           -0.035    88.524    
    SLICE_X9Y125         FDRE (Setup_fdre_C_D)        0.031    88.555    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[4]
  -------------------------------------------------------------------
                         required time                         88.555    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                 77.489    

Slack (MET) :             77.656ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 2.388ns (42.007%)  route 3.297ns (57.993%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 88.367 - 83.330 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.789     5.333    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y125         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.456     5.789 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.811     6.600    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X1Y126         LUT4 (Prop_lut4_I1_O)        0.124     6.724 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.415     7.139    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_7_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     7.263 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.633     7.896    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.428     9.449    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     9.573 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.573    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.105 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.105    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.219 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.228    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.342 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.342    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.456    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.570    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.684    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.018 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.018    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1_n_6
    SLICE_X0Y129         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.672    88.367    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y129         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]/C
                         clock pessimism              0.280    88.647    
                         clock uncertainty           -0.035    88.612    
    SLICE_X0Y129         FDCE (Setup_fdce_C_D)        0.062    88.674    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         88.674    
                         arrival time                         -11.018    
  -------------------------------------------------------------------
                         slack                                 77.656    

Slack (MET) :             77.737ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.480ns  (logic 1.126ns (20.547%)  route 4.354ns (79.453%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 88.293 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.792     5.336    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y127         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDCE (Prop_fdce_C_Q)         0.518     5.854 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          2.379     8.233    I2C_Test_i/Read_Sensorsmod_0/U0/state[1]
    SLICE_X4Y127         LUT2 (Prop_lut2_I0_O)        0.152     8.385 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address[3]_i_2/O
                         net (fo=9, routed)           0.999     9.384    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address[3]_i_2_n_0
    SLICE_X9Y127         LUT6 (Prop_lut6_I0_O)        0.332     9.716 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[3]_i_2/O
                         net (fo=1, routed)           0.976    10.692    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[3]_i_2_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I0_O)        0.124    10.816 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[3]_i_1/O
                         net (fo=1, routed)           0.000    10.816    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_0[3]
    SLICE_X9Y125         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.598    88.293    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y125         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[3]/C
                         clock pessimism              0.266    88.559    
                         clock uncertainty           -0.035    88.524    
    SLICE_X9Y125         FDRE (Setup_fdre_C_D)        0.029    88.553    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[3]
  -------------------------------------------------------------------
                         required time                         88.553    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                 77.737    

Slack (MET) :             77.767ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 2.277ns (40.852%)  route 3.297ns (59.148%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 88.367 - 83.330 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.789     5.333    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y125         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.456     5.789 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.811     6.600    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X1Y126         LUT4 (Prop_lut4_I1_O)        0.124     6.724 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.415     7.139    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_7_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     7.263 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.633     7.896    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.428     9.449    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     9.573 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.573    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.105 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.105    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.219 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.228    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.342 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.342    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.456    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.570    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.684 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.684    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_0
    SLICE_X0Y129         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.907 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.907    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]_i_1_n_7
    SLICE_X0Y129         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.672    88.367    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y129         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]/C
                         clock pessimism              0.280    88.647    
                         clock uncertainty           -0.035    88.612    
    SLICE_X0Y129         FDCE (Setup_fdce_C_D)        0.062    88.674    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         88.674    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                 77.767    

Slack (MET) :             77.769ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 2.274ns (40.820%)  route 3.297ns (59.180%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.789     5.333    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y125         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.456     5.789 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.811     6.600    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X1Y126         LUT4 (Prop_lut4_I1_O)        0.124     6.724 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.415     7.139    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_7_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     7.263 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.633     7.896    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.428     9.449    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     9.573 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.573    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.105 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.105    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.219 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.228    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.342 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.342    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.456    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.570    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.904 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.904    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_6
    SLICE_X0Y128         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.671    88.366    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y128         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X0Y128         FDCE (Setup_fdce_C_D)        0.062    88.673    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         88.673    
                         arrival time                         -10.904    
  -------------------------------------------------------------------
                         slack                                 77.769    

Slack (MET) :             77.790ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 2.253ns (40.596%)  route 3.297ns (59.403%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.789     5.333    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y125         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.456     5.789 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.811     6.600    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X1Y126         LUT4 (Prop_lut4_I1_O)        0.124     6.724 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.415     7.139    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_7_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     7.263 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.633     7.896    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.428     9.449    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     9.573 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.573    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.105 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.105    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.219 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.228    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.342 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.342    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.456    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.570    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.883 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.883    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_4
    SLICE_X0Y128         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.671    88.366    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y128         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X0Y128         FDCE (Setup_fdce_C_D)        0.062    88.673    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         88.673    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                 77.790    

Slack (MET) :             77.799ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 1.126ns (20.776%)  route 4.294ns (79.224%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 88.293 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.792     5.336    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y127         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDCE (Prop_fdce_C_Q)         0.518     5.854 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          2.379     8.233    I2C_Test_i/Read_Sensorsmod_0/U0/state[1]
    SLICE_X4Y127         LUT2 (Prop_lut2_I0_O)        0.152     8.385 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address[3]_i_2/O
                         net (fo=9, routed)           0.705     9.090    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_address[3]_i_2_n_0
    SLICE_X9Y129         LUT6 (Prop_lut6_I0_O)        0.332     9.422 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[5]_i_2/O
                         net (fo=1, routed)           1.210    10.632    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[5]_i_2_n_0
    SLICE_X9Y125         LUT6 (Prop_lut6_I0_O)        0.124    10.756 r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data[5]_i_1/O
                         net (fo=1, routed)           0.000    10.756    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_0[5]
    SLICE_X9Y125         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.598    88.293    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X9Y125         FDRE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[5]/C
                         clock pessimism              0.266    88.559    
                         clock uncertainty           -0.035    88.524    
    SLICE_X9Y125         FDRE (Setup_fdre_C_D)        0.031    88.555    I2C_Test_i/Read_Sensorsmod_0/U0/o_TX_data_reg[5]
  -------------------------------------------------------------------
                         required time                         88.555    
                         arrival time                         -10.756    
  -------------------------------------------------------------------
                         slack                                 77.799    

Slack (MET) :             77.864ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 2.179ns (39.794%)  route 3.297ns (60.206%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.789     5.333    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y125         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.456     5.789 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.811     6.600    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X1Y126         LUT4 (Prop_lut4_I1_O)        0.124     6.724 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.415     7.139    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_7_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     7.263 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.633     7.896    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.428     9.449    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     9.573 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.573    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.105 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.105    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.219 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.228    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.342 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.342    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.456    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.570    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.809 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.809    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_5
    SLICE_X0Y128         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.671    88.366    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y128         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X0Y128         FDCE (Setup_fdce_C_D)        0.062    88.673    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         88.673    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                 77.864    

Slack (MET) :             77.880ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 2.163ns (39.617%)  route 3.297ns (60.383%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.789     5.333    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y125         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.456     5.789 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.811     6.600    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X1Y126         LUT4 (Prop_lut4_I1_O)        0.124     6.724 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.415     7.139    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_7_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     7.263 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.633     7.896    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.428     9.449    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     9.573 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.573    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.105 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.105    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.219 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.228    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.342 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.342    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.456    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.570 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.570    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_0
    SLICE_X0Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.793 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.793    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]_i_1_n_7
    SLICE_X0Y128         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.671    88.366    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y128         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X0Y128         FDCE (Setup_fdce_C_D)        0.062    88.673    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         88.673    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                 77.880    

Slack (MET) :             77.881ns  (required time - arrival time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 2.160ns (39.584%)  route 3.297ns (60.416%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 88.364 - 83.330 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.789     5.333    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y125         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDCE (Prop_fdce_C_Q)         0.456     5.789 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]/Q
                         net (fo=2, routed)           0.811     6.600    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[11]
    SLICE_X1Y126         LUT4 (Prop_lut4_I1_O)        0.124     6.724 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.415     7.139    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[2]_i_7_n_0
    SLICE_X1Y127         LUT6 (Prop_lut6_I2_O)        0.124     7.263 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9/O
                         net (fo=1, routed)           0.633     7.896    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_9_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I5_O)        0.124     8.020 f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8/O
                         net (fo=27, routed)          1.428     9.449    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_8_n_0
    SLICE_X0Y123         LUT2 (Prop_lut2_I1_O)        0.124     9.573 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7/O
                         net (fo=1, routed)           0.000     9.573    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt[0]_i_7_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.105 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.105    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[0]_i_2_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.219 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.228    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[4]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.342 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.342    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[8]_i_1_n_0
    SLICE_X0Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.456 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.456    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[12]_i_1_n_0
    SLICE_X0Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.790 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.790    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[16]_i_1_n_6
    SLICE_X0Y127         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.669    88.364    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X0Y127         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]/C
                         clock pessimism              0.280    88.644    
                         clock uncertainty           -0.035    88.609    
    SLICE_X0Y127         FDCE (Setup_fdce_C_D)        0.062    88.671    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sec_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         88.671    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                 77.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.189ns (67.475%)  route 0.091ns (32.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.638     1.542    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X9Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y130         FDRE (Prop_fdre_C_Q)         0.141     1.683 r  I2C_Test_i/Switchmod_0/U0/State_reg/Q
                         net (fo=2, routed)           0.091     1.774    I2C_Test_i/Switchmod_0/U0/State_reg_n_0
    SLICE_X8Y130         LUT3 (Prop_lut3_I0_O)        0.048     1.822 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.000     1.822    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.911     2.061    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                         clock pessimism             -0.505     1.555    
    SLICE_X8Y130         FDRE (Hold_fdre_C_D)         0.123     1.678    I2C_Test_i/Switchmod_0/U0/o_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/stretch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.962%)  route 0.109ns (37.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.644     1.548    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X9Y138         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/Q
                         net (fo=8, routed)           0.109     1.799    I2C_Test_i/I2Cmod_0/U0/stretch__0
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  I2C_Test_i/I2Cmod_0/U0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.844    I2C_Test_i/I2Cmod_0/U0/count_0[3]
    SLICE_X8Y138         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.919     2.069    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y138         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[3]/C
                         clock pessimism             -0.507     1.561    
    SLICE_X8Y138         FDCE (Hold_fdce_C_D)         0.121     1.682    I2C_Test_i/I2Cmod_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.891%)  route 0.111ns (44.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.665     1.569    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X5Y129         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[1]/Q
                         net (fo=2, routed)           0.111     1.821    I2C_Test_i/I2Cmod_0/U0/data_rx[1]
    SLICE_X6Y129         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.937     2.087    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X6Y129         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X6Y129         FDCE (Hold_fdce_C_D)         0.076     1.659    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/stretch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.538%)  route 0.111ns (37.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.644     1.548    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X9Y138         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y138         FDCE (Prop_fdce_C_Q)         0.141     1.689 r  I2C_Test_i/I2Cmod_0/U0/stretch_reg/Q
                         net (fo=8, routed)           0.111     1.801    I2C_Test_i/I2Cmod_0/U0/stretch__0
    SLICE_X8Y138         LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  I2C_Test_i/I2Cmod_0/U0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    I2C_Test_i/I2Cmod_0/U0/count_0[2]
    SLICE_X8Y138         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.919     2.069    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X8Y138         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/count_reg[2]/C
                         clock pessimism             -0.507     1.561    
    SLICE_X8Y138         FDCE (Hold_fdce_C_D)         0.120     1.681    I2C_Test_i/I2Cmod_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.666     1.570    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X4Y130         FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDPE (Prop_fdpe_C_Q)         0.141     1.711 r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.087     1.798    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[0]
    SLICE_X5Y130         LUT6 (Prop_lut6_I2_O)        0.045     1.843 r  I2C_Test_i/I2Cmod_0/U0/busy_i_1/O
                         net (fo=1, routed)           0.000     1.843    I2C_Test_i/I2Cmod_0/U0/busy_i_1_n_0
    SLICE_X5Y130         FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.938     2.088    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X5Y130         FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/busy_reg/C
                         clock pessimism             -0.504     1.583    
    SLICE_X5Y130         FDPE (Hold_fdpe_C_D)         0.092     1.675    I2C_Test_i/I2Cmod_0/U0/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.665     1.569    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X5Y129         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  I2C_Test_i/I2Cmod_0/U0/data_rx_reg[0]/Q
                         net (fo=2, routed)           0.112     1.822    I2C_Test_i/I2Cmod_0/U0/data_rx[0]
    SLICE_X6Y129         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.937     2.087    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X6Y129         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X6Y129         FDCE (Hold_fdce_C_D)         0.059     1.642    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 I2C_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.211%)  route 0.099ns (34.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.661     1.565    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X4Y124         FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDRE (Prop_fdre_C_Q)         0.141     1.706 r  I2C_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/Q
                         net (fo=6, routed)           0.099     1.805    I2C_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg_n_0_[0]
    SLICE_X5Y124         LUT6 (Prop_lut6_I0_O)        0.045     1.850 r  I2C_Test_i/UART_TXmod_0/U0/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.850    I2C_Test_i/UART_TXmod_0/U0/r_Bit_Index[1]_i_1_n_0
    SLICE_X5Y124         FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.932     2.082    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X5Y124         FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.503     1.578    
    SLICE_X5Y124         FDRE (Hold_fdre_C_D)         0.092     1.670    I2C_Test_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.666     1.570    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X4Y130         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDCE (Prop_fdce_C_Q)         0.141     1.711 r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.109     1.820    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X5Y130         LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  I2C_Test_i/I2Cmod_0/U0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    I2C_Test_i/I2Cmod_0/U0/bit_cnt[0]_i_1_n_0
    SLICE_X5Y130         FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.938     2.088    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X5Y130         FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[0]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X5Y130         FDPE (Hold_fdpe_C_D)         0.091     1.674    I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.050%)  route 0.171ns (47.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.664     1.568    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y127         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDCE (Prop_fdce_C_Q)         0.141     1.709 r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg[0]/Q
                         net (fo=3, routed)           0.171     1.880    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg_n_0_[0]
    SLICE_X2Y127         LUT6 (Prop_lut6_I1_O)        0.045     1.925 r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.925    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y127         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.937     2.087    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X2Y127         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.483     1.603    
    SLICE_X2Y127         FDCE (Hold_fdce_C_D)         0.121     1.724    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.301%)  route 0.128ns (40.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.668     1.572    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X4Y132         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDCE (Prop_fdce_C_Q)         0.141     1.713 r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/Q
                         net (fo=9, routed)           0.128     1.841    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X7Y131         LUT6 (Prop_lut6_I3_O)        0.045     1.886 r  I2C_Test_i/I2Cmod_0/U0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.886    I2C_Test_i/I2Cmod_0/U0/bit_cnt[2]_i_1_n_0
    SLICE_X7Y131         FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.939     2.089    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X7Y131         FDPE                                         r  I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[2]/C
                         clock pessimism             -0.503     1.585    
    SLICE_X7Y131         FDPE (Hold_fdpe_C_D)         0.092     1.677    I2C_Test_i/I2Cmod_0/U0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         83.330      82.330     SLICE_X4Y130   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y131   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y130   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y130   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y132   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y131   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y132   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y131   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X4Y131   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X4Y130   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.670      41.170     SLICE_X4Y130   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y131   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y131   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y130   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y130   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y130   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y130   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y132   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X4Y132   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X4Y130   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.660      41.160     SLICE_X4Y130   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y131   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y131   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y130   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y130   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y130   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y130   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y132   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X4Y132   I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.157ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.642ns (13.673%)  route 4.053ns (86.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.728     5.272    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.518     5.790 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.490     7.280    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.124     7.404 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.564     9.967    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y129        FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.604    88.299    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y129        FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X11Y129        FDCE (Recov_fdce_C_CLR)     -0.405    88.125    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[0]
  -------------------------------------------------------------------
                         required time                         88.125    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                 78.157    

Slack (MET) :             78.157ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.642ns (13.673%)  route 4.053ns (86.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.728     5.272    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.518     5.790 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.490     7.280    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.124     7.404 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.564     9.967    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y129        FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.604    88.299    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y129        FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X11Y129        FDCE (Recov_fdce_C_CLR)     -0.405    88.125    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[1]
  -------------------------------------------------------------------
                         required time                         88.125    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                 78.157    

Slack (MET) :             78.157ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.642ns (13.673%)  route 4.053ns (86.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.728     5.272    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.518     5.790 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.490     7.280    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.124     7.404 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.564     9.967    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y129        FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.604    88.299    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y129        FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X11Y129        FDCE (Recov_fdce_C_CLR)     -0.405    88.125    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[2]
  -------------------------------------------------------------------
                         required time                         88.125    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                 78.157    

Slack (MET) :             78.157ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.642ns (13.673%)  route 4.053ns (86.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.728     5.272    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.518     5.790 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.490     7.280    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.124     7.404 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.564     9.967    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y129        FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.604    88.299    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y129        FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X11Y129        FDCE (Recov_fdce_C_CLR)     -0.405    88.125    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[3]
  -------------------------------------------------------------------
                         required time                         88.125    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                 78.157    

Slack (MET) :             78.243ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.642ns (13.673%)  route 4.053ns (86.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.728     5.272    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.518     5.790 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.490     7.280    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.124     7.404 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.564     9.967    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X10Y129        FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.604    88.299    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y129        FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[4]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X10Y129        FDCE (Recov_fdce_C_CLR)     -0.319    88.211    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[4]
  -------------------------------------------------------------------
                         required time                         88.211    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                 78.243    

Slack (MET) :             78.243ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.642ns (13.673%)  route 4.053ns (86.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.728     5.272    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.518     5.790 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.490     7.280    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.124     7.404 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.564     9.967    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X10Y129        FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.604    88.299    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y129        FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X10Y129        FDCE (Recov_fdce_C_CLR)     -0.319    88.211    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[5]
  -------------------------------------------------------------------
                         required time                         88.211    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                 78.243    

Slack (MET) :             78.243ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.642ns (13.673%)  route 4.053ns (86.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.728     5.272    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.518     5.790 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.490     7.280    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.124     7.404 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.564     9.967    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X10Y129        FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.604    88.299    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y129        FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X10Y129        FDCE (Recov_fdce_C_CLR)     -0.319    88.211    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[6]
  -------------------------------------------------------------------
                         required time                         88.211    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                 78.243    

Slack (MET) :             78.243ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.642ns (13.673%)  route 4.053ns (86.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 88.299 - 83.330 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.728     5.272    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.518     5.790 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.490     7.280    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.124     7.404 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.564     9.967    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X10Y129        FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.604    88.299    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X10Y129        FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[7]/C
                         clock pessimism              0.266    88.565    
                         clock uncertainty           -0.035    88.530    
    SLICE_X10Y129        FDCE (Recov_fdce_C_CLR)     -0.319    88.211    I2C_Test_i/Read_Sensorsmod_0/U0/alt_data_reg[7]
  -------------------------------------------------------------------
                         required time                         88.211    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                 78.243    

Slack (MET) :             78.297ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.642ns (14.096%)  route 3.912ns (85.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 88.298 - 83.330 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.728     5.272    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.518     5.790 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.490     7.280    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.124     7.404 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.423     9.826    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y128        FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.603    88.298    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y128        FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[16]/C
                         clock pessimism              0.266    88.564    
                         clock uncertainty           -0.035    88.529    
    SLICE_X11Y128        FDCE (Recov_fdce_C_CLR)     -0.405    88.124    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[16]
  -------------------------------------------------------------------
                         required time                         88.124    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                 78.297    

Slack (MET) :             78.297ns  (required time - arrival time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 0.642ns (14.096%)  route 3.912ns (85.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 88.298 - 83.330 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.728     5.272    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.518     5.790 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          1.490     7.280    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.124     7.404 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         2.423     9.826    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X11Y128        FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.603    88.298    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X11Y128        FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[21]/C
                         clock pessimism              0.266    88.564    
                         clock uncertainty           -0.035    88.529    
    SLICE_X11Y128        FDCE (Recov_fdce_C_CLR)     -0.405    88.124    I2C_Test_i/Read_Sensorsmod_0/U0/rtc_data_reg[21]
  -------------------------------------------------------------------
                         required time                         88.124    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                 78.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.209ns (19.882%)  route 0.842ns (80.118%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.638     1.542    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.644     2.350    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.045     2.395 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         0.198     2.593    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X3Y128         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.938     2.088    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X3Y128         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[16]/C
                         clock pessimism             -0.483     1.604    
    SLICE_X3Y128         FDCE (Remov_fdce_C_CLR)     -0.092     1.512    I2C_Test_i/Read_Sensorsmod_0/U0/Main.conv_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_Main.mess_cnt_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.209ns (19.842%)  route 0.844ns (80.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.638     1.542    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.644     2.350    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.045     2.395 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         0.201     2.595    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X5Y127         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_Main.mess_cnt_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.935     2.085    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y127         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_Main.mess_cnt_reg/C
                         clock pessimism             -0.483     1.601    
    SLICE_X5Y127         FDCE (Remov_fdce_C_CLR)     -0.092     1.509    I2C_Test_i/Read_Sensorsmod_0/U0/FSM_sequential_Main.mess_cnt_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.209ns (19.842%)  route 0.844ns (80.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.638     1.542    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.644     2.350    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.045     2.395 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         0.201     2.595    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X5Y127         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.935     2.085    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X5Y127         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg[0]/C
                         clock pessimism             -0.483     1.601    
    SLICE_X5Y127         FDCE (Remov_fdce_C_CLR)     -0.092     1.509    I2C_Test_i/Read_Sensorsmod_0/U0/Main.sensor_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.209ns (19.760%)  route 0.849ns (80.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.638     1.542    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.644     2.350    I2C_Test_i/Read_Sensorsmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.045     2.395 f  I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2/O
                         net (fo=120, routed)         0.205     2.600    I2C_Test_i/Read_Sensorsmod_0/U0/o_i2c_ena_i_2_n_0
    SLICE_X4Y127         FDCE                                         f  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.935     2.085    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X4Y127         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
                         clock pessimism             -0.483     1.601    
    SLICE_X4Y127         FDCE (Remov_fdce_C_CLR)     -0.092     1.509    I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.208ns (18.874%)  route 0.894ns (81.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.638     1.542    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.644     2.350    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.044     2.394 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=28, routed)          0.250     2.644    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X6Y129         FDCE                                         f  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.937     2.087    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X6Y129         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]/C
                         clock pessimism             -0.483     1.603    
    SLICE_X6Y129         FDCE (Remov_fdce_C_CLR)     -0.132     1.471    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.208ns (18.874%)  route 0.894ns (81.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.638     1.542    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.644     2.350    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.044     2.394 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=28, routed)          0.250     2.644    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X6Y129         FDCE                                         f  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.937     2.087    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X6Y129         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]/C
                         clock pessimism             -0.483     1.603    
    SLICE_X6Y129         FDCE (Remov_fdce_C_CLR)     -0.132     1.471    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.208ns (18.874%)  route 0.894ns (81.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.638     1.542    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.644     2.350    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.044     2.394 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=28, routed)          0.250     2.644    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X6Y129         FDCE                                         f  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.937     2.087    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X6Y129         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[3]/C
                         clock pessimism             -0.483     1.603    
    SLICE_X6Y129         FDCE (Remov_fdce_C_CLR)     -0.132     1.471    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.208ns (18.874%)  route 0.894ns (81.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.638     1.542    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.644     2.350    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.044     2.394 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=28, routed)          0.250     2.644    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X6Y129         FDCE                                         f  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.937     2.087    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X6Y129         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[4]/C
                         clock pessimism             -0.483     1.603    
    SLICE_X6Y129         FDCE (Remov_fdce_C_CLR)     -0.132     1.471    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.208ns (18.874%)  route 0.894ns (81.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.638     1.542    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.644     2.350    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.044     2.394 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=28, routed)          0.250     2.644    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X6Y129         FDCE                                         f  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.937     2.087    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X6Y129         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[5]/C
                         clock pessimism             -0.483     1.603    
    SLICE_X6Y129         FDCE (Remov_fdce_C_CLR)     -0.132     1.471    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            I2C_Test_i/I2Cmod_0/U0/data_rd_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.208ns (18.874%)  route 0.894ns (81.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.638     1.542    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=21, routed)          0.644     2.350    I2C_Test_i/I2Cmod_0/U0/reset_n
    SLICE_X4Y129         LUT1 (Prop_lut1_I0_O)        0.044     2.394 f  I2C_Test_i/I2Cmod_0/U0/busy_i_2/O
                         net (fo=28, routed)          0.250     2.644    I2C_Test_i/I2Cmod_0/U0/busy_i_2_n_0
    SLICE_X6Y129         FDCE                                         f  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.937     2.087    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X6Y129         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/data_rd_reg[6]/C
                         clock pessimism             -0.483     1.603    
    SLICE_X6Y129         FDCE (Remov_fdce_C_CLR)     -0.132     1.471    I2C_Test_i/I2Cmod_0/U0/data_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  1.173    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.765ns  (logic 4.043ns (52.063%)  route 3.722ns (47.937%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.789     5.333    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y124         FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.518     5.851 r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           3.722     9.573    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.098 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    13.098    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/data_clk_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.589ns  (logic 4.555ns (60.016%)  route 3.034ns (39.984%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.796     5.340    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X7Y130         FDRE                                         r  I2C_Test_i/I2Cmod_0/U0/data_clk_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.419     5.759 r  I2C_Test_i/I2Cmod_0/U0/data_clk_prev_reg/Q
                         net (fo=11, routed)          0.834     6.593    I2C_Test_i/I2Cmod_0/U0/data_clk_prev
    SLICE_X4Y130         LUT4 (Prop_lut4_I2_O)        0.299     6.892 r  I2C_Test_i/I2Cmod_0/U0/SDA_INST_0_i_1/O
                         net (fo=1, routed)           0.275     7.167    I2C_Test_i/I2Cmod_0/U0/SDA_INST_0_i_1_n_0
    SLICE_X4Y130         LUT5 (Prop_lut5_I4_O)        0.117     7.284 r  I2C_Test_i/I2Cmod_0/U0/SDA_INST_0/O
                         net (fo=9, routed)           1.926     9.209    SDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.720    12.929 r  SDA_OBUF_inst/O
                         net (fo=0)                   0.000    12.929    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.000ns  (logic 4.026ns (67.105%)  route 1.974ns (32.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.728     5.272    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.518     5.790 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           1.974     7.764    lopt
    A17                  OBUF (Prop_obuf_I_O)         3.508    11.272 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    11.272    led1
    A17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.867ns  (logic 3.948ns (67.297%)  route 1.919ns (32.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.791     5.335    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X4Y127         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDCE (Prop_fdce_C_Q)         0.456     5.791 r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/Q
                         net (fo=2, routed)           1.919     7.710    led2_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    11.202 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000    11.202    led2
    C16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.334ns (74.589%)  route 0.455ns (25.411%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.664     1.568    I2C_Test_i/Read_Sensorsmod_0/U0/sysclk
    SLICE_X4Y127         FDCE                                         r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDCE (Prop_fdce_C_Q)         0.141     1.709 r  I2C_Test_i/Read_Sensorsmod_0/U0/led2_reg/Q
                         net (fo=2, routed)           0.455     2.164    led2_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.357 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.357    led2
    C16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.373ns (73.401%)  route 0.498ns (26.599%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.638     1.542    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y130         FDRE (Prop_fdre_C_Q)         0.164     1.706 r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/Q
                         net (fo=1, routed)           0.498     2.204    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.413 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.413    led1
    A17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.463ns (68.085%)  route 0.686ns (31.915%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.667     1.571    I2C_Test_i/I2Cmod_0/U0/sysclk
    SLICE_X4Y131         FDCE                                         r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDCE (Prop_fdce_C_Q)         0.141     1.712 r  I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg[8]/Q
                         net (fo=4, routed)           0.233     1.945    I2C_Test_i/I2Cmod_0/U0/FSM_onehot_state_reg_n_0_[8]
    SLICE_X4Y130         LUT5 (Prop_lut5_I2_O)        0.042     1.987 r  I2C_Test_i/I2Cmod_0/U0/SDA_INST_0/O
                         net (fo=9, routed)           0.453     2.440    SDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.280     3.720 r  SDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.720    SDA
    A16                                                               r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.390ns (55.409%)  route 1.118ns (44.591%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.662     1.566    I2C_Test_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y124         FDRE                                         r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDRE (Prop_fdre_C_Q)         0.164     1.730 r  I2C_Test_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.118     2.848    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.074 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.074    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 1.587ns (38.260%)  route 2.561ns (61.740%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.993     3.456    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X8Y130         LUT3 (Prop_lut3_I0_O)        0.124     3.580 r  I2C_Test_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.568     4.148    I2C_Test_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.604     4.969    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X9Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.988ns  (logic 1.613ns (40.442%)  route 2.375ns (59.558%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.993     3.456    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.150     3.606 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.383     3.988    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.604     4.969    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.613ns (44.735%)  route 1.993ns (55.265%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.993     3.456    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.150     3.606 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.000     3.606    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.604     4.969    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.456ns  (logic 1.463ns (42.334%)  route 1.993ns (57.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           1.993     3.456    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         1.604     4.969    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.231ns (21.372%)  route 0.850ns (78.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.850     1.081    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.911     2.061    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.274ns (24.515%)  route 0.844ns (75.485%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.844     1.075    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.043     1.118 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.000     1.118    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.911     2.061    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.274ns (22.142%)  route 0.963ns (77.858%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.844     1.075    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.043     1.118 r  I2C_Test_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.120     1.237    I2C_Test_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.911     2.061    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X8Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            I2C_Test_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.276ns (21.296%)  route 1.020ns (78.704%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           0.844     1.075    I2C_Test_i/Switchmod_0/U0/i_signal
    SLICE_X8Y130         LUT3 (Prop_lut3_I0_O)        0.045     1.120 r  I2C_Test_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.176     1.296    I2C_Test_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X9Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=210, routed)         0.911     2.061    I2C_Test_i/Switchmod_0/U0/sysclk
    SLICE_X9Y130         FDRE                                         r  I2C_Test_i/Switchmod_0/U0/State_reg/C





