{"vcs1":{"timestamp_begin":1730977825.429269348, "rt":1.71, "ut":0.52, "st":0.25}}
{"vcselab":{"timestamp_begin":1730977827.221583193, "rt":0.91, "ut":0.25, "st":0.18}}
{"link":{"timestamp_begin":1730977828.214129346, "rt":0.33, "ut":0.12, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730977824.831356398}
{"VCS_COMP_START_TIME": 1730977824.831356398}
{"VCS_COMP_END_TIME": 1730977835.682535548}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330404}}
{"stitch_vcselab": {"peak_mem": 231536}}
