{
  "nodes":
  [
    {
      "name":"conv2d1x1"
      , "id":1701196456
      , "type":"kernel"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":1
          , "type":"memtype"
          , "children":
          [
            {
              "name":"shift_reg"
              , "id":2
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl"
                          , "line":"28"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"512 bytes = (4 private copies) x (1 word per bank) x (128 bytes per word)"
                  , "Memory Usage":"64 MLABs"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"128 bytes"
                  , "Bank depth":"1 word"
                  , "Number of replicates":"1"
                  , "Number of private copies":"4"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Double-pumped"
                  , "Additional information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:</br>  Variable 'shift_reg' occupies memory words [0-0] and has 32 array elements per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 4 private copies were created to enable simultaneous execution of 4 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"device/v1.3/float8_SR.cl"
                          , "line":"24"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Running memory at 2x clock to support more concurrent ports"
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop."
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl"
                    , "line":28
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":3
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"64 MLABs"
                      , "Bank width":"128 bytes"
                      , "Bank depth":"1 word"
                      , "Implemented bank size":"512 bytes = (4 private copies) x (1 word) x (128 bytes per word)"
                      , "Number of active ports":"3"
                      , "Number of read ports":"1"
                      , "Number of write ports":"2"
                      , "Number of un-used ports":"1"
                      , "Additional information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:</br>  Variable 'shift_reg' occupies memory words [0-0] and has 32 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 4 private copies were created to enable simultaneous execution of 4 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"device/v1.3/float8_SR.cl"
                              , "line":"24"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl"
                        , "line":28
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4
                      , "padding":"0"
                      , "depth":"1"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes = (4 private copies) x (1 word) x (128 bytes per word)"
                          , "Memory Usage":"64 MLABs"
                          , "Number of physical ports":"4"
                          , "Number of read ports":"1"
                          , "Number of write ports":"2"
                          , "Number of un-used ports":"1"
                          , "Additional information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:</br>  Variable 'shift_reg' occupies memory words [0-0] and has 32 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 4 private copies were created to enable simultaneous execution of 4 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"device/v1.3/float8_SR.cl"
                                  , "line":"24"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl"
                            , "line":28
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":5
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":6
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":7
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":4
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"128 bytes"
                            , "Depth per copy (including padding)":"1 word"
                            , "Number of private copies":"4"
                            , "Additional information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:</br>  Variable 'shift_reg' occupies memory words [0-0] and has 32 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 4 private copies were created to enable simultaneous execution of 4 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"device/v1.3/float8_SR.cl"
                                    , "line":"24"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private-copy bits</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td></tr><tr><td>Private copy 3: </td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "name":"Load"
          , "id":1701443368
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"shift_reg"
              , "Start cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl"
                , "line":66
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1701478600
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"shift_reg"
              , "Start cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/float8_SR.cl"
                , "line":31
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1701429496
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"shift_reg"
              , "Start cycle":"1"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":5
      , "to":1701443368
    }
    , {
      "from":1701478600
      , "to":6
    }
    , {
      "from":1701429496
      , "to":7
    }
  ]
}
