{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1586808361839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1586808361849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 15:06:01 2020 " "Processing started: Mon Apr 13 15:06:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1586808361849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1586808361849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sum1bit -c sum1bit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sum1bit -c sum1bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1586808361849 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sum1bit_7_1200mv_85c_slow.vho G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/ simulation " "Generated file sum1bit_7_1200mv_85c_slow.vho in folder \"G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1586808363353 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sum1bit_7_1200mv_0c_slow.vho G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/ simulation " "Generated file sum1bit_7_1200mv_0c_slow.vho in folder \"G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1586808363410 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sum1bit_min_1200mv_0c_fast.vho G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/ simulation " "Generated file sum1bit_min_1200mv_0c_fast.vho in folder \"G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1586808363527 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sum1bit.vho G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/ simulation " "Generated file sum1bit.vho in folder \"G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1586808363577 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sum1bit_7_1200mv_85c_vhd_slow.sdo G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/ simulation " "Generated file sum1bit_7_1200mv_85c_vhd_slow.sdo in folder \"G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1586808363626 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sum1bit_7_1200mv_0c_vhd_slow.sdo G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/ simulation " "Generated file sum1bit_7_1200mv_0c_vhd_slow.sdo in folder \"G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1586808363670 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sum1bit_min_1200mv_0c_vhd_fast.sdo G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/ simulation " "Generated file sum1bit_min_1200mv_0c_vhd_fast.sdo in folder \"G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1586808363758 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "sum1bit_vhd.sdo G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/ simulation " "Generated file sum1bit_vhd.sdo in folder \"G:/My Drive/Academia/Cursos Dictados/Logica Digital/Material_VHDL_Clases/sum1bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1586808363798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1586808364819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 15:06:04 2020 " "Processing ended: Mon Apr 13 15:06:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1586808364819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1586808364819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1586808364819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1586808364819 ""}
