|Superscalar
clk => memory:mem_inst.clk
clk => Fetch:fetch_Component.clk
clk => Decode:Decode_comp.clk
rst => Fetch:fetch_Component.rst
rst => regFile:RF_component.rst
rst => Decode:Decode_comp.rst
data_loading => memory:mem_inst.mem_loading
data_loading => Fetch:fetch_Component.ins_loading
data_loading => Decode:Decode_comp.loading_mem
data_mem_address[0] => memory:mem_inst.loading_address[0]
data_mem_address[1] => memory:mem_inst.loading_address[1]
data_mem_address[2] => memory:mem_inst.loading_address[2]
data_mem_address[3] => memory:mem_inst.loading_address[3]
data_mem_address[4] => memory:mem_inst.loading_address[4]
data_mem_address[5] => memory:mem_inst.loading_address[5]
data[0] => memory:mem_inst.toInitLoad[0]
data[1] => memory:mem_inst.toInitLoad[1]
data[2] => memory:mem_inst.toInitLoad[2]
data[3] => memory:mem_inst.toInitLoad[3]
data[4] => memory:mem_inst.toInitLoad[4]
data[5] => memory:mem_inst.toInitLoad[5]
data[6] => memory:mem_inst.toInitLoad[6]
data[7] => memory:mem_inst.toInitLoad[7]
data[8] => memory:mem_inst.toInitLoad[8]
data[9] => memory:mem_inst.toInitLoad[9]
data[10] => memory:mem_inst.toInitLoad[10]
data[11] => memory:mem_inst.toInitLoad[11]
data[12] => memory:mem_inst.toInitLoad[12]
data[13] => memory:mem_inst.toInitLoad[13]
data[14] => memory:mem_inst.toInitLoad[14]
data[15] => memory:mem_inst.toInitLoad[15]


|Superscalar|memory:mem_inst
clk => ~NO_FANOUT~
address[0] => Add0.IN12
address[0] => ram.waddr_a[0].DATAA
address[0] => ram.RADDR
address[1] => Add0.IN11
address[1] => ram.waddr_a[1].DATAA
address[1] => ram.RADDR1
address[2] => Add0.IN10
address[2] => ram.waddr_a[2].DATAA
address[2] => ram.RADDR2
address[3] => Add0.IN9
address[3] => ram.waddr_a[3].DATAA
address[3] => ram.RADDR3
address[4] => Add0.IN8
address[4] => ram.waddr_a[4].DATAA
address[4] => ram.RADDR4
address[5] => Add0.IN7
address[5] => ram.waddr_a[5].DATAA
address[5] => ram.RADDR5
loading_address[0] => ram.waddr_a[0].DATAB
loading_address[1] => ram.waddr_a[1].DATAB
loading_address[2] => ram.waddr_a[2].DATAB
loading_address[3] => ram.waddr_a[3].DATAB
loading_address[4] => ram.waddr_a[4].DATAB
loading_address[5] => ram.waddr_a[5].DATAB
mem_loading => ram.we_a.OUTPUTSELECT
mem_loading => ram.waddr_a[5].OUTPUTSELECT
mem_loading => ram.waddr_a[4].OUTPUTSELECT
mem_loading => ram.waddr_a[3].OUTPUTSELECT
mem_loading => ram.waddr_a[2].OUTPUTSELECT
mem_loading => ram.waddr_a[1].OUTPUTSELECT
mem_loading => ram.waddr_a[0].OUTPUTSELECT
mem_loading => ram.data_a[15].OUTPUTSELECT
mem_loading => ram.data_a[14].OUTPUTSELECT
mem_loading => ram.data_a[13].OUTPUTSELECT
mem_loading => ram.data_a[12].OUTPUTSELECT
mem_loading => ram.data_a[11].OUTPUTSELECT
mem_loading => ram.data_a[10].OUTPUTSELECT
mem_loading => ram.data_a[9].OUTPUTSELECT
mem_loading => ram.data_a[8].OUTPUTSELECT
mem_loading => ram.data_a[7].OUTPUTSELECT
mem_loading => ram.data_a[6].OUTPUTSELECT
mem_loading => ram.data_a[5].OUTPUTSELECT
mem_loading => ram.data_a[4].OUTPUTSELECT
mem_loading => ram.data_a[3].OUTPUTSELECT
mem_loading => ram.data_a[2].OUTPUTSELECT
mem_loading => ram.data_a[1].OUTPUTSELECT
mem_loading => ram.data_a[0].OUTPUTSELECT
mem_loading => mem_out_1[15].IN0
mode => mem_out_1[15].IN1
mode => ram.we_a.DATAA
toStore[0] => ram.data_a[0].DATAA
toStore[1] => ram.data_a[1].DATAA
toStore[2] => ram.data_a[2].DATAA
toStore[3] => ram.data_a[3].DATAA
toStore[4] => ram.data_a[4].DATAA
toStore[5] => ram.data_a[5].DATAA
toStore[6] => ram.data_a[6].DATAA
toStore[7] => ram.data_a[7].DATAA
toStore[8] => ram.data_a[8].DATAA
toStore[9] => ram.data_a[9].DATAA
toStore[10] => ram.data_a[10].DATAA
toStore[11] => ram.data_a[11].DATAA
toStore[12] => ram.data_a[12].DATAA
toStore[13] => ram.data_a[13].DATAA
toStore[14] => ram.data_a[14].DATAA
toStore[15] => ram.data_a[15].DATAA
toInitLoad[0] => ram.data_a[0].DATAB
toInitLoad[1] => ram.data_a[1].DATAB
toInitLoad[2] => ram.data_a[2].DATAB
toInitLoad[3] => ram.data_a[3].DATAB
toInitLoad[4] => ram.data_a[4].DATAB
toInitLoad[5] => ram.data_a[5].DATAB
toInitLoad[6] => ram.data_a[6].DATAB
toInitLoad[7] => ram.data_a[7].DATAB
toInitLoad[8] => ram.data_a[8].DATAB
toInitLoad[9] => ram.data_a[9].DATAB
toInitLoad[10] => ram.data_a[10].DATAB
toInitLoad[11] => ram.data_a[11].DATAB
toInitLoad[12] => ram.data_a[12].DATAB
toInitLoad[13] => ram.data_a[13].DATAB
toInitLoad[14] => ram.data_a[14].DATAB
toInitLoad[15] => ram.data_a[15].DATAB
mem_out_1[0] <= mem_out_1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_1[1] <= mem_out_1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_1[2] <= mem_out_1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_1[3] <= mem_out_1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_1[4] <= mem_out_1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_1[5] <= mem_out_1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_1[6] <= mem_out_1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_1[7] <= mem_out_1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_1[8] <= mem_out_1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_1[9] <= mem_out_1[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_1[10] <= mem_out_1[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_1[11] <= mem_out_1[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_1[12] <= mem_out_1[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_1[13] <= mem_out_1[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_1[14] <= mem_out_1[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_1[15] <= mem_out_1[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[0] <= mem_out_2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[1] <= mem_out_2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[2] <= mem_out_2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[3] <= mem_out_2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[4] <= mem_out_2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[5] <= mem_out_2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[6] <= mem_out_2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[7] <= mem_out_2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[8] <= mem_out_2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[9] <= mem_out_2[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[10] <= mem_out_2[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[11] <= mem_out_2[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[12] <= mem_out_2[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[13] <= mem_out_2[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[14] <= mem_out_2[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem_out_2[15] <= mem_out_2[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|Fetch:fetch_Component
clk => ins_pc2[0]~reg0.CLK
clk => ins_pc2[1]~reg0.CLK
clk => ins_pc2[2]~reg0.CLK
clk => ins_pc2[3]~reg0.CLK
clk => ins_pc2[4]~reg0.CLK
clk => ins_pc2[5]~reg0.CLK
clk => ins_pc1[0]~reg0.CLK
clk => ins_pc1[1]~reg0.CLK
clk => ins_pc1[2]~reg0.CLK
clk => ins_pc1[3]~reg0.CLK
clk => ins_pc1[4]~reg0.CLK
clk => ins_pc1[5]~reg0.CLK
clk => mem_mode~reg0.CLK
clk => mem_address[0]~reg0.CLK
clk => mem_address[1]~reg0.CLK
clk => mem_address[2]~reg0.CLK
clk => mem_address[3]~reg0.CLK
clk => mem_address[4]~reg0.CLK
clk => mem_address[5]~reg0.CLK
clk => pipe_reg2[0]~reg0.CLK
clk => pipe_reg2[1]~reg0.CLK
clk => pipe_reg2[2]~reg0.CLK
clk => pipe_reg2[3]~reg0.CLK
clk => pipe_reg2[4]~reg0.CLK
clk => pipe_reg2[5]~reg0.CLK
clk => pipe_reg2[6]~reg0.CLK
clk => pipe_reg2[7]~reg0.CLK
clk => pipe_reg2[8]~reg0.CLK
clk => pipe_reg2[9]~reg0.CLK
clk => pipe_reg2[10]~reg0.CLK
clk => pipe_reg2[11]~reg0.CLK
clk => pipe_reg2[12]~reg0.CLK
clk => pipe_reg2[13]~reg0.CLK
clk => pipe_reg2[14]~reg0.CLK
clk => pipe_reg2[15]~reg0.CLK
clk => pipe_reg1[0]~reg0.CLK
clk => pipe_reg1[1]~reg0.CLK
clk => pipe_reg1[2]~reg0.CLK
clk => pipe_reg1[3]~reg0.CLK
clk => pipe_reg1[4]~reg0.CLK
clk => pipe_reg1[5]~reg0.CLK
clk => pipe_reg1[6]~reg0.CLK
clk => pipe_reg1[7]~reg0.CLK
clk => pipe_reg1[8]~reg0.CLK
clk => pipe_reg1[9]~reg0.CLK
clk => pipe_reg1[10]~reg0.CLK
clk => pipe_reg1[11]~reg0.CLK
clk => pipe_reg1[12]~reg0.CLK
clk => pipe_reg1[13]~reg0.CLK
clk => pipe_reg1[14]~reg0.CLK
clk => pipe_reg1[15]~reg0.CLK
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pc.OUTPUTSELECT
rst => pipe_reg2[0]~reg0.ENA
rst => pipe_reg2[1]~reg0.ENA
rst => pipe_reg2[2]~reg0.ENA
rst => pipe_reg2[3]~reg0.ENA
rst => pipe_reg2[4]~reg0.ENA
rst => pipe_reg2[5]~reg0.ENA
rst => pipe_reg2[6]~reg0.ENA
rst => pipe_reg2[7]~reg0.ENA
rst => pipe_reg2[8]~reg0.ENA
rst => pipe_reg2[9]~reg0.ENA
rst => pipe_reg2[10]~reg0.ENA
rst => pipe_reg2[11]~reg0.ENA
rst => pipe_reg2[12]~reg0.ENA
rst => pipe_reg2[13]~reg0.ENA
rst => pipe_reg2[14]~reg0.ENA
rst => pipe_reg2[15]~reg0.ENA
rst => pipe_reg1[0]~reg0.ENA
rst => pipe_reg1[1]~reg0.ENA
rst => pipe_reg1[2]~reg0.ENA
rst => pipe_reg1[3]~reg0.ENA
rst => pipe_reg1[4]~reg0.ENA
rst => pipe_reg1[5]~reg0.ENA
rst => pipe_reg1[6]~reg0.ENA
rst => pipe_reg1[7]~reg0.ENA
rst => pipe_reg1[8]~reg0.ENA
rst => pipe_reg1[9]~reg0.ENA
rst => pipe_reg1[10]~reg0.ENA
rst => pipe_reg1[11]~reg0.ENA
rst => pipe_reg1[12]~reg0.ENA
rst => pipe_reg1[13]~reg0.ENA
rst => pipe_reg1[14]~reg0.ENA
rst => pipe_reg1[15]~reg0.ENA
if_freeze => pc.OUTPUTSELECT
if_freeze => pc.OUTPUTSELECT
if_freeze => pc.OUTPUTSELECT
if_freeze => pc.OUTPUTSELECT
if_freeze => pc.OUTPUTSELECT
if_freeze => pc.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg1.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => pipe_reg2.OUTPUTSELECT
if_freeze => ins_pc2[0]~reg0.ENA
if_freeze => ins_pc2[1]~reg0.ENA
if_freeze => ins_pc2[2]~reg0.ENA
if_freeze => ins_pc2[3]~reg0.ENA
if_freeze => ins_pc2[4]~reg0.ENA
if_freeze => ins_pc2[5]~reg0.ENA
if_freeze => ins_pc1[0]~reg0.ENA
if_freeze => ins_pc1[1]~reg0.ENA
if_freeze => ins_pc1[2]~reg0.ENA
if_freeze => ins_pc1[3]~reg0.ENA
if_freeze => ins_pc1[4]~reg0.ENA
if_freeze => ins_pc1[5]~reg0.ENA
if_freeze => mem_mode~reg0.ENA
if_freeze => mem_address[0]~reg0.ENA
if_freeze => mem_address[1]~reg0.ENA
if_freeze => mem_address[2]~reg0.ENA
if_freeze => mem_address[3]~reg0.ENA
if_freeze => mem_address[4]~reg0.ENA
if_freeze => mem_address[5]~reg0.ENA
pc_overwrite => pc.OUTPUTSELECT
pc_overwrite => pc.OUTPUTSELECT
pc_overwrite => pc.OUTPUTSELECT
pc_overwrite => pc.OUTPUTSELECT
pc_overwrite => pc.OUTPUTSELECT
pc_overwrite => pc.OUTPUTSELECT
pc_overwrite => pc.OUTPUTSELECT
pc_overwrite => pc.OUTPUTSELECT
pc_overwrite => pc.OUTPUTSELECT
pc_overwrite => pc.OUTPUTSELECT
pc_overwrite => pc.OUTPUTSELECT
pc_overwrite => pc.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg1.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => pipe_reg2.OUTPUTSELECT
pc_overwrite => mem_address.OUTPUTSELECT
pc_overwrite => mem_address.OUTPUTSELECT
pc_overwrite => mem_address.OUTPUTSELECT
pc_overwrite => mem_address.OUTPUTSELECT
pc_overwrite => mem_address.OUTPUTSELECT
pc_overwrite => mem_address.OUTPUTSELECT
pc_overwrite => mem_mode.OUTPUTSELECT
pc_overwrite => ins_pc1.OUTPUTSELECT
pc_overwrite => ins_pc1.OUTPUTSELECT
pc_overwrite => ins_pc1.OUTPUTSELECT
pc_overwrite => ins_pc1.OUTPUTSELECT
pc_overwrite => ins_pc1.OUTPUTSELECT
pc_overwrite => ins_pc1.OUTPUTSELECT
pc_overwrite => ins_pc2.OUTPUTSELECT
pc_overwrite => ins_pc2.OUTPUTSELECT
pc_overwrite => ins_pc2.OUTPUTSELECT
pc_overwrite => ins_pc2.OUTPUTSELECT
pc_overwrite => ins_pc2.OUTPUTSELECT
pc_overwrite => ins_pc2.OUTPUTSELECT
ins_loading => pc.OUTPUTSELECT
ins_loading => pc.OUTPUTSELECT
ins_loading => pc.OUTPUTSELECT
ins_loading => pc.OUTPUTSELECT
ins_loading => pc.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg1.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => pipe_reg2.OUTPUTSELECT
ins_loading => mem_address.OUTPUTSELECT
ins_loading => mem_address.OUTPUTSELECT
ins_loading => mem_address.OUTPUTSELECT
ins_loading => mem_address.OUTPUTSELECT
ins_loading => mem_address.OUTPUTSELECT
ins_loading => mem_address.OUTPUTSELECT
ins_loading => mem_mode.OUTPUTSELECT
ins_loading => ins_pc1.OUTPUTSELECT
ins_loading => ins_pc1.OUTPUTSELECT
ins_loading => ins_pc1.OUTPUTSELECT
ins_loading => ins_pc1.OUTPUTSELECT
ins_loading => ins_pc1.OUTPUTSELECT
ins_loading => ins_pc1.OUTPUTSELECT
ins_loading => ins_pc2.OUTPUTSELECT
ins_loading => ins_pc2.OUTPUTSELECT
ins_loading => ins_pc2.OUTPUTSELECT
ins_loading => ins_pc2.OUTPUTSELECT
ins_loading => ins_pc2.OUTPUTSELECT
ins_loading => ins_pc2.OUTPUTSELECT
pc_inp[0] => pc.DATAB
pc_inp[1] => pc.DATAB
pc_inp[2] => pc.DATAB
pc_inp[3] => pc.DATAB
pc_inp[4] => pc.DATAB
pc_inp[5] => pc.DATAB
ins_mem_out1[0] => pipe_reg1.DATAB
ins_mem_out1[1] => pipe_reg1.DATAB
ins_mem_out1[2] => pipe_reg1.DATAB
ins_mem_out1[3] => pipe_reg1.DATAB
ins_mem_out1[4] => pipe_reg1.DATAB
ins_mem_out1[5] => pipe_reg1.DATAB
ins_mem_out1[6] => pipe_reg1.DATAB
ins_mem_out1[7] => pipe_reg1.DATAB
ins_mem_out1[8] => pipe_reg1.DATAB
ins_mem_out1[9] => pipe_reg1.DATAB
ins_mem_out1[10] => pipe_reg1.DATAB
ins_mem_out1[11] => pipe_reg1.DATAB
ins_mem_out1[12] => pipe_reg1.DATAB
ins_mem_out1[13] => pipe_reg1.DATAB
ins_mem_out1[14] => pipe_reg1.DATAB
ins_mem_out1[15] => pipe_reg1.DATAB
ins_mem_out2[0] => pipe_reg2.DATAB
ins_mem_out2[1] => pipe_reg2.DATAB
ins_mem_out2[2] => pipe_reg2.DATAB
ins_mem_out2[3] => pipe_reg2.DATAB
ins_mem_out2[4] => pipe_reg2.DATAB
ins_mem_out2[5] => pipe_reg2.DATAB
ins_mem_out2[6] => pipe_reg2.DATAB
ins_mem_out2[7] => pipe_reg2.DATAB
ins_mem_out2[8] => pipe_reg2.DATAB
ins_mem_out2[9] => pipe_reg2.DATAB
ins_mem_out2[10] => pipe_reg2.DATAB
ins_mem_out2[11] => pipe_reg2.DATAB
ins_mem_out2[12] => pipe_reg2.DATAB
ins_mem_out2[13] => pipe_reg2.DATAB
ins_mem_out2[14] => pipe_reg2.DATAB
ins_mem_out2[15] => pipe_reg2.DATAB
mem_address[0] <= mem_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= mem_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= mem_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= mem_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= mem_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= mem_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[0] <= pipe_reg1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[1] <= pipe_reg1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[2] <= pipe_reg1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[3] <= pipe_reg1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[4] <= pipe_reg1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[5] <= pipe_reg1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[6] <= pipe_reg1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[7] <= pipe_reg1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[8] <= pipe_reg1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[9] <= pipe_reg1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[10] <= pipe_reg1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[11] <= pipe_reg1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[12] <= pipe_reg1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[13] <= pipe_reg1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[14] <= pipe_reg1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg1[15] <= pipe_reg1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[0] <= pipe_reg2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[1] <= pipe_reg2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[2] <= pipe_reg2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[3] <= pipe_reg2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[4] <= pipe_reg2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[5] <= pipe_reg2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[6] <= pipe_reg2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[7] <= pipe_reg2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[8] <= pipe_reg2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[9] <= pipe_reg2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[10] <= pipe_reg2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[11] <= pipe_reg2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[12] <= pipe_reg2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[13] <= pipe_reg2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[14] <= pipe_reg2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipe_reg2[15] <= pipe_reg2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_pc1[0] <= ins_pc1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_pc1[1] <= ins_pc1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_pc1[2] <= ins_pc1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_pc1[3] <= ins_pc1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_pc1[4] <= ins_pc1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_pc1[5] <= ins_pc1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_pc2[0] <= ins_pc2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_pc2[1] <= ins_pc2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_pc2[2] <= ins_pc2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_pc2[3] <= ins_pc2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_pc2[4] <= ins_pc2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ins_pc2[5] <= ins_pc2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_mode <= mem_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component
rst => reg:make_regs:0:R.rst
rst => reg:make_regs:1:R.rst
rst => reg:make_regs:2:R.rst
rst => reg:make_regs:3:R.rst
rst => reg:make_regs:4:R.rst
rst => reg:make_regs:5:R.rst
rst => reg:make_regs:6:R.rst
rst => reg:make_regs:7:R.rst
rst => reg:make_regs:8:R.rst
rst => reg:make_regs:9:R.rst
rst => reg:make_regs:10:R.rst
rst => reg:make_regs:11:R.rst
rst => reg:make_regs:12:R.rst
rst => reg:make_regs:13:R.rst
rst => reg:make_regs:14:R.rst
rst => reg:make_regs:15:R.rst
rst => reg:make_regs:16:R.rst
rst => reg:make_regs:17:R.rst
rst => reg:make_regs:18:R.rst
rst => reg:make_regs:19:R.rst
rst => reg:make_regs:20:R.rst
rst => reg:make_regs:21:R.rst
rst => reg:make_regs:22:R.rst
rst => reg:make_regs:23:R.rst
rst => reg:make_regs:24:R.rst
rst => reg:make_regs:25:R.rst
rst => reg:make_regs:26:R.rst
rst => reg:make_regs:27:R.rst
rst => reg:make_regs:28:R.rst
rst => reg:make_regs:29:R.rst
rst => reg:make_regs:30:R.rst
rst => reg:make_regs:31:R.rst
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write1.OUTPUTSELECT
write_regFile => write_reg[31].DATAB
write_regFile => reg_val_1[15].IN0
write_regFile => reg_val_1[15].DATAB
reg_num[0] => Decoder0.IN4
reg_num[0] => Decoder1.IN4
reg_num[0] => Mux64.IN12
reg_num[0] => Mux65.IN12
reg_num[0] => Mux66.IN12
reg_num[0] => reg_map[21][1].DATAIN
reg_num[0] => reg_map[22][1].DATAIN
reg_num[0] => reg_map[23][1].DATAIN
reg_num[0] => reg_map[20][1].DATAIN
reg_num[0] => reg_map[19][1].DATAIN
reg_num[0] => reg_map[18][1].DATAIN
reg_num[0] => reg_map[17][1].DATAIN
reg_num[0] => reg_map[16][1].DATAIN
reg_num[0] => reg_map[15][1].DATAIN
reg_num[0] => reg_map[14][1].DATAIN
reg_num[0] => reg_map[13][1].DATAIN
reg_num[0] => reg_map[12][1].DATAIN
reg_num[0] => reg_map[11][1].DATAIN
reg_num[0] => reg_map[10][1].DATAIN
reg_num[0] => reg_map[9][1].DATAIN
reg_num[0] => reg_map[8][1].DATAIN
reg_num[0] => reg_map[7][1].DATAIN
reg_num[0] => reg_map[6][1].DATAIN
reg_num[0] => reg_map[5][1].DATAIN
reg_num[0] => reg_map[4][1].DATAIN
reg_num[0] => reg_map[3][1].DATAIN
reg_num[0] => reg_map[2][1].DATAIN
reg_num[0] => reg_map[1][1].DATAIN
reg_num[0] => reg_map[0][1].DATAIN
reg_num[1] => Decoder0.IN3
reg_num[1] => Decoder1.IN3
reg_num[1] => Mux64.IN11
reg_num[1] => Mux65.IN11
reg_num[1] => Mux66.IN11
reg_num[1] => reg_map[21][2].DATAIN
reg_num[1] => reg_map[22][2].DATAIN
reg_num[1] => reg_map[23][2].DATAIN
reg_num[1] => reg_map[20][2].DATAIN
reg_num[1] => reg_map[19][2].DATAIN
reg_num[1] => reg_map[18][2].DATAIN
reg_num[1] => reg_map[17][2].DATAIN
reg_num[1] => reg_map[16][2].DATAIN
reg_num[1] => reg_map[15][2].DATAIN
reg_num[1] => reg_map[14][2].DATAIN
reg_num[1] => reg_map[13][2].DATAIN
reg_num[1] => reg_map[12][2].DATAIN
reg_num[1] => reg_map[11][2].DATAIN
reg_num[1] => reg_map[10][2].DATAIN
reg_num[1] => reg_map[9][2].DATAIN
reg_num[1] => reg_map[8][2].DATAIN
reg_num[1] => reg_map[7][2].DATAIN
reg_num[1] => reg_map[6][2].DATAIN
reg_num[1] => reg_map[5][2].DATAIN
reg_num[1] => reg_map[4][2].DATAIN
reg_num[1] => reg_map[3][2].DATAIN
reg_num[1] => reg_map[2][2].DATAIN
reg_num[1] => reg_map[1][2].DATAIN
reg_num[1] => reg_map[0][2].DATAIN
reg_num[2] => Decoder0.IN2
reg_num[2] => Decoder1.IN2
reg_num[2] => Mux64.IN10
reg_num[2] => Mux65.IN10
reg_num[2] => Mux66.IN10
reg_num[2] => reg_map[22][3].DATAIN
reg_num[2] => reg_map[23][3].DATAIN
reg_num[2] => reg_map[21][3].DATAIN
reg_num[2] => reg_map[20][3].DATAIN
reg_num[2] => reg_map[19][3].DATAIN
reg_num[2] => reg_map[18][3].DATAIN
reg_num[2] => reg_map[17][3].DATAIN
reg_num[2] => reg_map[16][3].DATAIN
reg_num[2] => reg_map[15][3].DATAIN
reg_num[2] => reg_map[14][3].DATAIN
reg_num[2] => reg_map[13][3].DATAIN
reg_num[2] => reg_map[12][3].DATAIN
reg_num[2] => reg_map[11][3].DATAIN
reg_num[2] => reg_map[10][3].DATAIN
reg_num[2] => reg_map[9][3].DATAIN
reg_num[2] => reg_map[8][3].DATAIN
reg_num[2] => reg_map[7][3].DATAIN
reg_num[2] => reg_map[6][3].DATAIN
reg_num[2] => reg_map[5][3].DATAIN
reg_num[2] => reg_map[4][3].DATAIN
reg_num[2] => reg_map[3][3].DATAIN
reg_num[2] => reg_map[2][3].DATAIN
reg_num[2] => reg_map[1][3].DATAIN
reg_num[2] => reg_map[0][3].DATAIN
reg_num[3] => Decoder0.IN1
reg_num[3] => Add0.IN58
reg_num[3] => reg_map[22][4].DATAIN
reg_num[3] => reg_map[23][4].DATAIN
reg_num[3] => reg_map[21][4].DATAIN
reg_num[3] => reg_map[20][4].DATAIN
reg_num[3] => reg_map[19][4].DATAIN
reg_num[3] => reg_map[18][4].DATAIN
reg_num[3] => reg_map[17][4].DATAIN
reg_num[3] => reg_map[16][4].DATAIN
reg_num[3] => reg_map[15][4].DATAIN
reg_num[3] => reg_map[14][4].DATAIN
reg_num[3] => reg_map[13][4].DATAIN
reg_num[3] => reg_map[12][4].DATAIN
reg_num[3] => reg_map[11][4].DATAIN
reg_num[3] => reg_map[10][4].DATAIN
reg_num[3] => reg_map[9][4].DATAIN
reg_num[3] => reg_map[8][4].DATAIN
reg_num[3] => reg_map[7][4].DATAIN
reg_num[3] => reg_map[6][4].DATAIN
reg_num[3] => reg_map[5][4].DATAIN
reg_num[3] => reg_map[4][4].DATAIN
reg_num[3] => reg_map[3][4].DATAIN
reg_num[3] => reg_map[2][4].DATAIN
reg_num[3] => reg_map[1][4].DATAIN
reg_num[3] => reg_map[0][4].DATAIN
reg_num[4] => Decoder0.IN0
reg_num[4] => Add0.IN57
reg_num[4] => reg_map[22][5].DATAIN
reg_num[4] => reg_map[23][5].DATAIN
reg_num[4] => reg_map[21][5].DATAIN
reg_num[4] => reg_map[20][5].DATAIN
reg_num[4] => reg_map[19][5].DATAIN
reg_num[4] => reg_map[18][5].DATAIN
reg_num[4] => reg_map[17][5].DATAIN
reg_num[4] => reg_map[16][5].DATAIN
reg_num[4] => reg_map[15][5].DATAIN
reg_num[4] => reg_map[14][5].DATAIN
reg_num[4] => reg_map[13][5].DATAIN
reg_num[4] => reg_map[12][5].DATAIN
reg_num[4] => reg_map[11][5].DATAIN
reg_num[4] => reg_map[10][5].DATAIN
reg_num[4] => reg_map[9][5].DATAIN
reg_num[4] => reg_map[8][5].DATAIN
reg_num[4] => reg_map[7][5].DATAIN
reg_num[4] => reg_map[6][5].DATAIN
reg_num[4] => reg_map[5][5].DATAIN
reg_num[4] => reg_map[4][5].DATAIN
reg_num[4] => reg_map[3][5].DATAIN
reg_num[4] => reg_map[2][5].DATAIN
reg_num[4] => reg_map[1][5].DATAIN
reg_num[4] => reg_map[0][5].DATAIN
reg_num[5] => Add0.IN56
reg_num[6] => Add0.IN55
reg_num[7] => Add0.IN54
reg_num[8] => Add0.IN53
reg_num[9] => Add0.IN52
reg_num[10] => Add0.IN51
reg_num[11] => Add0.IN50
reg_num[12] => Add0.IN49
reg_num[13] => Add0.IN48
reg_num[14] => Add0.IN47
reg_num[15] => Add0.IN46
reg_num[16] => Add0.IN45
reg_num[17] => Add0.IN44
reg_num[18] => Add0.IN43
reg_num[19] => Add0.IN42
reg_num[20] => Add0.IN41
reg_num[21] => Add0.IN40
reg_num[22] => Add0.IN39
reg_num[23] => Add0.IN38
reg_num[24] => Add0.IN37
reg_num[25] => Add0.IN36
reg_num[26] => Add0.IN35
reg_num[27] => Add0.IN34
reg_num[28] => Add0.IN33
reg_num[29] => Add0.IN32
reg_num[30] => Add0.IN31
reg_num[31] => Add0.IN30
read_1[0] => Mux0.IN4
read_1[0] => Mux1.IN4
read_1[0] => Mux2.IN4
read_1[0] => Mux3.IN4
read_1[0] => Mux4.IN4
read_1[0] => Mux5.IN4
read_1[0] => Mux6.IN4
read_1[0] => Mux7.IN4
read_1[0] => Mux8.IN4
read_1[0] => Mux9.IN4
read_1[0] => Mux10.IN4
read_1[0] => Mux11.IN4
read_1[0] => Mux12.IN4
read_1[0] => Mux13.IN4
read_1[0] => Mux14.IN4
read_1[0] => Mux15.IN4
read_1[1] => Mux0.IN3
read_1[1] => Mux1.IN3
read_1[1] => Mux2.IN3
read_1[1] => Mux3.IN3
read_1[1] => Mux4.IN3
read_1[1] => Mux5.IN3
read_1[1] => Mux6.IN3
read_1[1] => Mux7.IN3
read_1[1] => Mux8.IN3
read_1[1] => Mux9.IN3
read_1[1] => Mux10.IN3
read_1[1] => Mux11.IN3
read_1[1] => Mux12.IN3
read_1[1] => Mux13.IN3
read_1[1] => Mux14.IN3
read_1[1] => Mux15.IN3
read_1[2] => Mux0.IN2
read_1[2] => Mux1.IN2
read_1[2] => Mux2.IN2
read_1[2] => Mux3.IN2
read_1[2] => Mux4.IN2
read_1[2] => Mux5.IN2
read_1[2] => Mux6.IN2
read_1[2] => Mux7.IN2
read_1[2] => Mux8.IN2
read_1[2] => Mux9.IN2
read_1[2] => Mux10.IN2
read_1[2] => Mux11.IN2
read_1[2] => Mux12.IN2
read_1[2] => Mux13.IN2
read_1[2] => Mux14.IN2
read_1[2] => Mux15.IN2
read_1[3] => Mux0.IN1
read_1[3] => Mux1.IN1
read_1[3] => Mux2.IN1
read_1[3] => Mux3.IN1
read_1[3] => Mux4.IN1
read_1[3] => Mux5.IN1
read_1[3] => Mux6.IN1
read_1[3] => Mux7.IN1
read_1[3] => Mux8.IN1
read_1[3] => Mux9.IN1
read_1[3] => Mux10.IN1
read_1[3] => Mux11.IN1
read_1[3] => Mux12.IN1
read_1[3] => Mux13.IN1
read_1[3] => Mux14.IN1
read_1[3] => Mux15.IN1
read_1[4] => Mux0.IN0
read_1[4] => Mux1.IN0
read_1[4] => Mux2.IN0
read_1[4] => Mux3.IN0
read_1[4] => Mux4.IN0
read_1[4] => Mux5.IN0
read_1[4] => Mux6.IN0
read_1[4] => Mux7.IN0
read_1[4] => Mux8.IN0
read_1[4] => Mux9.IN0
read_1[4] => Mux10.IN0
read_1[4] => Mux11.IN0
read_1[4] => Mux12.IN0
read_1[4] => Mux13.IN0
read_1[4] => Mux14.IN0
read_1[4] => Mux15.IN0
read_1[5] => ~NO_FANOUT~
read_1[6] => ~NO_FANOUT~
read_1[7] => ~NO_FANOUT~
read_1[8] => ~NO_FANOUT~
read_1[9] => ~NO_FANOUT~
read_1[10] => ~NO_FANOUT~
read_1[11] => ~NO_FANOUT~
read_1[12] => ~NO_FANOUT~
read_1[13] => ~NO_FANOUT~
read_1[14] => ~NO_FANOUT~
read_1[15] => ~NO_FANOUT~
read_1[16] => ~NO_FANOUT~
read_1[17] => ~NO_FANOUT~
read_1[18] => ~NO_FANOUT~
read_1[19] => ~NO_FANOUT~
read_1[20] => ~NO_FANOUT~
read_1[21] => ~NO_FANOUT~
read_1[22] => ~NO_FANOUT~
read_1[23] => ~NO_FANOUT~
read_1[24] => ~NO_FANOUT~
read_1[25] => ~NO_FANOUT~
read_1[26] => ~NO_FANOUT~
read_1[27] => ~NO_FANOUT~
read_1[28] => ~NO_FANOUT~
read_1[29] => ~NO_FANOUT~
read_1[30] => ~NO_FANOUT~
read_1[31] => ~NO_FANOUT~
read_2[0] => Mux16.IN4
read_2[0] => Mux17.IN4
read_2[0] => Mux18.IN4
read_2[0] => Mux19.IN4
read_2[0] => Mux20.IN4
read_2[0] => Mux21.IN4
read_2[0] => Mux22.IN4
read_2[0] => Mux23.IN4
read_2[0] => Mux24.IN4
read_2[0] => Mux25.IN4
read_2[0] => Mux26.IN4
read_2[0] => Mux27.IN4
read_2[0] => Mux28.IN4
read_2[0] => Mux29.IN4
read_2[0] => Mux30.IN4
read_2[0] => Mux31.IN4
read_2[1] => Mux16.IN3
read_2[1] => Mux17.IN3
read_2[1] => Mux18.IN3
read_2[1] => Mux19.IN3
read_2[1] => Mux20.IN3
read_2[1] => Mux21.IN3
read_2[1] => Mux22.IN3
read_2[1] => Mux23.IN3
read_2[1] => Mux24.IN3
read_2[1] => Mux25.IN3
read_2[1] => Mux26.IN3
read_2[1] => Mux27.IN3
read_2[1] => Mux28.IN3
read_2[1] => Mux29.IN3
read_2[1] => Mux30.IN3
read_2[1] => Mux31.IN3
read_2[2] => Mux16.IN2
read_2[2] => Mux17.IN2
read_2[2] => Mux18.IN2
read_2[2] => Mux19.IN2
read_2[2] => Mux20.IN2
read_2[2] => Mux21.IN2
read_2[2] => Mux22.IN2
read_2[2] => Mux23.IN2
read_2[2] => Mux24.IN2
read_2[2] => Mux25.IN2
read_2[2] => Mux26.IN2
read_2[2] => Mux27.IN2
read_2[2] => Mux28.IN2
read_2[2] => Mux29.IN2
read_2[2] => Mux30.IN2
read_2[2] => Mux31.IN2
read_2[3] => Mux16.IN1
read_2[3] => Mux17.IN1
read_2[3] => Mux18.IN1
read_2[3] => Mux19.IN1
read_2[3] => Mux20.IN1
read_2[3] => Mux21.IN1
read_2[3] => Mux22.IN1
read_2[3] => Mux23.IN1
read_2[3] => Mux24.IN1
read_2[3] => Mux25.IN1
read_2[3] => Mux26.IN1
read_2[3] => Mux27.IN1
read_2[3] => Mux28.IN1
read_2[3] => Mux29.IN1
read_2[3] => Mux30.IN1
read_2[3] => Mux31.IN1
read_2[4] => Mux16.IN0
read_2[4] => Mux17.IN0
read_2[4] => Mux18.IN0
read_2[4] => Mux19.IN0
read_2[4] => Mux20.IN0
read_2[4] => Mux21.IN0
read_2[4] => Mux22.IN0
read_2[4] => Mux23.IN0
read_2[4] => Mux24.IN0
read_2[4] => Mux25.IN0
read_2[4] => Mux26.IN0
read_2[4] => Mux27.IN0
read_2[4] => Mux28.IN0
read_2[4] => Mux29.IN0
read_2[4] => Mux30.IN0
read_2[4] => Mux31.IN0
read_2[5] => ~NO_FANOUT~
read_2[6] => ~NO_FANOUT~
read_2[7] => ~NO_FANOUT~
read_2[8] => ~NO_FANOUT~
read_2[9] => ~NO_FANOUT~
read_2[10] => ~NO_FANOUT~
read_2[11] => ~NO_FANOUT~
read_2[12] => ~NO_FANOUT~
read_2[13] => ~NO_FANOUT~
read_2[14] => ~NO_FANOUT~
read_2[15] => ~NO_FANOUT~
read_2[16] => ~NO_FANOUT~
read_2[17] => ~NO_FANOUT~
read_2[18] => ~NO_FANOUT~
read_2[19] => ~NO_FANOUT~
read_2[20] => ~NO_FANOUT~
read_2[21] => ~NO_FANOUT~
read_2[22] => ~NO_FANOUT~
read_2[23] => ~NO_FANOUT~
read_2[24] => ~NO_FANOUT~
read_2[25] => ~NO_FANOUT~
read_2[26] => ~NO_FANOUT~
read_2[27] => ~NO_FANOUT~
read_2[28] => ~NO_FANOUT~
read_2[29] => ~NO_FANOUT~
read_2[30] => ~NO_FANOUT~
read_2[31] => ~NO_FANOUT~
read_3[0] => Mux32.IN4
read_3[0] => Mux33.IN4
read_3[0] => Mux34.IN4
read_3[0] => Mux35.IN4
read_3[0] => Mux36.IN4
read_3[0] => Mux37.IN4
read_3[0] => Mux38.IN4
read_3[0] => Mux39.IN4
read_3[0] => Mux40.IN4
read_3[0] => Mux41.IN4
read_3[0] => Mux42.IN4
read_3[0] => Mux43.IN4
read_3[0] => Mux44.IN4
read_3[0] => Mux45.IN4
read_3[0] => Mux46.IN4
read_3[0] => Mux47.IN4
read_3[1] => Mux32.IN3
read_3[1] => Mux33.IN3
read_3[1] => Mux34.IN3
read_3[1] => Mux35.IN3
read_3[1] => Mux36.IN3
read_3[1] => Mux37.IN3
read_3[1] => Mux38.IN3
read_3[1] => Mux39.IN3
read_3[1] => Mux40.IN3
read_3[1] => Mux41.IN3
read_3[1] => Mux42.IN3
read_3[1] => Mux43.IN3
read_3[1] => Mux44.IN3
read_3[1] => Mux45.IN3
read_3[1] => Mux46.IN3
read_3[1] => Mux47.IN3
read_3[2] => Mux32.IN2
read_3[2] => Mux33.IN2
read_3[2] => Mux34.IN2
read_3[2] => Mux35.IN2
read_3[2] => Mux36.IN2
read_3[2] => Mux37.IN2
read_3[2] => Mux38.IN2
read_3[2] => Mux39.IN2
read_3[2] => Mux40.IN2
read_3[2] => Mux41.IN2
read_3[2] => Mux42.IN2
read_3[2] => Mux43.IN2
read_3[2] => Mux44.IN2
read_3[2] => Mux45.IN2
read_3[2] => Mux46.IN2
read_3[2] => Mux47.IN2
read_3[3] => Mux32.IN1
read_3[3] => Mux33.IN1
read_3[3] => Mux34.IN1
read_3[3] => Mux35.IN1
read_3[3] => Mux36.IN1
read_3[3] => Mux37.IN1
read_3[3] => Mux38.IN1
read_3[3] => Mux39.IN1
read_3[3] => Mux40.IN1
read_3[3] => Mux41.IN1
read_3[3] => Mux42.IN1
read_3[3] => Mux43.IN1
read_3[3] => Mux44.IN1
read_3[3] => Mux45.IN1
read_3[3] => Mux46.IN1
read_3[3] => Mux47.IN1
read_3[4] => Mux32.IN0
read_3[4] => Mux33.IN0
read_3[4] => Mux34.IN0
read_3[4] => Mux35.IN0
read_3[4] => Mux36.IN0
read_3[4] => Mux37.IN0
read_3[4] => Mux38.IN0
read_3[4] => Mux39.IN0
read_3[4] => Mux40.IN0
read_3[4] => Mux41.IN0
read_3[4] => Mux42.IN0
read_3[4] => Mux43.IN0
read_3[4] => Mux44.IN0
read_3[4] => Mux45.IN0
read_3[4] => Mux46.IN0
read_3[4] => Mux47.IN0
read_3[5] => ~NO_FANOUT~
read_3[6] => ~NO_FANOUT~
read_3[7] => ~NO_FANOUT~
read_3[8] => ~NO_FANOUT~
read_3[9] => ~NO_FANOUT~
read_3[10] => ~NO_FANOUT~
read_3[11] => ~NO_FANOUT~
read_3[12] => ~NO_FANOUT~
read_3[13] => ~NO_FANOUT~
read_3[14] => ~NO_FANOUT~
read_3[15] => ~NO_FANOUT~
read_3[16] => ~NO_FANOUT~
read_3[17] => ~NO_FANOUT~
read_3[18] => ~NO_FANOUT~
read_3[19] => ~NO_FANOUT~
read_3[20] => ~NO_FANOUT~
read_3[21] => ~NO_FANOUT~
read_3[22] => ~NO_FANOUT~
read_3[23] => ~NO_FANOUT~
read_3[24] => ~NO_FANOUT~
read_3[25] => ~NO_FANOUT~
read_3[26] => ~NO_FANOUT~
read_3[27] => ~NO_FANOUT~
read_3[28] => ~NO_FANOUT~
read_3[29] => ~NO_FANOUT~
read_3[30] => ~NO_FANOUT~
read_3[31] => ~NO_FANOUT~
read_4[0] => Mux48.IN4
read_4[0] => Mux49.IN4
read_4[0] => Mux50.IN4
read_4[0] => Mux51.IN4
read_4[0] => Mux52.IN4
read_4[0] => Mux53.IN4
read_4[0] => Mux54.IN4
read_4[0] => Mux55.IN4
read_4[0] => Mux56.IN4
read_4[0] => Mux57.IN4
read_4[0] => Mux58.IN4
read_4[0] => Mux59.IN4
read_4[0] => Mux60.IN4
read_4[0] => Mux61.IN4
read_4[0] => Mux62.IN4
read_4[0] => Mux63.IN4
read_4[1] => Mux48.IN3
read_4[1] => Mux49.IN3
read_4[1] => Mux50.IN3
read_4[1] => Mux51.IN3
read_4[1] => Mux52.IN3
read_4[1] => Mux53.IN3
read_4[1] => Mux54.IN3
read_4[1] => Mux55.IN3
read_4[1] => Mux56.IN3
read_4[1] => Mux57.IN3
read_4[1] => Mux58.IN3
read_4[1] => Mux59.IN3
read_4[1] => Mux60.IN3
read_4[1] => Mux61.IN3
read_4[1] => Mux62.IN3
read_4[1] => Mux63.IN3
read_4[2] => Mux48.IN2
read_4[2] => Mux49.IN2
read_4[2] => Mux50.IN2
read_4[2] => Mux51.IN2
read_4[2] => Mux52.IN2
read_4[2] => Mux53.IN2
read_4[2] => Mux54.IN2
read_4[2] => Mux55.IN2
read_4[2] => Mux56.IN2
read_4[2] => Mux57.IN2
read_4[2] => Mux58.IN2
read_4[2] => Mux59.IN2
read_4[2] => Mux60.IN2
read_4[2] => Mux61.IN2
read_4[2] => Mux62.IN2
read_4[2] => Mux63.IN2
read_4[3] => Mux48.IN1
read_4[3] => Mux49.IN1
read_4[3] => Mux50.IN1
read_4[3] => Mux51.IN1
read_4[3] => Mux52.IN1
read_4[3] => Mux53.IN1
read_4[3] => Mux54.IN1
read_4[3] => Mux55.IN1
read_4[3] => Mux56.IN1
read_4[3] => Mux57.IN1
read_4[3] => Mux58.IN1
read_4[3] => Mux59.IN1
read_4[3] => Mux60.IN1
read_4[3] => Mux61.IN1
read_4[3] => Mux62.IN1
read_4[3] => Mux63.IN1
read_4[4] => Mux48.IN0
read_4[4] => Mux49.IN0
read_4[4] => Mux50.IN0
read_4[4] => Mux51.IN0
read_4[4] => Mux52.IN0
read_4[4] => Mux53.IN0
read_4[4] => Mux54.IN0
read_4[4] => Mux55.IN0
read_4[4] => Mux56.IN0
read_4[4] => Mux57.IN0
read_4[4] => Mux58.IN0
read_4[4] => Mux59.IN0
read_4[4] => Mux60.IN0
read_4[4] => Mux61.IN0
read_4[4] => Mux62.IN0
read_4[4] => Mux63.IN0
read_4[5] => ~NO_FANOUT~
read_4[6] => ~NO_FANOUT~
read_4[7] => ~NO_FANOUT~
read_4[8] => ~NO_FANOUT~
read_4[9] => ~NO_FANOUT~
read_4[10] => ~NO_FANOUT~
read_4[11] => ~NO_FANOUT~
read_4[12] => ~NO_FANOUT~
read_4[13] => ~NO_FANOUT~
read_4[14] => ~NO_FANOUT~
read_4[15] => ~NO_FANOUT~
read_4[16] => ~NO_FANOUT~
read_4[17] => ~NO_FANOUT~
read_4[18] => ~NO_FANOUT~
read_4[19] => ~NO_FANOUT~
read_4[20] => ~NO_FANOUT~
read_4[21] => ~NO_FANOUT~
read_4[22] => ~NO_FANOUT~
read_4[23] => ~NO_FANOUT~
read_4[24] => ~NO_FANOUT~
read_4[25] => ~NO_FANOUT~
read_4[26] => ~NO_FANOUT~
read_4[27] => ~NO_FANOUT~
read_4[28] => ~NO_FANOUT~
read_4[29] => ~NO_FANOUT~
read_4[30] => ~NO_FANOUT~
read_4[31] => ~NO_FANOUT~
write_val[0] => reg:make_regs:0:R.in_data[0]
write_val[0] => reg:make_regs:1:R.in_data[0]
write_val[0] => reg:make_regs:2:R.in_data[0]
write_val[0] => reg:make_regs:3:R.in_data[0]
write_val[0] => reg:make_regs:4:R.in_data[0]
write_val[0] => reg:make_regs:5:R.in_data[0]
write_val[0] => reg:make_regs:6:R.in_data[0]
write_val[0] => reg:make_regs:7:R.in_data[0]
write_val[0] => reg:make_regs:8:R.in_data[0]
write_val[0] => reg:make_regs:9:R.in_data[0]
write_val[0] => reg:make_regs:10:R.in_data[0]
write_val[0] => reg:make_regs:11:R.in_data[0]
write_val[0] => reg:make_regs:12:R.in_data[0]
write_val[0] => reg:make_regs:13:R.in_data[0]
write_val[0] => reg:make_regs:14:R.in_data[0]
write_val[0] => reg:make_regs:15:R.in_data[0]
write_val[0] => reg:make_regs:16:R.in_data[0]
write_val[0] => reg:make_regs:17:R.in_data[0]
write_val[0] => reg:make_regs:18:R.in_data[0]
write_val[0] => reg:make_regs:19:R.in_data[0]
write_val[0] => reg:make_regs:20:R.in_data[0]
write_val[0] => reg:make_regs:21:R.in_data[0]
write_val[0] => reg:make_regs:22:R.in_data[0]
write_val[0] => reg:make_regs:23:R.in_data[0]
write_val[0] => reg:make_regs:24:R.in_data[0]
write_val[0] => reg:make_regs:25:R.in_data[0]
write_val[0] => reg:make_regs:26:R.in_data[0]
write_val[0] => reg:make_regs:27:R.in_data[0]
write_val[0] => reg:make_regs:28:R.in_data[0]
write_val[0] => reg:make_regs:29:R.in_data[0]
write_val[0] => reg:make_regs:30:R.in_data[0]
write_val[0] => reg:make_regs:31:R.in_data[0]
write_val[1] => reg:make_regs:0:R.in_data[1]
write_val[1] => reg:make_regs:1:R.in_data[1]
write_val[1] => reg:make_regs:2:R.in_data[1]
write_val[1] => reg:make_regs:3:R.in_data[1]
write_val[1] => reg:make_regs:4:R.in_data[1]
write_val[1] => reg:make_regs:5:R.in_data[1]
write_val[1] => reg:make_regs:6:R.in_data[1]
write_val[1] => reg:make_regs:7:R.in_data[1]
write_val[1] => reg:make_regs:8:R.in_data[1]
write_val[1] => reg:make_regs:9:R.in_data[1]
write_val[1] => reg:make_regs:10:R.in_data[1]
write_val[1] => reg:make_regs:11:R.in_data[1]
write_val[1] => reg:make_regs:12:R.in_data[1]
write_val[1] => reg:make_regs:13:R.in_data[1]
write_val[1] => reg:make_regs:14:R.in_data[1]
write_val[1] => reg:make_regs:15:R.in_data[1]
write_val[1] => reg:make_regs:16:R.in_data[1]
write_val[1] => reg:make_regs:17:R.in_data[1]
write_val[1] => reg:make_regs:18:R.in_data[1]
write_val[1] => reg:make_regs:19:R.in_data[1]
write_val[1] => reg:make_regs:20:R.in_data[1]
write_val[1] => reg:make_regs:21:R.in_data[1]
write_val[1] => reg:make_regs:22:R.in_data[1]
write_val[1] => reg:make_regs:23:R.in_data[1]
write_val[1] => reg:make_regs:24:R.in_data[1]
write_val[1] => reg:make_regs:25:R.in_data[1]
write_val[1] => reg:make_regs:26:R.in_data[1]
write_val[1] => reg:make_regs:27:R.in_data[1]
write_val[1] => reg:make_regs:28:R.in_data[1]
write_val[1] => reg:make_regs:29:R.in_data[1]
write_val[1] => reg:make_regs:30:R.in_data[1]
write_val[1] => reg:make_regs:31:R.in_data[1]
write_val[2] => reg:make_regs:0:R.in_data[2]
write_val[2] => reg:make_regs:1:R.in_data[2]
write_val[2] => reg:make_regs:2:R.in_data[2]
write_val[2] => reg:make_regs:3:R.in_data[2]
write_val[2] => reg:make_regs:4:R.in_data[2]
write_val[2] => reg:make_regs:5:R.in_data[2]
write_val[2] => reg:make_regs:6:R.in_data[2]
write_val[2] => reg:make_regs:7:R.in_data[2]
write_val[2] => reg:make_regs:8:R.in_data[2]
write_val[2] => reg:make_regs:9:R.in_data[2]
write_val[2] => reg:make_regs:10:R.in_data[2]
write_val[2] => reg:make_regs:11:R.in_data[2]
write_val[2] => reg:make_regs:12:R.in_data[2]
write_val[2] => reg:make_regs:13:R.in_data[2]
write_val[2] => reg:make_regs:14:R.in_data[2]
write_val[2] => reg:make_regs:15:R.in_data[2]
write_val[2] => reg:make_regs:16:R.in_data[2]
write_val[2] => reg:make_regs:17:R.in_data[2]
write_val[2] => reg:make_regs:18:R.in_data[2]
write_val[2] => reg:make_regs:19:R.in_data[2]
write_val[2] => reg:make_regs:20:R.in_data[2]
write_val[2] => reg:make_regs:21:R.in_data[2]
write_val[2] => reg:make_regs:22:R.in_data[2]
write_val[2] => reg:make_regs:23:R.in_data[2]
write_val[2] => reg:make_regs:24:R.in_data[2]
write_val[2] => reg:make_regs:25:R.in_data[2]
write_val[2] => reg:make_regs:26:R.in_data[2]
write_val[2] => reg:make_regs:27:R.in_data[2]
write_val[2] => reg:make_regs:28:R.in_data[2]
write_val[2] => reg:make_regs:29:R.in_data[2]
write_val[2] => reg:make_regs:30:R.in_data[2]
write_val[2] => reg:make_regs:31:R.in_data[2]
write_val[3] => reg:make_regs:0:R.in_data[3]
write_val[3] => reg:make_regs:1:R.in_data[3]
write_val[3] => reg:make_regs:2:R.in_data[3]
write_val[3] => reg:make_regs:3:R.in_data[3]
write_val[3] => reg:make_regs:4:R.in_data[3]
write_val[3] => reg:make_regs:5:R.in_data[3]
write_val[3] => reg:make_regs:6:R.in_data[3]
write_val[3] => reg:make_regs:7:R.in_data[3]
write_val[3] => reg:make_regs:8:R.in_data[3]
write_val[3] => reg:make_regs:9:R.in_data[3]
write_val[3] => reg:make_regs:10:R.in_data[3]
write_val[3] => reg:make_regs:11:R.in_data[3]
write_val[3] => reg:make_regs:12:R.in_data[3]
write_val[3] => reg:make_regs:13:R.in_data[3]
write_val[3] => reg:make_regs:14:R.in_data[3]
write_val[3] => reg:make_regs:15:R.in_data[3]
write_val[3] => reg:make_regs:16:R.in_data[3]
write_val[3] => reg:make_regs:17:R.in_data[3]
write_val[3] => reg:make_regs:18:R.in_data[3]
write_val[3] => reg:make_regs:19:R.in_data[3]
write_val[3] => reg:make_regs:20:R.in_data[3]
write_val[3] => reg:make_regs:21:R.in_data[3]
write_val[3] => reg:make_regs:22:R.in_data[3]
write_val[3] => reg:make_regs:23:R.in_data[3]
write_val[3] => reg:make_regs:24:R.in_data[3]
write_val[3] => reg:make_regs:25:R.in_data[3]
write_val[3] => reg:make_regs:26:R.in_data[3]
write_val[3] => reg:make_regs:27:R.in_data[3]
write_val[3] => reg:make_regs:28:R.in_data[3]
write_val[3] => reg:make_regs:29:R.in_data[3]
write_val[3] => reg:make_regs:30:R.in_data[3]
write_val[3] => reg:make_regs:31:R.in_data[3]
write_val[4] => reg:make_regs:0:R.in_data[4]
write_val[4] => reg:make_regs:1:R.in_data[4]
write_val[4] => reg:make_regs:2:R.in_data[4]
write_val[4] => reg:make_regs:3:R.in_data[4]
write_val[4] => reg:make_regs:4:R.in_data[4]
write_val[4] => reg:make_regs:5:R.in_data[4]
write_val[4] => reg:make_regs:6:R.in_data[4]
write_val[4] => reg:make_regs:7:R.in_data[4]
write_val[4] => reg:make_regs:8:R.in_data[4]
write_val[4] => reg:make_regs:9:R.in_data[4]
write_val[4] => reg:make_regs:10:R.in_data[4]
write_val[4] => reg:make_regs:11:R.in_data[4]
write_val[4] => reg:make_regs:12:R.in_data[4]
write_val[4] => reg:make_regs:13:R.in_data[4]
write_val[4] => reg:make_regs:14:R.in_data[4]
write_val[4] => reg:make_regs:15:R.in_data[4]
write_val[4] => reg:make_regs:16:R.in_data[4]
write_val[4] => reg:make_regs:17:R.in_data[4]
write_val[4] => reg:make_regs:18:R.in_data[4]
write_val[4] => reg:make_regs:19:R.in_data[4]
write_val[4] => reg:make_regs:20:R.in_data[4]
write_val[4] => reg:make_regs:21:R.in_data[4]
write_val[4] => reg:make_regs:22:R.in_data[4]
write_val[4] => reg:make_regs:23:R.in_data[4]
write_val[4] => reg:make_regs:24:R.in_data[4]
write_val[4] => reg:make_regs:25:R.in_data[4]
write_val[4] => reg:make_regs:26:R.in_data[4]
write_val[4] => reg:make_regs:27:R.in_data[4]
write_val[4] => reg:make_regs:28:R.in_data[4]
write_val[4] => reg:make_regs:29:R.in_data[4]
write_val[4] => reg:make_regs:30:R.in_data[4]
write_val[4] => reg:make_regs:31:R.in_data[4]
write_val[5] => reg:make_regs:0:R.in_data[5]
write_val[5] => reg:make_regs:1:R.in_data[5]
write_val[5] => reg:make_regs:2:R.in_data[5]
write_val[5] => reg:make_regs:3:R.in_data[5]
write_val[5] => reg:make_regs:4:R.in_data[5]
write_val[5] => reg:make_regs:5:R.in_data[5]
write_val[5] => reg:make_regs:6:R.in_data[5]
write_val[5] => reg:make_regs:7:R.in_data[5]
write_val[5] => reg:make_regs:8:R.in_data[5]
write_val[5] => reg:make_regs:9:R.in_data[5]
write_val[5] => reg:make_regs:10:R.in_data[5]
write_val[5] => reg:make_regs:11:R.in_data[5]
write_val[5] => reg:make_regs:12:R.in_data[5]
write_val[5] => reg:make_regs:13:R.in_data[5]
write_val[5] => reg:make_regs:14:R.in_data[5]
write_val[5] => reg:make_regs:15:R.in_data[5]
write_val[5] => reg:make_regs:16:R.in_data[5]
write_val[5] => reg:make_regs:17:R.in_data[5]
write_val[5] => reg:make_regs:18:R.in_data[5]
write_val[5] => reg:make_regs:19:R.in_data[5]
write_val[5] => reg:make_regs:20:R.in_data[5]
write_val[5] => reg:make_regs:21:R.in_data[5]
write_val[5] => reg:make_regs:22:R.in_data[5]
write_val[5] => reg:make_regs:23:R.in_data[5]
write_val[5] => reg:make_regs:24:R.in_data[5]
write_val[5] => reg:make_regs:25:R.in_data[5]
write_val[5] => reg:make_regs:26:R.in_data[5]
write_val[5] => reg:make_regs:27:R.in_data[5]
write_val[5] => reg:make_regs:28:R.in_data[5]
write_val[5] => reg:make_regs:29:R.in_data[5]
write_val[5] => reg:make_regs:30:R.in_data[5]
write_val[5] => reg:make_regs:31:R.in_data[5]
write_val[6] => reg:make_regs:0:R.in_data[6]
write_val[6] => reg:make_regs:1:R.in_data[6]
write_val[6] => reg:make_regs:2:R.in_data[6]
write_val[6] => reg:make_regs:3:R.in_data[6]
write_val[6] => reg:make_regs:4:R.in_data[6]
write_val[6] => reg:make_regs:5:R.in_data[6]
write_val[6] => reg:make_regs:6:R.in_data[6]
write_val[6] => reg:make_regs:7:R.in_data[6]
write_val[6] => reg:make_regs:8:R.in_data[6]
write_val[6] => reg:make_regs:9:R.in_data[6]
write_val[6] => reg:make_regs:10:R.in_data[6]
write_val[6] => reg:make_regs:11:R.in_data[6]
write_val[6] => reg:make_regs:12:R.in_data[6]
write_val[6] => reg:make_regs:13:R.in_data[6]
write_val[6] => reg:make_regs:14:R.in_data[6]
write_val[6] => reg:make_regs:15:R.in_data[6]
write_val[6] => reg:make_regs:16:R.in_data[6]
write_val[6] => reg:make_regs:17:R.in_data[6]
write_val[6] => reg:make_regs:18:R.in_data[6]
write_val[6] => reg:make_regs:19:R.in_data[6]
write_val[6] => reg:make_regs:20:R.in_data[6]
write_val[6] => reg:make_regs:21:R.in_data[6]
write_val[6] => reg:make_regs:22:R.in_data[6]
write_val[6] => reg:make_regs:23:R.in_data[6]
write_val[6] => reg:make_regs:24:R.in_data[6]
write_val[6] => reg:make_regs:25:R.in_data[6]
write_val[6] => reg:make_regs:26:R.in_data[6]
write_val[6] => reg:make_regs:27:R.in_data[6]
write_val[6] => reg:make_regs:28:R.in_data[6]
write_val[6] => reg:make_regs:29:R.in_data[6]
write_val[6] => reg:make_regs:30:R.in_data[6]
write_val[6] => reg:make_regs:31:R.in_data[6]
write_val[7] => reg:make_regs:0:R.in_data[7]
write_val[7] => reg:make_regs:1:R.in_data[7]
write_val[7] => reg:make_regs:2:R.in_data[7]
write_val[7] => reg:make_regs:3:R.in_data[7]
write_val[7] => reg:make_regs:4:R.in_data[7]
write_val[7] => reg:make_regs:5:R.in_data[7]
write_val[7] => reg:make_regs:6:R.in_data[7]
write_val[7] => reg:make_regs:7:R.in_data[7]
write_val[7] => reg:make_regs:8:R.in_data[7]
write_val[7] => reg:make_regs:9:R.in_data[7]
write_val[7] => reg:make_regs:10:R.in_data[7]
write_val[7] => reg:make_regs:11:R.in_data[7]
write_val[7] => reg:make_regs:12:R.in_data[7]
write_val[7] => reg:make_regs:13:R.in_data[7]
write_val[7] => reg:make_regs:14:R.in_data[7]
write_val[7] => reg:make_regs:15:R.in_data[7]
write_val[7] => reg:make_regs:16:R.in_data[7]
write_val[7] => reg:make_regs:17:R.in_data[7]
write_val[7] => reg:make_regs:18:R.in_data[7]
write_val[7] => reg:make_regs:19:R.in_data[7]
write_val[7] => reg:make_regs:20:R.in_data[7]
write_val[7] => reg:make_regs:21:R.in_data[7]
write_val[7] => reg:make_regs:22:R.in_data[7]
write_val[7] => reg:make_regs:23:R.in_data[7]
write_val[7] => reg:make_regs:24:R.in_data[7]
write_val[7] => reg:make_regs:25:R.in_data[7]
write_val[7] => reg:make_regs:26:R.in_data[7]
write_val[7] => reg:make_regs:27:R.in_data[7]
write_val[7] => reg:make_regs:28:R.in_data[7]
write_val[7] => reg:make_regs:29:R.in_data[7]
write_val[7] => reg:make_regs:30:R.in_data[7]
write_val[7] => reg:make_regs:31:R.in_data[7]
write_val[8] => reg:make_regs:0:R.in_data[8]
write_val[8] => reg:make_regs:1:R.in_data[8]
write_val[8] => reg:make_regs:2:R.in_data[8]
write_val[8] => reg:make_regs:3:R.in_data[8]
write_val[8] => reg:make_regs:4:R.in_data[8]
write_val[8] => reg:make_regs:5:R.in_data[8]
write_val[8] => reg:make_regs:6:R.in_data[8]
write_val[8] => reg:make_regs:7:R.in_data[8]
write_val[8] => reg:make_regs:8:R.in_data[8]
write_val[8] => reg:make_regs:9:R.in_data[8]
write_val[8] => reg:make_regs:10:R.in_data[8]
write_val[8] => reg:make_regs:11:R.in_data[8]
write_val[8] => reg:make_regs:12:R.in_data[8]
write_val[8] => reg:make_regs:13:R.in_data[8]
write_val[8] => reg:make_regs:14:R.in_data[8]
write_val[8] => reg:make_regs:15:R.in_data[8]
write_val[8] => reg:make_regs:16:R.in_data[8]
write_val[8] => reg:make_regs:17:R.in_data[8]
write_val[8] => reg:make_regs:18:R.in_data[8]
write_val[8] => reg:make_regs:19:R.in_data[8]
write_val[8] => reg:make_regs:20:R.in_data[8]
write_val[8] => reg:make_regs:21:R.in_data[8]
write_val[8] => reg:make_regs:22:R.in_data[8]
write_val[8] => reg:make_regs:23:R.in_data[8]
write_val[8] => reg:make_regs:24:R.in_data[8]
write_val[8] => reg:make_regs:25:R.in_data[8]
write_val[8] => reg:make_regs:26:R.in_data[8]
write_val[8] => reg:make_regs:27:R.in_data[8]
write_val[8] => reg:make_regs:28:R.in_data[8]
write_val[8] => reg:make_regs:29:R.in_data[8]
write_val[8] => reg:make_regs:30:R.in_data[8]
write_val[8] => reg:make_regs:31:R.in_data[8]
write_val[9] => reg:make_regs:0:R.in_data[9]
write_val[9] => reg:make_regs:1:R.in_data[9]
write_val[9] => reg:make_regs:2:R.in_data[9]
write_val[9] => reg:make_regs:3:R.in_data[9]
write_val[9] => reg:make_regs:4:R.in_data[9]
write_val[9] => reg:make_regs:5:R.in_data[9]
write_val[9] => reg:make_regs:6:R.in_data[9]
write_val[9] => reg:make_regs:7:R.in_data[9]
write_val[9] => reg:make_regs:8:R.in_data[9]
write_val[9] => reg:make_regs:9:R.in_data[9]
write_val[9] => reg:make_regs:10:R.in_data[9]
write_val[9] => reg:make_regs:11:R.in_data[9]
write_val[9] => reg:make_regs:12:R.in_data[9]
write_val[9] => reg:make_regs:13:R.in_data[9]
write_val[9] => reg:make_regs:14:R.in_data[9]
write_val[9] => reg:make_regs:15:R.in_data[9]
write_val[9] => reg:make_regs:16:R.in_data[9]
write_val[9] => reg:make_regs:17:R.in_data[9]
write_val[9] => reg:make_regs:18:R.in_data[9]
write_val[9] => reg:make_regs:19:R.in_data[9]
write_val[9] => reg:make_regs:20:R.in_data[9]
write_val[9] => reg:make_regs:21:R.in_data[9]
write_val[9] => reg:make_regs:22:R.in_data[9]
write_val[9] => reg:make_regs:23:R.in_data[9]
write_val[9] => reg:make_regs:24:R.in_data[9]
write_val[9] => reg:make_regs:25:R.in_data[9]
write_val[9] => reg:make_regs:26:R.in_data[9]
write_val[9] => reg:make_regs:27:R.in_data[9]
write_val[9] => reg:make_regs:28:R.in_data[9]
write_val[9] => reg:make_regs:29:R.in_data[9]
write_val[9] => reg:make_regs:30:R.in_data[9]
write_val[9] => reg:make_regs:31:R.in_data[9]
write_val[10] => reg:make_regs:0:R.in_data[10]
write_val[10] => reg:make_regs:1:R.in_data[10]
write_val[10] => reg:make_regs:2:R.in_data[10]
write_val[10] => reg:make_regs:3:R.in_data[10]
write_val[10] => reg:make_regs:4:R.in_data[10]
write_val[10] => reg:make_regs:5:R.in_data[10]
write_val[10] => reg:make_regs:6:R.in_data[10]
write_val[10] => reg:make_regs:7:R.in_data[10]
write_val[10] => reg:make_regs:8:R.in_data[10]
write_val[10] => reg:make_regs:9:R.in_data[10]
write_val[10] => reg:make_regs:10:R.in_data[10]
write_val[10] => reg:make_regs:11:R.in_data[10]
write_val[10] => reg:make_regs:12:R.in_data[10]
write_val[10] => reg:make_regs:13:R.in_data[10]
write_val[10] => reg:make_regs:14:R.in_data[10]
write_val[10] => reg:make_regs:15:R.in_data[10]
write_val[10] => reg:make_regs:16:R.in_data[10]
write_val[10] => reg:make_regs:17:R.in_data[10]
write_val[10] => reg:make_regs:18:R.in_data[10]
write_val[10] => reg:make_regs:19:R.in_data[10]
write_val[10] => reg:make_regs:20:R.in_data[10]
write_val[10] => reg:make_regs:21:R.in_data[10]
write_val[10] => reg:make_regs:22:R.in_data[10]
write_val[10] => reg:make_regs:23:R.in_data[10]
write_val[10] => reg:make_regs:24:R.in_data[10]
write_val[10] => reg:make_regs:25:R.in_data[10]
write_val[10] => reg:make_regs:26:R.in_data[10]
write_val[10] => reg:make_regs:27:R.in_data[10]
write_val[10] => reg:make_regs:28:R.in_data[10]
write_val[10] => reg:make_regs:29:R.in_data[10]
write_val[10] => reg:make_regs:30:R.in_data[10]
write_val[10] => reg:make_regs:31:R.in_data[10]
write_val[11] => reg:make_regs:0:R.in_data[11]
write_val[11] => reg:make_regs:1:R.in_data[11]
write_val[11] => reg:make_regs:2:R.in_data[11]
write_val[11] => reg:make_regs:3:R.in_data[11]
write_val[11] => reg:make_regs:4:R.in_data[11]
write_val[11] => reg:make_regs:5:R.in_data[11]
write_val[11] => reg:make_regs:6:R.in_data[11]
write_val[11] => reg:make_regs:7:R.in_data[11]
write_val[11] => reg:make_regs:8:R.in_data[11]
write_val[11] => reg:make_regs:9:R.in_data[11]
write_val[11] => reg:make_regs:10:R.in_data[11]
write_val[11] => reg:make_regs:11:R.in_data[11]
write_val[11] => reg:make_regs:12:R.in_data[11]
write_val[11] => reg:make_regs:13:R.in_data[11]
write_val[11] => reg:make_regs:14:R.in_data[11]
write_val[11] => reg:make_regs:15:R.in_data[11]
write_val[11] => reg:make_regs:16:R.in_data[11]
write_val[11] => reg:make_regs:17:R.in_data[11]
write_val[11] => reg:make_regs:18:R.in_data[11]
write_val[11] => reg:make_regs:19:R.in_data[11]
write_val[11] => reg:make_regs:20:R.in_data[11]
write_val[11] => reg:make_regs:21:R.in_data[11]
write_val[11] => reg:make_regs:22:R.in_data[11]
write_val[11] => reg:make_regs:23:R.in_data[11]
write_val[11] => reg:make_regs:24:R.in_data[11]
write_val[11] => reg:make_regs:25:R.in_data[11]
write_val[11] => reg:make_regs:26:R.in_data[11]
write_val[11] => reg:make_regs:27:R.in_data[11]
write_val[11] => reg:make_regs:28:R.in_data[11]
write_val[11] => reg:make_regs:29:R.in_data[11]
write_val[11] => reg:make_regs:30:R.in_data[11]
write_val[11] => reg:make_regs:31:R.in_data[11]
write_val[12] => reg:make_regs:0:R.in_data[12]
write_val[12] => reg:make_regs:1:R.in_data[12]
write_val[12] => reg:make_regs:2:R.in_data[12]
write_val[12] => reg:make_regs:3:R.in_data[12]
write_val[12] => reg:make_regs:4:R.in_data[12]
write_val[12] => reg:make_regs:5:R.in_data[12]
write_val[12] => reg:make_regs:6:R.in_data[12]
write_val[12] => reg:make_regs:7:R.in_data[12]
write_val[12] => reg:make_regs:8:R.in_data[12]
write_val[12] => reg:make_regs:9:R.in_data[12]
write_val[12] => reg:make_regs:10:R.in_data[12]
write_val[12] => reg:make_regs:11:R.in_data[12]
write_val[12] => reg:make_regs:12:R.in_data[12]
write_val[12] => reg:make_regs:13:R.in_data[12]
write_val[12] => reg:make_regs:14:R.in_data[12]
write_val[12] => reg:make_regs:15:R.in_data[12]
write_val[12] => reg:make_regs:16:R.in_data[12]
write_val[12] => reg:make_regs:17:R.in_data[12]
write_val[12] => reg:make_regs:18:R.in_data[12]
write_val[12] => reg:make_regs:19:R.in_data[12]
write_val[12] => reg:make_regs:20:R.in_data[12]
write_val[12] => reg:make_regs:21:R.in_data[12]
write_val[12] => reg:make_regs:22:R.in_data[12]
write_val[12] => reg:make_regs:23:R.in_data[12]
write_val[12] => reg:make_regs:24:R.in_data[12]
write_val[12] => reg:make_regs:25:R.in_data[12]
write_val[12] => reg:make_regs:26:R.in_data[12]
write_val[12] => reg:make_regs:27:R.in_data[12]
write_val[12] => reg:make_regs:28:R.in_data[12]
write_val[12] => reg:make_regs:29:R.in_data[12]
write_val[12] => reg:make_regs:30:R.in_data[12]
write_val[12] => reg:make_regs:31:R.in_data[12]
write_val[13] => reg:make_regs:0:R.in_data[13]
write_val[13] => reg:make_regs:1:R.in_data[13]
write_val[13] => reg:make_regs:2:R.in_data[13]
write_val[13] => reg:make_regs:3:R.in_data[13]
write_val[13] => reg:make_regs:4:R.in_data[13]
write_val[13] => reg:make_regs:5:R.in_data[13]
write_val[13] => reg:make_regs:6:R.in_data[13]
write_val[13] => reg:make_regs:7:R.in_data[13]
write_val[13] => reg:make_regs:8:R.in_data[13]
write_val[13] => reg:make_regs:9:R.in_data[13]
write_val[13] => reg:make_regs:10:R.in_data[13]
write_val[13] => reg:make_regs:11:R.in_data[13]
write_val[13] => reg:make_regs:12:R.in_data[13]
write_val[13] => reg:make_regs:13:R.in_data[13]
write_val[13] => reg:make_regs:14:R.in_data[13]
write_val[13] => reg:make_regs:15:R.in_data[13]
write_val[13] => reg:make_regs:16:R.in_data[13]
write_val[13] => reg:make_regs:17:R.in_data[13]
write_val[13] => reg:make_regs:18:R.in_data[13]
write_val[13] => reg:make_regs:19:R.in_data[13]
write_val[13] => reg:make_regs:20:R.in_data[13]
write_val[13] => reg:make_regs:21:R.in_data[13]
write_val[13] => reg:make_regs:22:R.in_data[13]
write_val[13] => reg:make_regs:23:R.in_data[13]
write_val[13] => reg:make_regs:24:R.in_data[13]
write_val[13] => reg:make_regs:25:R.in_data[13]
write_val[13] => reg:make_regs:26:R.in_data[13]
write_val[13] => reg:make_regs:27:R.in_data[13]
write_val[13] => reg:make_regs:28:R.in_data[13]
write_val[13] => reg:make_regs:29:R.in_data[13]
write_val[13] => reg:make_regs:30:R.in_data[13]
write_val[13] => reg:make_regs:31:R.in_data[13]
write_val[14] => reg:make_regs:0:R.in_data[14]
write_val[14] => reg:make_regs:1:R.in_data[14]
write_val[14] => reg:make_regs:2:R.in_data[14]
write_val[14] => reg:make_regs:3:R.in_data[14]
write_val[14] => reg:make_regs:4:R.in_data[14]
write_val[14] => reg:make_regs:5:R.in_data[14]
write_val[14] => reg:make_regs:6:R.in_data[14]
write_val[14] => reg:make_regs:7:R.in_data[14]
write_val[14] => reg:make_regs:8:R.in_data[14]
write_val[14] => reg:make_regs:9:R.in_data[14]
write_val[14] => reg:make_regs:10:R.in_data[14]
write_val[14] => reg:make_regs:11:R.in_data[14]
write_val[14] => reg:make_regs:12:R.in_data[14]
write_val[14] => reg:make_regs:13:R.in_data[14]
write_val[14] => reg:make_regs:14:R.in_data[14]
write_val[14] => reg:make_regs:15:R.in_data[14]
write_val[14] => reg:make_regs:16:R.in_data[14]
write_val[14] => reg:make_regs:17:R.in_data[14]
write_val[14] => reg:make_regs:18:R.in_data[14]
write_val[14] => reg:make_regs:19:R.in_data[14]
write_val[14] => reg:make_regs:20:R.in_data[14]
write_val[14] => reg:make_regs:21:R.in_data[14]
write_val[14] => reg:make_regs:22:R.in_data[14]
write_val[14] => reg:make_regs:23:R.in_data[14]
write_val[14] => reg:make_regs:24:R.in_data[14]
write_val[14] => reg:make_regs:25:R.in_data[14]
write_val[14] => reg:make_regs:26:R.in_data[14]
write_val[14] => reg:make_regs:27:R.in_data[14]
write_val[14] => reg:make_regs:28:R.in_data[14]
write_val[14] => reg:make_regs:29:R.in_data[14]
write_val[14] => reg:make_regs:30:R.in_data[14]
write_val[14] => reg:make_regs:31:R.in_data[14]
write_val[15] => reg:make_regs:0:R.in_data[15]
write_val[15] => reg:make_regs:1:R.in_data[15]
write_val[15] => reg:make_regs:2:R.in_data[15]
write_val[15] => reg:make_regs:3:R.in_data[15]
write_val[15] => reg:make_regs:4:R.in_data[15]
write_val[15] => reg:make_regs:5:R.in_data[15]
write_val[15] => reg:make_regs:6:R.in_data[15]
write_val[15] => reg:make_regs:7:R.in_data[15]
write_val[15] => reg:make_regs:8:R.in_data[15]
write_val[15] => reg:make_regs:9:R.in_data[15]
write_val[15] => reg:make_regs:10:R.in_data[15]
write_val[15] => reg:make_regs:11:R.in_data[15]
write_val[15] => reg:make_regs:12:R.in_data[15]
write_val[15] => reg:make_regs:13:R.in_data[15]
write_val[15] => reg:make_regs:14:R.in_data[15]
write_val[15] => reg:make_regs:15:R.in_data[15]
write_val[15] => reg:make_regs:16:R.in_data[15]
write_val[15] => reg:make_regs:17:R.in_data[15]
write_val[15] => reg:make_regs:18:R.in_data[15]
write_val[15] => reg:make_regs:19:R.in_data[15]
write_val[15] => reg:make_regs:20:R.in_data[15]
write_val[15] => reg:make_regs:21:R.in_data[15]
write_val[15] => reg:make_regs:22:R.in_data[15]
write_val[15] => reg:make_regs:23:R.in_data[15]
write_val[15] => reg:make_regs:24:R.in_data[15]
write_val[15] => reg:make_regs:25:R.in_data[15]
write_val[15] => reg:make_regs:26:R.in_data[15]
write_val[15] => reg:make_regs:27:R.in_data[15]
write_val[15] => reg:make_regs:28:R.in_data[15]
write_val[15] => reg:make_regs:29:R.in_data[15]
write_val[15] => reg:make_regs:30:R.in_data[15]
write_val[15] => reg:make_regs:31:R.in_data[15]
create_reg_map => mapped_reg[31].IN1
create_reg_map => reg_map[23][0].OUTPUTSELECT
create_reg_map => reg_map[23][5].IN1
create_reg_map => reg_map[22][0].OUTPUTSELECT
create_reg_map => reg_map[22][5].IN1
create_reg_map => reg_map[21][0].OUTPUTSELECT
create_reg_map => reg_map[21][5].IN1
create_reg_map => reg_map[20][0].OUTPUTSELECT
create_reg_map => reg_map[20][5].IN1
create_reg_map => reg_map[19][0].OUTPUTSELECT
create_reg_map => reg_map[19][5].IN1
create_reg_map => reg_map[18][0].OUTPUTSELECT
create_reg_map => reg_map[18][5].IN1
create_reg_map => reg_map[17][0].OUTPUTSELECT
create_reg_map => reg_map[17][5].IN1
create_reg_map => reg_map[16][0].OUTPUTSELECT
create_reg_map => reg_map[16][5].IN1
create_reg_map => reg_map[15][0].OUTPUTSELECT
create_reg_map => reg_map[15][5].IN1
create_reg_map => reg_map[14][0].OUTPUTSELECT
create_reg_map => reg_map[14][5].IN1
create_reg_map => reg_map[13][0].OUTPUTSELECT
create_reg_map => reg_map[13][5].IN1
create_reg_map => reg_map[12][0].OUTPUTSELECT
create_reg_map => reg_map[12][5].IN1
create_reg_map => reg_map[11][0].OUTPUTSELECT
create_reg_map => reg_map[11][5].IN1
create_reg_map => reg_map[10][0].OUTPUTSELECT
create_reg_map => reg_map[10][5].IN1
create_reg_map => reg_map[9][0].OUTPUTSELECT
create_reg_map => reg_map[9][5].IN1
create_reg_map => reg_map[8][0].OUTPUTSELECT
create_reg_map => reg_map[8][5].IN1
create_reg_map => reg_map[7][0].OUTPUTSELECT
create_reg_map => reg_map[7][5].IN1
create_reg_map => reg_map[6][0].OUTPUTSELECT
create_reg_map => reg_map[6][5].IN1
create_reg_map => reg_map[5][0].OUTPUTSELECT
create_reg_map => reg_map[5][5].IN1
create_reg_map => reg_map[4][0].OUTPUTSELECT
create_reg_map => reg_map[4][5].IN1
create_reg_map => reg_map[3][0].OUTPUTSELECT
create_reg_map => reg_map[3][5].IN1
create_reg_map => reg_map[2][0].OUTPUTSELECT
create_reg_map => reg_map[2][5].IN1
create_reg_map => reg_map[1][0].OUTPUTSELECT
create_reg_map => reg_map[1][5].IN1
create_reg_map => reg_map[0][0].OUTPUTSELECT
create_reg_map => reg_map[0][5].IN1
create_reg_map => write_reg[31].OUTPUTSELECT
create_reg_map => write_reg[7].OUTPUTSELECT
create_reg_map => write_reg[6].OUTPUTSELECT
create_reg_map => write_reg[5].OUTPUTSELECT
create_reg_map => write_reg[4].OUTPUTSELECT
create_reg_map => write_reg[3].OUTPUTSELECT
create_reg_map => write_reg[2].OUTPUTSELECT
create_reg_map => write_reg[1].OUTPUTSELECT
create_reg_map => write_reg[0].OUTPUTSELECT
create_reg_map => reg_val_1[15].IN1
create_reg_map => reg_map[21][0].DATAIN
create_reg_map => reg_map[22][0].DATAIN
create_reg_map => reg_map[0][0].DATAIN
create_reg_map => reg_map[1][0].DATAIN
create_reg_map => reg_map[2][0].DATAIN
create_reg_map => reg_map[3][0].DATAIN
create_reg_map => reg_map[4][0].DATAIN
create_reg_map => reg_map[5][0].DATAIN
create_reg_map => reg_map[6][0].DATAIN
create_reg_map => reg_map[7][0].DATAIN
create_reg_map => reg_map[8][0].DATAIN
create_reg_map => reg_map[9][0].DATAIN
create_reg_map => reg_map[10][0].DATAIN
create_reg_map => reg_map[11][0].DATAIN
create_reg_map => reg_map[12][0].DATAIN
create_reg_map => reg_map[13][0].DATAIN
create_reg_map => reg_map[14][0].DATAIN
create_reg_map => reg_map[15][0].DATAIN
create_reg_map => reg_map[16][0].DATAIN
create_reg_map => reg_map[23][0].DATAIN
create_reg_map => reg_map[17][0].DATAIN
create_reg_map => reg_map[18][0].DATAIN
create_reg_map => reg_map[19][0].DATAIN
create_reg_map => reg_map[20][0].DATAIN
create_reg_map => process_0.IN0
free_reg => reg_map[23][0].IN1
free_reg => reg_map[22][0].IN1
free_reg => reg_map[21][0].IN1
free_reg => reg_map[20][0].IN1
free_reg => reg_map[19][0].IN1
free_reg => reg_map[18][0].IN1
free_reg => reg_map[17][0].IN1
free_reg => reg_map[16][0].IN1
free_reg => reg_map[15][0].IN1
free_reg => reg_map[14][0].IN1
free_reg => reg_map[13][0].IN1
free_reg => reg_map[12][0].IN1
free_reg => reg_map[11][0].IN1
free_reg => reg_map[10][0].IN1
free_reg => reg_map[9][0].IN1
free_reg => reg_map[8][0].IN1
free_reg => reg_map[7][0].IN1
free_reg => reg_map[6][0].IN1
free_reg => reg_map[5][0].IN1
free_reg => reg_map[4][0].IN1
free_reg => reg_map[3][0].IN1
free_reg => reg_map[2][0].IN1
free_reg => reg_map[1][0].IN1
free_reg => reg_map[0][0].IN1
free_reg => write_reg[31].DATAA
free_reg => process_0.IN1
reg_val_1[0] <= reg_val_1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[1] <= reg_val_1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[2] <= reg_val_1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[3] <= reg_val_1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[4] <= reg_val_1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[5] <= reg_val_1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[6] <= reg_val_1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[7] <= reg_val_1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[8] <= reg_val_1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[9] <= reg_val_1[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[10] <= reg_val_1[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[11] <= reg_val_1[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[12] <= reg_val_1[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[13] <= reg_val_1[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[14] <= reg_val_1[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[15] <= reg_val_1[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[0] <= reg_val_2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[1] <= reg_val_2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[2] <= reg_val_2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[3] <= reg_val_2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[4] <= reg_val_2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[5] <= reg_val_2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[6] <= reg_val_2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[7] <= reg_val_2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[8] <= reg_val_2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[9] <= reg_val_2[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[10] <= reg_val_2[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[11] <= reg_val_2[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[12] <= reg_val_2[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[13] <= reg_val_2[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[14] <= reg_val_2[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_2[15] <= reg_val_2[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[0] <= reg_val_3[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[1] <= reg_val_3[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[2] <= reg_val_3[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[3] <= reg_val_3[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[4] <= reg_val_3[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[5] <= reg_val_3[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[6] <= reg_val_3[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[7] <= reg_val_3[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[8] <= reg_val_3[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[9] <= reg_val_3[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[10] <= reg_val_3[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[11] <= reg_val_3[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[12] <= reg_val_3[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[13] <= reg_val_3[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[14] <= reg_val_3[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_3[15] <= reg_val_3[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[0] <= reg_val_4[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[1] <= reg_val_4[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[2] <= reg_val_4[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[3] <= reg_val_4[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[4] <= reg_val_4[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[5] <= reg_val_4[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[6] <= reg_val_4[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[7] <= reg_val_4[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[8] <= reg_val_4[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[9] <= reg_val_4[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[10] <= reg_val_4[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[11] <= reg_val_4[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[12] <= reg_val_4[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[13] <= reg_val_4[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[14] <= reg_val_4[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
reg_val_4[15] <= reg_val_4[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
mapped_reg[0] <= mapped_reg[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
mapped_reg[1] <= mapped_reg[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
mapped_reg[2] <= mapped_reg[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
mapped_reg[3] <= mapped_reg[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
mapped_reg[4] <= mapped_reg[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
mapped_reg[5] <= <GND>
mapped_reg[6] <= <GND>
mapped_reg[7] <= <GND>
mapped_reg[8] <= <GND>
mapped_reg[9] <= <GND>
mapped_reg[10] <= <GND>
mapped_reg[11] <= <GND>
mapped_reg[12] <= <GND>
mapped_reg[13] <= <GND>
mapped_reg[14] <= <GND>
mapped_reg[15] <= <GND>
mapped_reg[16] <= <GND>
mapped_reg[17] <= <GND>
mapped_reg[18] <= <GND>
mapped_reg[19] <= <GND>
mapped_reg[20] <= <GND>
mapped_reg[21] <= <GND>
mapped_reg[22] <= <GND>
mapped_reg[23] <= <GND>
mapped_reg[24] <= <GND>
mapped_reg[25] <= <GND>
mapped_reg[26] <= <GND>
mapped_reg[27] <= <GND>
mapped_reg[28] <= <GND>
mapped_reg[29] <= <GND>
mapped_reg[30] <= <GND>
mapped_reg[31] <= <GND>
reg_mapout[0] <= reg_map[0][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[1] <= reg_map[0][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[2] <= reg_map[0][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[3] <= reg_map[0][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[4] <= reg_map[0][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[5] <= reg_map[1][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[6] <= reg_map[1][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[7] <= reg_map[1][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[8] <= reg_map[1][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[9] <= reg_map[1][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[10] <= reg_map[2][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[11] <= reg_map[2][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[12] <= reg_map[2][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[13] <= reg_map[2][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[14] <= reg_map[2][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[15] <= reg_map[3][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[16] <= reg_map[3][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[17] <= reg_map[3][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[18] <= reg_map[3][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[19] <= reg_map[3][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[20] <= reg_map[4][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[21] <= reg_map[4][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[22] <= reg_map[4][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[23] <= reg_map[4][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[24] <= reg_map[4][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[25] <= reg_map[5][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[26] <= reg_map[5][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[27] <= reg_map[5][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[28] <= reg_map[5][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[29] <= reg_map[5][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[30] <= reg_map[6][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[31] <= reg_map[6][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[32] <= reg_map[6][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[33] <= reg_map[6][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[34] <= reg_map[6][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[35] <= reg_map[7][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[36] <= reg_map[7][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[37] <= reg_map[7][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[38] <= reg_map[7][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[39] <= reg_map[7][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[40] <= reg_map[8][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[41] <= reg_map[8][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[42] <= reg_map[8][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[43] <= reg_map[8][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[44] <= reg_map[8][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[45] <= reg_map[9][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[46] <= reg_map[9][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[47] <= reg_map[9][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[48] <= reg_map[9][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[49] <= reg_map[9][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[50] <= reg_map[10][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[51] <= reg_map[10][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[52] <= reg_map[10][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[53] <= reg_map[10][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[54] <= reg_map[10][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[55] <= reg_map[11][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[56] <= reg_map[11][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[57] <= reg_map[11][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[58] <= reg_map[11][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[59] <= reg_map[11][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[60] <= reg_map[12][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[61] <= reg_map[12][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[62] <= reg_map[12][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[63] <= reg_map[12][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[64] <= reg_map[12][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[65] <= reg_map[13][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[66] <= reg_map[13][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[67] <= reg_map[13][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[68] <= reg_map[13][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[69] <= reg_map[13][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[70] <= reg_map[14][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[71] <= reg_map[14][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[72] <= reg_map[14][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[73] <= reg_map[14][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[74] <= reg_map[14][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[75] <= reg_map[15][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[76] <= reg_map[15][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[77] <= reg_map[15][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[78] <= reg_map[15][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[79] <= reg_map[15][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[80] <= reg_map[16][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[81] <= reg_map[16][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[82] <= reg_map[16][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[83] <= reg_map[16][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[84] <= reg_map[16][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[85] <= reg_map[17][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[86] <= reg_map[17][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[87] <= reg_map[17][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[88] <= reg_map[17][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[89] <= reg_map[17][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[90] <= reg_map[18][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[91] <= reg_map[18][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[92] <= reg_map[18][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[93] <= reg_map[18][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[94] <= reg_map[18][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[95] <= reg_map[19][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[96] <= reg_map[19][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[97] <= reg_map[19][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[98] <= reg_map[19][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[99] <= reg_map[19][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[100] <= reg_map[20][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[101] <= reg_map[20][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[102] <= reg_map[20][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[103] <= reg_map[20][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[104] <= reg_map[20][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[105] <= reg_map[21][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[106] <= reg_map[21][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[107] <= reg_map[21][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[108] <= reg_map[21][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[109] <= reg_map[21][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[110] <= reg_map[22][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[111] <= reg_map[22][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[112] <= reg_map[22][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[113] <= reg_map[22][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[114] <= reg_map[22][5].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[115] <= reg_map[23][1].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[116] <= reg_map[23][2].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[117] <= reg_map[23][3].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[118] <= reg_map[23][4].DB_MAX_OUTPUT_PORT_TYPE
reg_mapout[119] <= reg_map[23][5].DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:0:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:1:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:2:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:3:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:4:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:5:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:6:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:7:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:8:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:9:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:10:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:11:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:12:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:13:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:14:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:15:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:16:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:17:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:18:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:19:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:20:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:21:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:22:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:23:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:24:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:25:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:26:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:27:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:28:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:29:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:30:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|regFile:RF_component|reg:\make_regs:31:R
rst => out_data[0]$latch.ACLR
rst => out_data[1]$latch.ACLR
rst => out_data[2]$latch.ACLR
rst => out_data[3]$latch.ACLR
rst => out_data[4]$latch.ACLR
rst => out_data[5]$latch.ACLR
rst => out_data[6]$latch.ACLR
rst => out_data[7]$latch.ACLR
rst => out_data[8]$latch.ACLR
rst => out_data[9]$latch.ACLR
rst => out_data[10]$latch.ACLR
rst => out_data[11]$latch.ACLR
rst => out_data[12]$latch.ACLR
rst => out_data[13]$latch.ACLR
rst => out_data[14]$latch.ACLR
rst => out_data[15]$latch.ACLR
write_reg => out_data[0]$latch.LATCH_ENABLE
write_reg => out_data[1]$latch.LATCH_ENABLE
write_reg => out_data[2]$latch.LATCH_ENABLE
write_reg => out_data[3]$latch.LATCH_ENABLE
write_reg => out_data[4]$latch.LATCH_ENABLE
write_reg => out_data[5]$latch.LATCH_ENABLE
write_reg => out_data[6]$latch.LATCH_ENABLE
write_reg => out_data[7]$latch.LATCH_ENABLE
write_reg => out_data[8]$latch.LATCH_ENABLE
write_reg => out_data[9]$latch.LATCH_ENABLE
write_reg => out_data[10]$latch.LATCH_ENABLE
write_reg => out_data[11]$latch.LATCH_ENABLE
write_reg => out_data[12]$latch.LATCH_ENABLE
write_reg => out_data[13]$latch.LATCH_ENABLE
write_reg => out_data[14]$latch.LATCH_ENABLE
write_reg => out_data[15]$latch.LATCH_ENABLE
in_data[0] => out_data[0]$latch.DATAIN
in_data[1] => out_data[1]$latch.DATAIN
in_data[2] => out_data[2]$latch.DATAIN
in_data[3] => out_data[3]$latch.DATAIN
in_data[4] => out_data[4]$latch.DATAIN
in_data[5] => out_data[5]$latch.DATAIN
in_data[6] => out_data[6]$latch.DATAIN
in_data[7] => out_data[7]$latch.DATAIN
in_data[8] => out_data[8]$latch.DATAIN
in_data[9] => out_data[9]$latch.DATAIN
in_data[10] => out_data[10]$latch.DATAIN
in_data[11] => out_data[11]$latch.DATAIN
in_data[12] => out_data[12]$latch.DATAIN
in_data[13] => out_data[13]$latch.DATAIN
in_data[14] => out_data[14]$latch.DATAIN
in_data[15] => out_data[15]$latch.DATAIN
out_data[0] <= out_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Superscalar|Decode:Decode_comp
clk => read_4[0]~reg0.CLK
clk => read_4[1]~reg0.CLK
clk => read_4[2]~reg0.CLK
clk => read_4[3]~reg0.CLK
clk => read_4[4]~reg0.CLK
clk => read_4[5]~reg0.CLK
clk => read_4[6]~reg0.CLK
clk => read_4[7]~reg0.CLK
clk => read_4[8]~reg0.CLK
clk => read_4[9]~reg0.CLK
clk => read_4[10]~reg0.CLK
clk => read_4[11]~reg0.CLK
clk => read_4[12]~reg0.CLK
clk => read_4[13]~reg0.CLK
clk => read_4[14]~reg0.CLK
clk => read_4[15]~reg0.CLK
clk => read_4[16]~reg0.CLK
clk => read_4[17]~reg0.CLK
clk => read_4[18]~reg0.CLK
clk => read_4[19]~reg0.CLK
clk => read_4[20]~reg0.CLK
clk => read_4[21]~reg0.CLK
clk => read_4[22]~reg0.CLK
clk => read_4[23]~reg0.CLK
clk => read_4[24]~reg0.CLK
clk => read_4[25]~reg0.CLK
clk => read_4[26]~reg0.CLK
clk => read_4[27]~reg0.CLK
clk => read_4[28]~reg0.CLK
clk => read_4[29]~reg0.CLK
clk => read_4[30]~reg0.CLK
clk => read_4[31]~reg0.CLK
clk => read_3[0]~reg0.CLK
clk => read_3[1]~reg0.CLK
clk => read_3[2]~reg0.CLK
clk => read_3[3]~reg0.CLK
clk => read_3[4]~reg0.CLK
clk => read_3[5]~reg0.CLK
clk => read_3[6]~reg0.CLK
clk => read_3[7]~reg0.CLK
clk => read_3[8]~reg0.CLK
clk => read_3[9]~reg0.CLK
clk => read_3[10]~reg0.CLK
clk => read_3[11]~reg0.CLK
clk => read_3[12]~reg0.CLK
clk => read_3[13]~reg0.CLK
clk => read_3[14]~reg0.CLK
clk => read_3[15]~reg0.CLK
clk => read_3[16]~reg0.CLK
clk => read_3[17]~reg0.CLK
clk => read_3[18]~reg0.CLK
clk => read_3[19]~reg0.CLK
clk => read_3[20]~reg0.CLK
clk => read_3[21]~reg0.CLK
clk => read_3[22]~reg0.CLK
clk => read_3[23]~reg0.CLK
clk => read_3[24]~reg0.CLK
clk => read_3[25]~reg0.CLK
clk => read_3[26]~reg0.CLK
clk => read_3[27]~reg0.CLK
clk => read_3[28]~reg0.CLK
clk => read_3[29]~reg0.CLK
clk => read_3[30]~reg0.CLK
clk => read_3[31]~reg0.CLK
clk => read_2[0]~reg0.CLK
clk => read_2[1]~reg0.CLK
clk => read_2[2]~reg0.CLK
clk => read_2[3]~reg0.CLK
clk => read_2[4]~reg0.CLK
clk => read_2[5]~reg0.CLK
clk => read_2[6]~reg0.CLK
clk => read_2[7]~reg0.CLK
clk => read_2[8]~reg0.CLK
clk => read_2[9]~reg0.CLK
clk => read_2[10]~reg0.CLK
clk => read_2[11]~reg0.CLK
clk => read_2[12]~reg0.CLK
clk => read_2[13]~reg0.CLK
clk => read_2[14]~reg0.CLK
clk => read_2[15]~reg0.CLK
clk => read_2[16]~reg0.CLK
clk => read_2[17]~reg0.CLK
clk => read_2[18]~reg0.CLK
clk => read_2[19]~reg0.CLK
clk => read_2[20]~reg0.CLK
clk => read_2[21]~reg0.CLK
clk => read_2[22]~reg0.CLK
clk => read_2[23]~reg0.CLK
clk => read_2[24]~reg0.CLK
clk => read_2[25]~reg0.CLK
clk => read_2[26]~reg0.CLK
clk => read_2[27]~reg0.CLK
clk => read_2[28]~reg0.CLK
clk => read_2[29]~reg0.CLK
clk => read_2[30]~reg0.CLK
clk => read_2[31]~reg0.CLK
clk => read_1[0]~reg0.CLK
clk => read_1[1]~reg0.CLK
clk => read_1[2]~reg0.CLK
clk => read_1[3]~reg0.CLK
clk => read_1[4]~reg0.CLK
clk => read_1[5]~reg0.CLK
clk => read_1[6]~reg0.CLK
clk => read_1[7]~reg0.CLK
clk => read_1[8]~reg0.CLK
clk => read_1[9]~reg0.CLK
clk => read_1[10]~reg0.CLK
clk => read_1[11]~reg0.CLK
clk => read_1[12]~reg0.CLK
clk => read_1[13]~reg0.CLK
clk => read_1[14]~reg0.CLK
clk => read_1[15]~reg0.CLK
clk => read_1[16]~reg0.CLK
clk => read_1[17]~reg0.CLK
clk => read_1[18]~reg0.CLK
clk => read_1[19]~reg0.CLK
clk => read_1[20]~reg0.CLK
clk => read_1[21]~reg0.CLK
clk => read_1[22]~reg0.CLK
clk => read_1[23]~reg0.CLK
clk => read_1[24]~reg0.CLK
clk => read_1[25]~reg0.CLK
clk => read_1[26]~reg0.CLK
clk => read_1[27]~reg0.CLK
clk => read_1[28]~reg0.CLK
clk => read_1[29]~reg0.CLK
clk => read_1[30]~reg0.CLK
clk => read_1[31]~reg0.CLK
clk => free_reg~reg0.CLK
clk => create_reg_map~reg0.CLK
clk => write_regFile~reg0.CLK
clk => Imm_8_ins_2[0]~reg0.CLK
clk => Imm_8_ins_2[1]~reg0.CLK
clk => Imm_8_ins_2[2]~reg0.CLK
clk => Imm_8_ins_2[3]~reg0.CLK
clk => Imm_8_ins_2[4]~reg0.CLK
clk => Imm_8_ins_2[5]~reg0.CLK
clk => Imm_8_ins_2[6]~reg0.CLK
clk => Imm_8_ins_2[7]~reg0.CLK
clk => Imm_9_ins_2[0]~reg0.CLK
clk => Imm_9_ins_2[1]~reg0.CLK
clk => Imm_9_ins_2[2]~reg0.CLK
clk => Imm_9_ins_2[3]~reg0.CLK
clk => Imm_9_ins_2[4]~reg0.CLK
clk => Imm_9_ins_2[5]~reg0.CLK
clk => Imm_9_ins_2[6]~reg0.CLK
clk => Imm_9_ins_2[7]~reg0.CLK
clk => Imm_9_ins_2[8]~reg0.CLK
clk => Imm_9_ins_2[9]~reg0.CLK
clk => Imm_9_ins_2[10]~reg0.CLK
clk => Imm_9_ins_2[11]~reg0.CLK
clk => Imm_9_ins_2[12]~reg0.CLK
clk => Imm_9_ins_2[13]~reg0.CLK
clk => Imm_9_ins_2[14]~reg0.CLK
clk => Imm_9_ins_2[15]~reg0.CLK
clk => Imm_6_ins_2[0]~reg0.CLK
clk => Imm_6_ins_2[1]~reg0.CLK
clk => Imm_6_ins_2[2]~reg0.CLK
clk => Imm_6_ins_2[3]~reg0.CLK
clk => Imm_6_ins_2[4]~reg0.CLK
clk => Imm_6_ins_2[5]~reg0.CLK
clk => Imm_6_ins_2[6]~reg0.CLK
clk => Imm_6_ins_2[7]~reg0.CLK
clk => Imm_6_ins_2[8]~reg0.CLK
clk => Imm_6_ins_2[9]~reg0.CLK
clk => Imm_6_ins_2[10]~reg0.CLK
clk => Imm_6_ins_2[11]~reg0.CLK
clk => Imm_6_ins_2[12]~reg0.CLK
clk => Imm_6_ins_2[13]~reg0.CLK
clk => Imm_6_ins_2[14]~reg0.CLK
clk => Imm_6_ins_2[15]~reg0.CLK
clk => r1_ins_2[0]~reg0.CLK
clk => r1_ins_2[1]~reg0.CLK
clk => r1_ins_2[2]~reg0.CLK
clk => r1_ins_2[3]~reg0.CLK
clk => r1_ins_2[4]~reg0.CLK
clk => r1_ins_2[5]~reg0.CLK
clk => r1_ins_2[6]~reg0.CLK
clk => r1_ins_2[7]~reg0.CLK
clk => r1_ins_2[8]~reg0.CLK
clk => r1_ins_2[9]~reg0.CLK
clk => r1_ins_2[10]~reg0.CLK
clk => r1_ins_2[11]~reg0.CLK
clk => r1_ins_2[12]~reg0.CLK
clk => r1_ins_2[13]~reg0.CLK
clk => r1_ins_2[14]~reg0.CLK
clk => r1_ins_2[15]~reg0.CLK
clk => r1_ins_2[16]~reg0.CLK
clk => r1_ins_2[17]~reg0.CLK
clk => r1_ins_2[18]~reg0.CLK
clk => r1_ins_2[19]~reg0.CLK
clk => r1_ins_2[20]~reg0.CLK
clk => r1_ins_2[21]~reg0.CLK
clk => r1_ins_2[22]~reg0.CLK
clk => r1_ins_2[23]~reg0.CLK
clk => r1_ins_2[24]~reg0.CLK
clk => r1_ins_2[25]~reg0.CLK
clk => r1_ins_2[26]~reg0.CLK
clk => r1_ins_2[27]~reg0.CLK
clk => r1_ins_2[28]~reg0.CLK
clk => r1_ins_2[29]~reg0.CLK
clk => r1_ins_2[30]~reg0.CLK
clk => r1_ins_2[31]~reg0.CLK
clk => Imm_8_ins_1[0]~reg0.CLK
clk => Imm_8_ins_1[1]~reg0.CLK
clk => Imm_8_ins_1[2]~reg0.CLK
clk => Imm_8_ins_1[3]~reg0.CLK
clk => Imm_8_ins_1[4]~reg0.CLK
clk => Imm_8_ins_1[5]~reg0.CLK
clk => Imm_8_ins_1[6]~reg0.CLK
clk => Imm_8_ins_1[7]~reg0.CLK
clk => Imm_9_ins_1[0]~reg0.CLK
clk => Imm_9_ins_1[1]~reg0.CLK
clk => Imm_9_ins_1[2]~reg0.CLK
clk => Imm_9_ins_1[3]~reg0.CLK
clk => Imm_9_ins_1[4]~reg0.CLK
clk => Imm_9_ins_1[5]~reg0.CLK
clk => Imm_9_ins_1[6]~reg0.CLK
clk => Imm_9_ins_1[7]~reg0.CLK
clk => Imm_9_ins_1[8]~reg0.CLK
clk => Imm_9_ins_1[9]~reg0.CLK
clk => Imm_9_ins_1[10]~reg0.CLK
clk => Imm_9_ins_1[11]~reg0.CLK
clk => Imm_9_ins_1[12]~reg0.CLK
clk => Imm_9_ins_1[13]~reg0.CLK
clk => Imm_9_ins_1[14]~reg0.CLK
clk => Imm_9_ins_1[15]~reg0.CLK
clk => Imm_6_ins_1[0]~reg0.CLK
clk => Imm_6_ins_1[1]~reg0.CLK
clk => Imm_6_ins_1[2]~reg0.CLK
clk => Imm_6_ins_1[3]~reg0.CLK
clk => Imm_6_ins_1[4]~reg0.CLK
clk => Imm_6_ins_1[5]~reg0.CLK
clk => Imm_6_ins_1[6]~reg0.CLK
clk => Imm_6_ins_1[7]~reg0.CLK
clk => Imm_6_ins_1[8]~reg0.CLK
clk => Imm_6_ins_1[9]~reg0.CLK
clk => Imm_6_ins_1[10]~reg0.CLK
clk => Imm_6_ins_1[11]~reg0.CLK
clk => Imm_6_ins_1[12]~reg0.CLK
clk => Imm_6_ins_1[13]~reg0.CLK
clk => Imm_6_ins_1[14]~reg0.CLK
clk => Imm_6_ins_1[15]~reg0.CLK
clk => r1_ins_1[0]~reg0.CLK
clk => r1_ins_1[1]~reg0.CLK
clk => r1_ins_1[2]~reg0.CLK
clk => r1_ins_1[3]~reg0.CLK
clk => r1_ins_1[4]~reg0.CLK
clk => r1_ins_1[5]~reg0.CLK
clk => r1_ins_1[6]~reg0.CLK
clk => r1_ins_1[7]~reg0.CLK
clk => r1_ins_1[8]~reg0.CLK
clk => r1_ins_1[9]~reg0.CLK
clk => r1_ins_1[10]~reg0.CLK
clk => r1_ins_1[11]~reg0.CLK
clk => r1_ins_1[12]~reg0.CLK
clk => r1_ins_1[13]~reg0.CLK
clk => r1_ins_1[14]~reg0.CLK
clk => r1_ins_1[15]~reg0.CLK
clk => r1_ins_1[16]~reg0.CLK
clk => r1_ins_1[17]~reg0.CLK
clk => r1_ins_1[18]~reg0.CLK
clk => r1_ins_1[19]~reg0.CLK
clk => r1_ins_1[20]~reg0.CLK
clk => r1_ins_1[21]~reg0.CLK
clk => r1_ins_1[22]~reg0.CLK
clk => r1_ins_1[23]~reg0.CLK
clk => r1_ins_1[24]~reg0.CLK
clk => r1_ins_1[25]~reg0.CLK
clk => r1_ins_1[26]~reg0.CLK
clk => r1_ins_1[27]~reg0.CLK
clk => r1_ins_1[28]~reg0.CLK
clk => r1_ins_1[29]~reg0.CLK
clk => r1_ins_1[30]~reg0.CLK
clk => r1_ins_1[31]~reg0.CLK
clk => r3_ins_2[0]~reg0.CLK
clk => r3_ins_2[1]~reg0.CLK
clk => r3_ins_2[2]~reg0.CLK
clk => r3_ins_2[3]~reg0.CLK
clk => r3_ins_2[4]~reg0.CLK
clk => r3_ins_2[5]~reg0.CLK
clk => r3_ins_2[6]~reg0.CLK
clk => r3_ins_2[7]~reg0.CLK
clk => r3_ins_2[8]~reg0.CLK
clk => r3_ins_2[9]~reg0.CLK
clk => r3_ins_2[10]~reg0.CLK
clk => r3_ins_2[11]~reg0.CLK
clk => r3_ins_2[12]~reg0.CLK
clk => r3_ins_2[13]~reg0.CLK
clk => r3_ins_2[14]~reg0.CLK
clk => r3_ins_2[15]~reg0.CLK
clk => r2_ins_2[0]~reg0.CLK
clk => r2_ins_2[1]~reg0.CLK
clk => r2_ins_2[2]~reg0.CLK
clk => r2_ins_2[3]~reg0.CLK
clk => r2_ins_2[4]~reg0.CLK
clk => r2_ins_2[5]~reg0.CLK
clk => r2_ins_2[6]~reg0.CLK
clk => r2_ins_2[7]~reg0.CLK
clk => r2_ins_2[8]~reg0.CLK
clk => r2_ins_2[9]~reg0.CLK
clk => r2_ins_2[10]~reg0.CLK
clk => r2_ins_2[11]~reg0.CLK
clk => r2_ins_2[12]~reg0.CLK
clk => r2_ins_2[13]~reg0.CLK
clk => r2_ins_2[14]~reg0.CLK
clk => r2_ins_2[15]~reg0.CLK
clk => r3_ins_1[0]~reg0.CLK
clk => r3_ins_1[1]~reg0.CLK
clk => r3_ins_1[2]~reg0.CLK
clk => r3_ins_1[3]~reg0.CLK
clk => r3_ins_1[4]~reg0.CLK
clk => r3_ins_1[5]~reg0.CLK
clk => r3_ins_1[6]~reg0.CLK
clk => r3_ins_1[7]~reg0.CLK
clk => r3_ins_1[8]~reg0.CLK
clk => r3_ins_1[9]~reg0.CLK
clk => r3_ins_1[10]~reg0.CLK
clk => r3_ins_1[11]~reg0.CLK
clk => r3_ins_1[12]~reg0.CLK
clk => r3_ins_1[13]~reg0.CLK
clk => r3_ins_1[14]~reg0.CLK
clk => r3_ins_1[15]~reg0.CLK
clk => r2_ins_1[0]~reg0.CLK
clk => r2_ins_1[1]~reg0.CLK
clk => r2_ins_1[2]~reg0.CLK
clk => r2_ins_1[3]~reg0.CLK
clk => r2_ins_1[4]~reg0.CLK
clk => r2_ins_1[5]~reg0.CLK
clk => r2_ins_1[6]~reg0.CLK
clk => r2_ins_1[7]~reg0.CLK
clk => r2_ins_1[8]~reg0.CLK
clk => r2_ins_1[9]~reg0.CLK
clk => r2_ins_1[10]~reg0.CLK
clk => r2_ins_1[11]~reg0.CLK
clk => r2_ins_1[12]~reg0.CLK
clk => r2_ins_1[13]~reg0.CLK
clk => r2_ins_1[14]~reg0.CLK
clk => r2_ins_1[15]~reg0.CLK
rst => ~NO_FANOUT~
loading_mem => r3_ins_2[0]~reg0.ENA
loading_mem => read_4[0]~reg0.ENA
loading_mem => r1_ins_1[31]~reg0.ENA
loading_mem => r1_ins_1[30]~reg0.ENA
loading_mem => r1_ins_1[29]~reg0.ENA
loading_mem => r1_ins_1[28]~reg0.ENA
loading_mem => r1_ins_1[27]~reg0.ENA
loading_mem => r1_ins_1[26]~reg0.ENA
loading_mem => r1_ins_1[25]~reg0.ENA
loading_mem => r1_ins_1[24]~reg0.ENA
loading_mem => r1_ins_1[23]~reg0.ENA
loading_mem => r1_ins_1[22]~reg0.ENA
loading_mem => r1_ins_1[21]~reg0.ENA
loading_mem => r1_ins_1[20]~reg0.ENA
loading_mem => r1_ins_1[19]~reg0.ENA
loading_mem => r1_ins_1[18]~reg0.ENA
loading_mem => r1_ins_1[17]~reg0.ENA
loading_mem => r1_ins_1[16]~reg0.ENA
loading_mem => r1_ins_1[15]~reg0.ENA
loading_mem => r1_ins_1[14]~reg0.ENA
loading_mem => r1_ins_1[13]~reg0.ENA
loading_mem => r1_ins_1[12]~reg0.ENA
loading_mem => r1_ins_1[11]~reg0.ENA
loading_mem => r1_ins_1[10]~reg0.ENA
loading_mem => r1_ins_1[9]~reg0.ENA
loading_mem => r1_ins_1[8]~reg0.ENA
loading_mem => r1_ins_1[7]~reg0.ENA
loading_mem => r1_ins_1[6]~reg0.ENA
loading_mem => r1_ins_1[5]~reg0.ENA
loading_mem => r1_ins_1[4]~reg0.ENA
loading_mem => r1_ins_1[3]~reg0.ENA
loading_mem => r1_ins_1[2]~reg0.ENA
loading_mem => r1_ins_1[1]~reg0.ENA
loading_mem => r1_ins_1[0]~reg0.ENA
loading_mem => Imm_6_ins_1[15]~reg0.ENA
loading_mem => Imm_6_ins_1[14]~reg0.ENA
loading_mem => Imm_6_ins_1[13]~reg0.ENA
loading_mem => Imm_6_ins_1[12]~reg0.ENA
loading_mem => Imm_6_ins_1[11]~reg0.ENA
loading_mem => Imm_6_ins_1[10]~reg0.ENA
loading_mem => Imm_6_ins_1[9]~reg0.ENA
loading_mem => Imm_6_ins_1[8]~reg0.ENA
loading_mem => Imm_6_ins_1[7]~reg0.ENA
loading_mem => Imm_6_ins_1[6]~reg0.ENA
loading_mem => Imm_6_ins_1[5]~reg0.ENA
loading_mem => Imm_6_ins_1[4]~reg0.ENA
loading_mem => Imm_6_ins_1[3]~reg0.ENA
loading_mem => Imm_6_ins_1[2]~reg0.ENA
loading_mem => Imm_6_ins_1[1]~reg0.ENA
loading_mem => Imm_6_ins_1[0]~reg0.ENA
loading_mem => Imm_9_ins_1[15]~reg0.ENA
loading_mem => Imm_9_ins_1[14]~reg0.ENA
loading_mem => Imm_9_ins_1[13]~reg0.ENA
loading_mem => Imm_9_ins_1[12]~reg0.ENA
loading_mem => Imm_9_ins_1[11]~reg0.ENA
loading_mem => Imm_9_ins_1[10]~reg0.ENA
loading_mem => Imm_9_ins_1[9]~reg0.ENA
loading_mem => Imm_9_ins_1[8]~reg0.ENA
loading_mem => Imm_9_ins_1[7]~reg0.ENA
loading_mem => Imm_9_ins_1[6]~reg0.ENA
loading_mem => Imm_9_ins_1[5]~reg0.ENA
loading_mem => Imm_9_ins_1[4]~reg0.ENA
loading_mem => Imm_9_ins_1[3]~reg0.ENA
loading_mem => Imm_9_ins_1[2]~reg0.ENA
loading_mem => Imm_9_ins_1[1]~reg0.ENA
loading_mem => Imm_9_ins_1[0]~reg0.ENA
loading_mem => Imm_8_ins_1[7]~reg0.ENA
loading_mem => Imm_8_ins_1[6]~reg0.ENA
loading_mem => Imm_8_ins_1[5]~reg0.ENA
loading_mem => Imm_8_ins_1[4]~reg0.ENA
loading_mem => Imm_8_ins_1[3]~reg0.ENA
loading_mem => Imm_8_ins_1[2]~reg0.ENA
loading_mem => Imm_8_ins_1[1]~reg0.ENA
loading_mem => Imm_8_ins_1[0]~reg0.ENA
loading_mem => r1_ins_2[31]~reg0.ENA
loading_mem => r1_ins_2[30]~reg0.ENA
loading_mem => r1_ins_2[29]~reg0.ENA
loading_mem => r1_ins_2[28]~reg0.ENA
loading_mem => r1_ins_2[27]~reg0.ENA
loading_mem => r1_ins_2[26]~reg0.ENA
loading_mem => r1_ins_2[25]~reg0.ENA
loading_mem => r1_ins_2[24]~reg0.ENA
loading_mem => r1_ins_2[23]~reg0.ENA
loading_mem => r1_ins_2[22]~reg0.ENA
loading_mem => r1_ins_2[21]~reg0.ENA
loading_mem => r1_ins_2[20]~reg0.ENA
loading_mem => r1_ins_2[19]~reg0.ENA
loading_mem => r1_ins_2[18]~reg0.ENA
loading_mem => r1_ins_2[17]~reg0.ENA
loading_mem => r1_ins_2[16]~reg0.ENA
loading_mem => r1_ins_2[15]~reg0.ENA
loading_mem => r1_ins_2[14]~reg0.ENA
loading_mem => r1_ins_2[13]~reg0.ENA
loading_mem => r1_ins_2[12]~reg0.ENA
loading_mem => r1_ins_2[11]~reg0.ENA
loading_mem => r1_ins_2[10]~reg0.ENA
loading_mem => r1_ins_2[9]~reg0.ENA
loading_mem => r1_ins_2[8]~reg0.ENA
loading_mem => r1_ins_2[7]~reg0.ENA
loading_mem => r1_ins_2[6]~reg0.ENA
loading_mem => r1_ins_2[5]~reg0.ENA
loading_mem => r1_ins_2[4]~reg0.ENA
loading_mem => r1_ins_2[3]~reg0.ENA
loading_mem => r1_ins_2[2]~reg0.ENA
loading_mem => r1_ins_2[1]~reg0.ENA
loading_mem => r1_ins_2[0]~reg0.ENA
loading_mem => Imm_6_ins_2[15]~reg0.ENA
loading_mem => Imm_6_ins_2[14]~reg0.ENA
loading_mem => Imm_6_ins_2[13]~reg0.ENA
loading_mem => Imm_6_ins_2[12]~reg0.ENA
loading_mem => Imm_6_ins_2[11]~reg0.ENA
loading_mem => Imm_6_ins_2[10]~reg0.ENA
loading_mem => Imm_6_ins_2[9]~reg0.ENA
loading_mem => Imm_6_ins_2[8]~reg0.ENA
loading_mem => Imm_6_ins_2[7]~reg0.ENA
loading_mem => Imm_6_ins_2[6]~reg0.ENA
loading_mem => Imm_6_ins_2[5]~reg0.ENA
loading_mem => Imm_6_ins_2[4]~reg0.ENA
loading_mem => Imm_6_ins_2[3]~reg0.ENA
loading_mem => Imm_6_ins_2[2]~reg0.ENA
loading_mem => Imm_6_ins_2[1]~reg0.ENA
loading_mem => Imm_6_ins_2[0]~reg0.ENA
loading_mem => Imm_9_ins_2[15]~reg0.ENA
loading_mem => Imm_9_ins_2[14]~reg0.ENA
loading_mem => Imm_9_ins_2[13]~reg0.ENA
loading_mem => Imm_9_ins_2[12]~reg0.ENA
loading_mem => Imm_9_ins_2[11]~reg0.ENA
loading_mem => Imm_9_ins_2[10]~reg0.ENA
loading_mem => Imm_9_ins_2[9]~reg0.ENA
loading_mem => Imm_9_ins_2[8]~reg0.ENA
loading_mem => Imm_9_ins_2[7]~reg0.ENA
loading_mem => Imm_9_ins_2[6]~reg0.ENA
loading_mem => Imm_9_ins_2[5]~reg0.ENA
loading_mem => Imm_9_ins_2[4]~reg0.ENA
loading_mem => Imm_9_ins_2[3]~reg0.ENA
loading_mem => Imm_9_ins_2[2]~reg0.ENA
loading_mem => Imm_9_ins_2[1]~reg0.ENA
loading_mem => Imm_9_ins_2[0]~reg0.ENA
loading_mem => Imm_8_ins_2[7]~reg0.ENA
loading_mem => Imm_8_ins_2[6]~reg0.ENA
loading_mem => Imm_8_ins_2[5]~reg0.ENA
loading_mem => Imm_8_ins_2[4]~reg0.ENA
loading_mem => Imm_8_ins_2[3]~reg0.ENA
loading_mem => Imm_8_ins_2[2]~reg0.ENA
loading_mem => Imm_8_ins_2[1]~reg0.ENA
loading_mem => Imm_8_ins_2[0]~reg0.ENA
loading_mem => write_regFile~reg0.ENA
loading_mem => create_reg_map~reg0.ENA
loading_mem => free_reg~reg0.ENA
loading_mem => read_1[31]~reg0.ENA
loading_mem => read_1[30]~reg0.ENA
loading_mem => read_1[29]~reg0.ENA
loading_mem => read_1[28]~reg0.ENA
loading_mem => read_1[27]~reg0.ENA
loading_mem => read_1[26]~reg0.ENA
loading_mem => read_1[25]~reg0.ENA
loading_mem => read_1[24]~reg0.ENA
loading_mem => read_1[23]~reg0.ENA
loading_mem => read_1[22]~reg0.ENA
loading_mem => read_1[21]~reg0.ENA
loading_mem => read_1[20]~reg0.ENA
loading_mem => read_1[19]~reg0.ENA
loading_mem => read_1[18]~reg0.ENA
loading_mem => read_1[17]~reg0.ENA
loading_mem => read_1[16]~reg0.ENA
loading_mem => read_1[15]~reg0.ENA
loading_mem => read_1[14]~reg0.ENA
loading_mem => read_1[13]~reg0.ENA
loading_mem => read_1[12]~reg0.ENA
loading_mem => read_1[11]~reg0.ENA
loading_mem => read_1[10]~reg0.ENA
loading_mem => read_1[9]~reg0.ENA
loading_mem => read_1[8]~reg0.ENA
loading_mem => read_1[7]~reg0.ENA
loading_mem => read_1[6]~reg0.ENA
loading_mem => read_1[5]~reg0.ENA
loading_mem => read_1[4]~reg0.ENA
loading_mem => read_1[3]~reg0.ENA
loading_mem => read_1[2]~reg0.ENA
loading_mem => read_1[1]~reg0.ENA
loading_mem => read_1[0]~reg0.ENA
loading_mem => read_2[31]~reg0.ENA
loading_mem => read_2[30]~reg0.ENA
loading_mem => read_2[29]~reg0.ENA
loading_mem => read_2[28]~reg0.ENA
loading_mem => read_2[27]~reg0.ENA
loading_mem => read_2[26]~reg0.ENA
loading_mem => read_2[25]~reg0.ENA
loading_mem => read_2[24]~reg0.ENA
loading_mem => read_2[23]~reg0.ENA
loading_mem => read_2[22]~reg0.ENA
loading_mem => read_2[21]~reg0.ENA
loading_mem => read_2[20]~reg0.ENA
loading_mem => read_2[19]~reg0.ENA
loading_mem => read_2[18]~reg0.ENA
loading_mem => read_2[17]~reg0.ENA
loading_mem => read_2[16]~reg0.ENA
loading_mem => read_2[15]~reg0.ENA
loading_mem => read_2[14]~reg0.ENA
loading_mem => read_2[13]~reg0.ENA
loading_mem => read_2[12]~reg0.ENA
loading_mem => read_2[11]~reg0.ENA
loading_mem => read_2[10]~reg0.ENA
loading_mem => read_2[9]~reg0.ENA
loading_mem => read_2[8]~reg0.ENA
loading_mem => read_2[7]~reg0.ENA
loading_mem => read_2[6]~reg0.ENA
loading_mem => read_2[5]~reg0.ENA
loading_mem => read_2[4]~reg0.ENA
loading_mem => read_2[3]~reg0.ENA
loading_mem => read_2[2]~reg0.ENA
loading_mem => read_2[1]~reg0.ENA
loading_mem => read_2[0]~reg0.ENA
loading_mem => read_3[31]~reg0.ENA
loading_mem => read_3[30]~reg0.ENA
loading_mem => read_3[29]~reg0.ENA
loading_mem => read_3[28]~reg0.ENA
loading_mem => read_3[27]~reg0.ENA
loading_mem => read_3[26]~reg0.ENA
loading_mem => read_3[25]~reg0.ENA
loading_mem => read_3[24]~reg0.ENA
loading_mem => read_3[23]~reg0.ENA
loading_mem => read_3[22]~reg0.ENA
loading_mem => read_3[21]~reg0.ENA
loading_mem => read_3[20]~reg0.ENA
loading_mem => read_3[19]~reg0.ENA
loading_mem => read_3[18]~reg0.ENA
loading_mem => read_3[17]~reg0.ENA
loading_mem => read_3[16]~reg0.ENA
loading_mem => read_3[15]~reg0.ENA
loading_mem => read_3[14]~reg0.ENA
loading_mem => read_3[13]~reg0.ENA
loading_mem => read_3[12]~reg0.ENA
loading_mem => read_3[11]~reg0.ENA
loading_mem => read_3[10]~reg0.ENA
loading_mem => read_3[9]~reg0.ENA
loading_mem => read_3[8]~reg0.ENA
loading_mem => read_3[7]~reg0.ENA
loading_mem => read_3[6]~reg0.ENA
loading_mem => read_3[5]~reg0.ENA
loading_mem => read_3[4]~reg0.ENA
loading_mem => read_3[3]~reg0.ENA
loading_mem => read_3[2]~reg0.ENA
loading_mem => read_3[1]~reg0.ENA
loading_mem => read_3[0]~reg0.ENA
loading_mem => read_4[31]~reg0.ENA
loading_mem => read_4[30]~reg0.ENA
loading_mem => read_4[29]~reg0.ENA
loading_mem => read_4[28]~reg0.ENA
loading_mem => read_4[27]~reg0.ENA
loading_mem => read_4[26]~reg0.ENA
loading_mem => read_4[25]~reg0.ENA
loading_mem => read_4[24]~reg0.ENA
loading_mem => read_4[23]~reg0.ENA
loading_mem => read_4[22]~reg0.ENA
loading_mem => read_4[21]~reg0.ENA
loading_mem => read_4[20]~reg0.ENA
loading_mem => read_4[19]~reg0.ENA
loading_mem => read_4[18]~reg0.ENA
loading_mem => read_4[17]~reg0.ENA
loading_mem => read_4[16]~reg0.ENA
loading_mem => read_4[15]~reg0.ENA
loading_mem => read_4[14]~reg0.ENA
loading_mem => read_4[13]~reg0.ENA
loading_mem => read_4[12]~reg0.ENA
loading_mem => read_4[11]~reg0.ENA
loading_mem => read_4[10]~reg0.ENA
loading_mem => read_4[9]~reg0.ENA
loading_mem => read_4[8]~reg0.ENA
loading_mem => read_4[7]~reg0.ENA
loading_mem => read_4[6]~reg0.ENA
loading_mem => read_4[5]~reg0.ENA
loading_mem => read_4[4]~reg0.ENA
loading_mem => read_4[3]~reg0.ENA
loading_mem => read_4[2]~reg0.ENA
loading_mem => read_4[1]~reg0.ENA
loading_mem => r2_ins_1[15]~reg0.ENA
loading_mem => r2_ins_1[14]~reg0.ENA
loading_mem => r2_ins_1[13]~reg0.ENA
loading_mem => r2_ins_1[12]~reg0.ENA
loading_mem => r2_ins_1[11]~reg0.ENA
loading_mem => r2_ins_1[10]~reg0.ENA
loading_mem => r2_ins_1[9]~reg0.ENA
loading_mem => r2_ins_1[8]~reg0.ENA
loading_mem => r2_ins_1[7]~reg0.ENA
loading_mem => r2_ins_1[6]~reg0.ENA
loading_mem => r2_ins_1[5]~reg0.ENA
loading_mem => r2_ins_1[4]~reg0.ENA
loading_mem => r2_ins_1[3]~reg0.ENA
loading_mem => r2_ins_1[2]~reg0.ENA
loading_mem => r2_ins_1[1]~reg0.ENA
loading_mem => r2_ins_1[0]~reg0.ENA
loading_mem => r3_ins_1[15]~reg0.ENA
loading_mem => r3_ins_1[14]~reg0.ENA
loading_mem => r3_ins_1[13]~reg0.ENA
loading_mem => r3_ins_1[12]~reg0.ENA
loading_mem => r3_ins_1[11]~reg0.ENA
loading_mem => r3_ins_1[10]~reg0.ENA
loading_mem => r3_ins_1[9]~reg0.ENA
loading_mem => r3_ins_1[8]~reg0.ENA
loading_mem => r3_ins_1[7]~reg0.ENA
loading_mem => r3_ins_1[6]~reg0.ENA
loading_mem => r3_ins_1[5]~reg0.ENA
loading_mem => r3_ins_1[4]~reg0.ENA
loading_mem => r3_ins_1[3]~reg0.ENA
loading_mem => r3_ins_1[2]~reg0.ENA
loading_mem => r3_ins_1[1]~reg0.ENA
loading_mem => r3_ins_1[0]~reg0.ENA
loading_mem => r2_ins_2[15]~reg0.ENA
loading_mem => r2_ins_2[14]~reg0.ENA
loading_mem => r2_ins_2[13]~reg0.ENA
loading_mem => r2_ins_2[12]~reg0.ENA
loading_mem => r2_ins_2[11]~reg0.ENA
loading_mem => r2_ins_2[10]~reg0.ENA
loading_mem => r2_ins_2[9]~reg0.ENA
loading_mem => r2_ins_2[8]~reg0.ENA
loading_mem => r2_ins_2[7]~reg0.ENA
loading_mem => r2_ins_2[6]~reg0.ENA
loading_mem => r2_ins_2[5]~reg0.ENA
loading_mem => r2_ins_2[4]~reg0.ENA
loading_mem => r2_ins_2[3]~reg0.ENA
loading_mem => r2_ins_2[2]~reg0.ENA
loading_mem => r2_ins_2[1]~reg0.ENA
loading_mem => r2_ins_2[0]~reg0.ENA
loading_mem => r3_ins_2[15]~reg0.ENA
loading_mem => r3_ins_2[14]~reg0.ENA
loading_mem => r3_ins_2[13]~reg0.ENA
loading_mem => r3_ins_2[12]~reg0.ENA
loading_mem => r3_ins_2[11]~reg0.ENA
loading_mem => r3_ins_2[10]~reg0.ENA
loading_mem => r3_ins_2[9]~reg0.ENA
loading_mem => r3_ins_2[8]~reg0.ENA
loading_mem => r3_ins_2[7]~reg0.ENA
loading_mem => r3_ins_2[6]~reg0.ENA
loading_mem => r3_ins_2[5]~reg0.ENA
loading_mem => r3_ins_2[4]~reg0.ENA
loading_mem => r3_ins_2[3]~reg0.ENA
loading_mem => r3_ins_2[2]~reg0.ENA
loading_mem => r3_ins_2[1]~reg0.ENA
id_freeze => ~NO_FANOUT~
write_regFile <= write_regFile~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[0] <= read_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[1] <= read_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[2] <= read_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[3] <= read_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[4] <= read_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[5] <= read_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[6] <= read_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[7] <= read_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[8] <= read_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[9] <= read_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[10] <= read_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[11] <= read_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[12] <= read_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[13] <= read_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[14] <= read_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[15] <= read_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[16] <= read_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[17] <= read_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[18] <= read_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[19] <= read_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[20] <= read_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[21] <= read_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[22] <= read_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[23] <= read_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[24] <= read_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[25] <= read_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[26] <= read_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[27] <= read_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[28] <= read_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[29] <= read_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[30] <= read_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_1[31] <= read_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[0] <= read_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[1] <= read_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[2] <= read_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[3] <= read_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[4] <= read_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[5] <= read_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[6] <= read_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[7] <= read_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[8] <= read_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[9] <= read_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[10] <= read_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[11] <= read_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[12] <= read_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[13] <= read_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[14] <= read_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[15] <= read_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[16] <= read_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[17] <= read_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[18] <= read_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[19] <= read_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[20] <= read_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[21] <= read_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[22] <= read_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[23] <= read_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[24] <= read_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[25] <= read_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[26] <= read_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[27] <= read_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[28] <= read_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[29] <= read_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[30] <= read_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_2[31] <= read_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[0] <= read_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[1] <= read_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[2] <= read_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[3] <= read_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[4] <= read_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[5] <= read_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[6] <= read_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[7] <= read_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[8] <= read_3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[9] <= read_3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[10] <= read_3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[11] <= read_3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[12] <= read_3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[13] <= read_3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[14] <= read_3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[15] <= read_3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[16] <= read_3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[17] <= read_3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[18] <= read_3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[19] <= read_3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[20] <= read_3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[21] <= read_3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[22] <= read_3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[23] <= read_3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[24] <= read_3[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[25] <= read_3[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[26] <= read_3[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[27] <= read_3[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[28] <= read_3[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[29] <= read_3[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[30] <= read_3[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_3[31] <= read_3[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[0] <= read_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[1] <= read_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[2] <= read_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[3] <= read_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[4] <= read_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[5] <= read_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[6] <= read_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[7] <= read_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[8] <= read_4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[9] <= read_4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[10] <= read_4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[11] <= read_4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[12] <= read_4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[13] <= read_4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[14] <= read_4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[15] <= read_4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[16] <= read_4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[17] <= read_4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[18] <= read_4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[19] <= read_4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[20] <= read_4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[21] <= read_4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[22] <= read_4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[23] <= read_4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[24] <= read_4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[25] <= read_4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[26] <= read_4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[27] <= read_4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[28] <= read_4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[29] <= read_4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[30] <= read_4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_4[31] <= read_4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
create_reg_map <= create_reg_map~reg0.DB_MAX_OUTPUT_PORT_TYPE
free_reg <= free_reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_val_1[0] => r2_ins_1[0]~reg0.DATAIN
reg_val_1[1] => r2_ins_1[1]~reg0.DATAIN
reg_val_1[2] => r2_ins_1[2]~reg0.DATAIN
reg_val_1[3] => r2_ins_1[3]~reg0.DATAIN
reg_val_1[4] => r2_ins_1[4]~reg0.DATAIN
reg_val_1[5] => r2_ins_1[5]~reg0.DATAIN
reg_val_1[6] => r2_ins_1[6]~reg0.DATAIN
reg_val_1[7] => r2_ins_1[7]~reg0.DATAIN
reg_val_1[8] => r2_ins_1[8]~reg0.DATAIN
reg_val_1[9] => r2_ins_1[9]~reg0.DATAIN
reg_val_1[10] => r2_ins_1[10]~reg0.DATAIN
reg_val_1[11] => r2_ins_1[11]~reg0.DATAIN
reg_val_1[12] => r2_ins_1[12]~reg0.DATAIN
reg_val_1[13] => r2_ins_1[13]~reg0.DATAIN
reg_val_1[14] => r2_ins_1[14]~reg0.DATAIN
reg_val_1[15] => r2_ins_1[15]~reg0.DATAIN
reg_val_2[0] => r3_ins_1[0]~reg0.DATAIN
reg_val_2[1] => r3_ins_1[1]~reg0.DATAIN
reg_val_2[2] => r3_ins_1[2]~reg0.DATAIN
reg_val_2[3] => r3_ins_1[3]~reg0.DATAIN
reg_val_2[4] => r3_ins_1[4]~reg0.DATAIN
reg_val_2[5] => r3_ins_1[5]~reg0.DATAIN
reg_val_2[6] => r3_ins_1[6]~reg0.DATAIN
reg_val_2[7] => r3_ins_1[7]~reg0.DATAIN
reg_val_2[8] => r3_ins_1[8]~reg0.DATAIN
reg_val_2[9] => r3_ins_1[9]~reg0.DATAIN
reg_val_2[10] => r3_ins_1[10]~reg0.DATAIN
reg_val_2[11] => r3_ins_1[11]~reg0.DATAIN
reg_val_2[12] => r3_ins_1[12]~reg0.DATAIN
reg_val_2[13] => r3_ins_1[13]~reg0.DATAIN
reg_val_2[14] => r3_ins_1[14]~reg0.DATAIN
reg_val_2[15] => r3_ins_1[15]~reg0.DATAIN
reg_val_3[0] => r2_ins_2[0]~reg0.DATAIN
reg_val_3[1] => r2_ins_2[1]~reg0.DATAIN
reg_val_3[2] => r2_ins_2[2]~reg0.DATAIN
reg_val_3[3] => r2_ins_2[3]~reg0.DATAIN
reg_val_3[4] => r2_ins_2[4]~reg0.DATAIN
reg_val_3[5] => r2_ins_2[5]~reg0.DATAIN
reg_val_3[6] => r2_ins_2[6]~reg0.DATAIN
reg_val_3[7] => r2_ins_2[7]~reg0.DATAIN
reg_val_3[8] => r2_ins_2[8]~reg0.DATAIN
reg_val_3[9] => r2_ins_2[9]~reg0.DATAIN
reg_val_3[10] => r2_ins_2[10]~reg0.DATAIN
reg_val_3[11] => r2_ins_2[11]~reg0.DATAIN
reg_val_3[12] => r2_ins_2[12]~reg0.DATAIN
reg_val_3[13] => r2_ins_2[13]~reg0.DATAIN
reg_val_3[14] => r2_ins_2[14]~reg0.DATAIN
reg_val_3[15] => r2_ins_2[15]~reg0.DATAIN
reg_val_4[0] => r3_ins_2[0]~reg0.DATAIN
reg_val_4[1] => r3_ins_2[1]~reg0.DATAIN
reg_val_4[2] => r3_ins_2[2]~reg0.DATAIN
reg_val_4[3] => r3_ins_2[3]~reg0.DATAIN
reg_val_4[4] => r3_ins_2[4]~reg0.DATAIN
reg_val_4[5] => r3_ins_2[5]~reg0.DATAIN
reg_val_4[6] => r3_ins_2[6]~reg0.DATAIN
reg_val_4[7] => r3_ins_2[7]~reg0.DATAIN
reg_val_4[8] => r3_ins_2[8]~reg0.DATAIN
reg_val_4[9] => r3_ins_2[9]~reg0.DATAIN
reg_val_4[10] => r3_ins_2[10]~reg0.DATAIN
reg_val_4[11] => r3_ins_2[11]~reg0.DATAIN
reg_val_4[12] => r3_ins_2[12]~reg0.DATAIN
reg_val_4[13] => r3_ins_2[13]~reg0.DATAIN
reg_val_4[14] => r3_ins_2[14]~reg0.DATAIN
reg_val_4[15] => r3_ins_2[15]~reg0.DATAIN
instruction_1[0] => Imm_6_ins_1[0]~reg0.DATAIN
instruction_1[0] => Imm_9_ins_1[0]~reg0.DATAIN
instruction_1[1] => Imm_6_ins_1[1]~reg0.DATAIN
instruction_1[1] => Imm_9_ins_1[1]~reg0.DATAIN
instruction_1[1] => Imm_8_ins_1[0]~reg0.DATAIN
instruction_1[2] => Imm_6_ins_1[2]~reg0.DATAIN
instruction_1[2] => Imm_9_ins_1[2]~reg0.DATAIN
instruction_1[2] => Imm_8_ins_1[1]~reg0.DATAIN
instruction_1[3] => Imm_6_ins_1[3]~reg0.DATAIN
instruction_1[3] => Imm_9_ins_1[3]~reg0.DATAIN
instruction_1[3] => Imm_8_ins_1[2]~reg0.DATAIN
instruction_1[3] => read_2[0]~reg0.DATAIN
instruction_1[4] => Imm_6_ins_1[4]~reg0.DATAIN
instruction_1[4] => Imm_9_ins_1[4]~reg0.DATAIN
instruction_1[4] => Imm_8_ins_1[3]~reg0.DATAIN
instruction_1[4] => read_2[1]~reg0.DATAIN
instruction_1[5] => Imm_6_ins_1[5]~reg0.DATAIN
instruction_1[5] => Imm_9_ins_1[5]~reg0.DATAIN
instruction_1[5] => Imm_8_ins_1[4]~reg0.DATAIN
instruction_1[5] => read_2[2]~reg0.DATAIN
instruction_1[6] => Imm_9_ins_1[6]~reg0.DATAIN
instruction_1[6] => Imm_8_ins_1[5]~reg0.DATAIN
instruction_1[6] => read_1[0]~reg0.DATAIN
instruction_1[7] => Imm_9_ins_1[7]~reg0.DATAIN
instruction_1[7] => Imm_8_ins_1[6]~reg0.DATAIN
instruction_1[7] => read_1[1]~reg0.DATAIN
instruction_1[8] => Imm_9_ins_1[8]~reg0.DATAIN
instruction_1[8] => Imm_8_ins_1[7]~reg0.DATAIN
instruction_1[8] => read_1[2]~reg0.DATAIN
instruction_1[9] => r1_ins_1[0]~reg0.DATAIN
instruction_1[10] => r1_ins_1[1]~reg0.DATAIN
instruction_1[11] => r1_ins_1[2]~reg0.DATAIN
instruction_1[12] => ~NO_FANOUT~
instruction_1[13] => ~NO_FANOUT~
instruction_1[14] => ~NO_FANOUT~
instruction_1[15] => ~NO_FANOUT~
instruction_2[0] => Imm_6_ins_2[0]~reg0.DATAIN
instruction_2[0] => Imm_9_ins_2[0]~reg0.DATAIN
instruction_2[1] => Imm_6_ins_2[1]~reg0.DATAIN
instruction_2[1] => Imm_9_ins_2[1]~reg0.DATAIN
instruction_2[1] => Imm_8_ins_2[0]~reg0.DATAIN
instruction_2[2] => Imm_6_ins_2[2]~reg0.DATAIN
instruction_2[2] => Imm_9_ins_2[2]~reg0.DATAIN
instruction_2[2] => Imm_8_ins_2[1]~reg0.DATAIN
instruction_2[3] => read_4[0]~reg0.DATAIN
instruction_2[3] => Imm_6_ins_2[3]~reg0.DATAIN
instruction_2[3] => Imm_9_ins_2[3]~reg0.DATAIN
instruction_2[3] => Imm_8_ins_2[2]~reg0.DATAIN
instruction_2[4] => Imm_6_ins_2[4]~reg0.DATAIN
instruction_2[4] => Imm_9_ins_2[4]~reg0.DATAIN
instruction_2[4] => Imm_8_ins_2[3]~reg0.DATAIN
instruction_2[4] => read_4[1]~reg0.DATAIN
instruction_2[5] => Imm_6_ins_2[5]~reg0.DATAIN
instruction_2[5] => Imm_9_ins_2[5]~reg0.DATAIN
instruction_2[5] => Imm_8_ins_2[4]~reg0.DATAIN
instruction_2[5] => read_4[2]~reg0.DATAIN
instruction_2[6] => Imm_9_ins_2[6]~reg0.DATAIN
instruction_2[6] => Imm_8_ins_2[5]~reg0.DATAIN
instruction_2[6] => read_3[0]~reg0.DATAIN
instruction_2[7] => Imm_9_ins_2[7]~reg0.DATAIN
instruction_2[7] => Imm_8_ins_2[6]~reg0.DATAIN
instruction_2[7] => read_3[1]~reg0.DATAIN
instruction_2[8] => Imm_9_ins_2[8]~reg0.DATAIN
instruction_2[8] => Imm_8_ins_2[7]~reg0.DATAIN
instruction_2[8] => read_3[2]~reg0.DATAIN
instruction_2[9] => r1_ins_2[0]~reg0.DATAIN
instruction_2[10] => r1_ins_2[1]~reg0.DATAIN
instruction_2[11] => r1_ins_2[2]~reg0.DATAIN
instruction_2[12] => ~NO_FANOUT~
instruction_2[13] => ~NO_FANOUT~
instruction_2[14] => ~NO_FANOUT~
instruction_2[15] => ~NO_FANOUT~
ins_1[0] <= <VCC>
ins_1[1] <= <GND>
ins_1[2] <= <GND>
ins_1[3] <= <GND>
ins_1[4] <= <GND>
ins_1[5] <= <GND>
ins_1[6] <= <GND>
ins_1[7] <= <GND>
ins_1[8] <= <GND>
ins_1[9] <= <GND>
ins_1[10] <= <GND>
ins_1[11] <= <GND>
ins_1[12] <= <GND>
ins_1[13] <= <GND>
ins_1[14] <= <GND>
ins_1[15] <= <GND>
ins_1[16] <= <GND>
ins_1[17] <= <GND>
ins_1[18] <= <GND>
ins_1[19] <= <GND>
ins_1[20] <= <GND>
ins_1[21] <= <GND>
ins_1[22] <= <GND>
ins_1[23] <= <GND>
ins_1[24] <= <GND>
ins_1[25] <= <GND>
ins_1[26] <= <GND>
ins_1[27] <= <GND>
ins_1[28] <= <GND>
ins_1[29] <= <GND>
ins_1[30] <= <GND>
ins_1[31] <= <VCC>
ins_2[0] <= <VCC>
ins_2[1] <= <GND>
ins_2[2] <= <GND>
ins_2[3] <= <GND>
ins_2[4] <= <GND>
ins_2[5] <= <GND>
ins_2[6] <= <GND>
ins_2[7] <= <GND>
ins_2[8] <= <GND>
ins_2[9] <= <GND>
ins_2[10] <= <GND>
ins_2[11] <= <GND>
ins_2[12] <= <GND>
ins_2[13] <= <GND>
ins_2[14] <= <GND>
ins_2[15] <= <GND>
ins_2[16] <= <GND>
ins_2[17] <= <GND>
ins_2[18] <= <GND>
ins_2[19] <= <GND>
ins_2[20] <= <GND>
ins_2[21] <= <GND>
ins_2[22] <= <GND>
ins_2[23] <= <GND>
ins_2[24] <= <GND>
ins_2[25] <= <GND>
ins_2[26] <= <GND>
ins_2[27] <= <GND>
ins_2[28] <= <GND>
ins_2[29] <= <GND>
ins_2[30] <= <GND>
ins_2[31] <= <VCC>
r1_ins_1[0] <= r1_ins_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[1] <= r1_ins_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[2] <= r1_ins_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[3] <= r1_ins_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[4] <= r1_ins_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[5] <= r1_ins_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[6] <= r1_ins_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[7] <= r1_ins_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[8] <= r1_ins_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[9] <= r1_ins_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[10] <= r1_ins_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[11] <= r1_ins_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[12] <= r1_ins_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[13] <= r1_ins_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[14] <= r1_ins_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[15] <= r1_ins_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[16] <= r1_ins_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[17] <= r1_ins_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[18] <= r1_ins_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[19] <= r1_ins_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[20] <= r1_ins_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[21] <= r1_ins_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[22] <= r1_ins_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[23] <= r1_ins_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[24] <= r1_ins_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[25] <= r1_ins_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[26] <= r1_ins_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[27] <= r1_ins_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[28] <= r1_ins_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[29] <= r1_ins_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[30] <= r1_ins_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_1[31] <= r1_ins_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[0] <= r2_ins_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[1] <= r2_ins_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[2] <= r2_ins_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[3] <= r2_ins_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[4] <= r2_ins_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[5] <= r2_ins_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[6] <= r2_ins_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[7] <= r2_ins_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[8] <= r2_ins_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[9] <= r2_ins_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[10] <= r2_ins_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[11] <= r2_ins_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[12] <= r2_ins_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[13] <= r2_ins_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[14] <= r2_ins_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_1[15] <= r2_ins_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[0] <= r3_ins_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[1] <= r3_ins_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[2] <= r3_ins_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[3] <= r3_ins_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[4] <= r3_ins_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[5] <= r3_ins_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[6] <= r3_ins_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[7] <= r3_ins_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[8] <= r3_ins_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[9] <= r3_ins_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[10] <= r3_ins_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[11] <= r3_ins_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[12] <= r3_ins_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[13] <= r3_ins_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[14] <= r3_ins_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_1[15] <= r3_ins_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[0] <= Imm_6_ins_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[1] <= Imm_6_ins_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[2] <= Imm_6_ins_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[3] <= Imm_6_ins_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[4] <= Imm_6_ins_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[5] <= Imm_6_ins_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[6] <= Imm_6_ins_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[7] <= Imm_6_ins_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[8] <= Imm_6_ins_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[9] <= Imm_6_ins_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[10] <= Imm_6_ins_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[11] <= Imm_6_ins_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[12] <= Imm_6_ins_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[13] <= Imm_6_ins_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[14] <= Imm_6_ins_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_1[15] <= Imm_6_ins_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[0] <= Imm_9_ins_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[1] <= Imm_9_ins_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[2] <= Imm_9_ins_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[3] <= Imm_9_ins_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[4] <= Imm_9_ins_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[5] <= Imm_9_ins_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[6] <= Imm_9_ins_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[7] <= Imm_9_ins_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[8] <= Imm_9_ins_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[9] <= Imm_9_ins_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[10] <= Imm_9_ins_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[11] <= Imm_9_ins_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[12] <= Imm_9_ins_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[13] <= Imm_9_ins_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[14] <= Imm_9_ins_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_1[15] <= Imm_9_ins_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_1[0] <= Imm_8_ins_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_1[1] <= Imm_8_ins_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_1[2] <= Imm_8_ins_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_1[3] <= Imm_8_ins_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_1[4] <= Imm_8_ins_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_1[5] <= Imm_8_ins_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_1[6] <= Imm_8_ins_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_1[7] <= Imm_8_ins_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[0] <= r1_ins_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[1] <= r1_ins_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[2] <= r1_ins_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[3] <= r1_ins_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[4] <= r1_ins_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[5] <= r1_ins_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[6] <= r1_ins_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[7] <= r1_ins_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[8] <= r1_ins_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[9] <= r1_ins_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[10] <= r1_ins_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[11] <= r1_ins_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[12] <= r1_ins_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[13] <= r1_ins_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[14] <= r1_ins_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[15] <= r1_ins_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[16] <= r1_ins_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[17] <= r1_ins_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[18] <= r1_ins_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[19] <= r1_ins_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[20] <= r1_ins_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[21] <= r1_ins_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[22] <= r1_ins_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[23] <= r1_ins_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[24] <= r1_ins_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[25] <= r1_ins_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[26] <= r1_ins_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[27] <= r1_ins_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[28] <= r1_ins_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[29] <= r1_ins_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[30] <= r1_ins_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r1_ins_2[31] <= r1_ins_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[0] <= r2_ins_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[1] <= r2_ins_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[2] <= r2_ins_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[3] <= r2_ins_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[4] <= r2_ins_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[5] <= r2_ins_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[6] <= r2_ins_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[7] <= r2_ins_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[8] <= r2_ins_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[9] <= r2_ins_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[10] <= r2_ins_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[11] <= r2_ins_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[12] <= r2_ins_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[13] <= r2_ins_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[14] <= r2_ins_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r2_ins_2[15] <= r2_ins_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[0] <= r3_ins_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[1] <= r3_ins_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[2] <= r3_ins_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[3] <= r3_ins_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[4] <= r3_ins_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[5] <= r3_ins_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[6] <= r3_ins_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[7] <= r3_ins_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[8] <= r3_ins_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[9] <= r3_ins_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[10] <= r3_ins_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[11] <= r3_ins_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[12] <= r3_ins_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[13] <= r3_ins_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[14] <= r3_ins_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r3_ins_2[15] <= r3_ins_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[0] <= Imm_6_ins_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[1] <= Imm_6_ins_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[2] <= Imm_6_ins_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[3] <= Imm_6_ins_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[4] <= Imm_6_ins_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[5] <= Imm_6_ins_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[6] <= Imm_6_ins_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[7] <= Imm_6_ins_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[8] <= Imm_6_ins_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[9] <= Imm_6_ins_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[10] <= Imm_6_ins_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[11] <= Imm_6_ins_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[12] <= Imm_6_ins_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[13] <= Imm_6_ins_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[14] <= Imm_6_ins_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_6_ins_2[15] <= Imm_6_ins_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[0] <= Imm_9_ins_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[1] <= Imm_9_ins_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[2] <= Imm_9_ins_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[3] <= Imm_9_ins_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[4] <= Imm_9_ins_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[5] <= Imm_9_ins_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[6] <= Imm_9_ins_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[7] <= Imm_9_ins_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[8] <= Imm_9_ins_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[9] <= Imm_9_ins_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[10] <= Imm_9_ins_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[11] <= Imm_9_ins_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[12] <= Imm_9_ins_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[13] <= Imm_9_ins_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[14] <= Imm_9_ins_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_9_ins_2[15] <= Imm_9_ins_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_2[0] <= Imm_8_ins_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_2[1] <= Imm_8_ins_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_2[2] <= Imm_8_ins_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_2[3] <= Imm_8_ins_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_2[4] <= Imm_8_ins_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_2[5] <= Imm_8_ins_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_2[6] <= Imm_8_ins_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Imm_8_ins_2[7] <= Imm_8_ins_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_ins_1[0] <= pc_ins_1[0].DB_MAX_OUTPUT_PORT_TYPE
pc_ins_1[1] <= pc_ins_1[1].DB_MAX_OUTPUT_PORT_TYPE
pc_ins_1[2] <= pc_ins_1[2].DB_MAX_OUTPUT_PORT_TYPE
pc_ins_1[3] <= pc_ins_1[3].DB_MAX_OUTPUT_PORT_TYPE
pc_ins_1[4] <= pc_ins_1[4].DB_MAX_OUTPUT_PORT_TYPE
pc_ins_1[5] <= pc_ins_1[5].DB_MAX_OUTPUT_PORT_TYPE
pc_ins_2[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_ins_2[1] <= pc_ins_2[1].DB_MAX_OUTPUT_PORT_TYPE
pc_ins_2[2] <= pc_ins_2[2].DB_MAX_OUTPUT_PORT_TYPE
pc_ins_2[3] <= pc_ins_2[3].DB_MAX_OUTPUT_PORT_TYPE
pc_ins_2[4] <= pc_ins_2[4].DB_MAX_OUTPUT_PORT_TYPE
pc_ins_2[5] <= pc_ins_2[5].DB_MAX_OUTPUT_PORT_TYPE


