Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Mon Dec 31 04:18:50 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/MULT_cp2p2/CLOCK_r_REG762_S1
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_cp2p2/add_3231/CLOCK_r_REG152_S11
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/MULT_cp2p2/CLOCK_r_REG762_S1/CK (DFFR_X1)            0.00       0.00 r
  DP/MULT_cp2p2/CLOCK_r_REG762_S1/QN (DFFR_X1)            0.06       0.06 f
  DP/MULT_cp2p2/U115/ZN (INV_X1)                          0.03       0.10 r
  DP/MULT_cp2p2/recoding_block_3/y_tri[0] (r4mbePP_preprocessing_n_bit24_15)
                                                          0.00       0.10 r
  DP/MULT_cp2p2/recoding_block_3/U4/ZN (XNOR2_X1)         0.07       0.17 r
  DP/MULT_cp2p2/recoding_block_3/MUX_X/sel (mux2_n_bit25_31)
                                                          0.00       0.17 r
  DP/MULT_cp2p2/recoding_block_3/MUX_X/U2/Z (BUF_X2)      0.05       0.22 r
  DP/MULT_cp2p2/recoding_block_3/MUX_X/U24/Z (MUX2_X1)
                                                          0.07       0.30 f
  DP/MULT_cp2p2/recoding_block_3/MUX_X/o[20] (mux2_n_bit25_31)
                                                          0.00       0.30 f
  DP/MULT_cp2p2/recoding_block_3/MUX_0/i1[20] (mux2_n_bit25_30)
                                                          0.00       0.30 f
  DP/MULT_cp2p2/recoding_block_3/MUX_0/U9/ZN (AND2_X1)
                                                          0.04       0.34 f
  DP/MULT_cp2p2/recoding_block_3/MUX_0/o[20] (mux2_n_bit25_30)
                                                          0.00       0.34 f
  DP/MULT_cp2p2/recoding_block_3/x_absY[20] (r4mbePP_preprocessing_n_bit24_15)
                                                          0.00       0.34 f
  DP/MULT_cp2p2/bitwiseInverterX_3/dataIn[20] (bitwiseInv_n_bit25_14)
                                                          0.00       0.34 f
  DP/MULT_cp2p2/bitwiseInverterX_3/U16/ZN (XNOR2_X1)      0.06       0.39 f
  DP/MULT_cp2p2/bitwiseInverterX_3/dataOut[20] (bitwiseInv_n_bit25_14)
                                                          0.00       0.39 f
  DP/MULT_cp2p2/lv4_c26_FA_1/i0 (fullAdder_314)           0.00       0.39 f
  DP/MULT_cp2p2/lv4_c26_FA_1/HA_0/i0 (halfAdder_629)      0.00       0.39 f
  DP/MULT_cp2p2/lv4_c26_FA_1/HA_0/U3/Z (XOR2_X1)          0.08       0.47 f
  DP/MULT_cp2p2/lv4_c26_FA_1/HA_0/s (halfAdder_629)       0.00       0.47 f
  DP/MULT_cp2p2/lv4_c26_FA_1/HA_1/i1 (halfAdder_628)      0.00       0.47 f
  DP/MULT_cp2p2/lv4_c26_FA_1/HA_1/U2/ZN (AND2_X1)         0.04       0.51 f
  DP/MULT_cp2p2/lv4_c26_FA_1/HA_1/co (halfAdder_628)      0.00       0.51 f
  DP/MULT_cp2p2/lv4_c26_FA_1/U1/ZN (OR2_X2)               0.05       0.57 f
  DP/MULT_cp2p2/lv4_c26_FA_1/co (fullAdder_314)           0.00       0.57 f
  DP/MULT_cp2p2/lv3_c27_FA_0/i1 (fullAdder_282)           0.00       0.57 f
  DP/MULT_cp2p2/lv3_c27_FA_0/HA_0/i1 (halfAdder_565)      0.00       0.57 f
  DP/MULT_cp2p2/lv3_c27_FA_0/HA_0/U3/Z (XOR2_X1)          0.08       0.64 f
  DP/MULT_cp2p2/lv3_c27_FA_0/HA_0/s (halfAdder_565)       0.00       0.64 f
  DP/MULT_cp2p2/lv3_c27_FA_0/HA_1/i1 (halfAdder_564)      0.00       0.64 f
  DP/MULT_cp2p2/lv3_c27_FA_0/HA_1/U2/ZN (AND2_X1)         0.04       0.69 f
  DP/MULT_cp2p2/lv3_c27_FA_0/HA_1/co (halfAdder_564)      0.00       0.69 f
  DP/MULT_cp2p2/lv3_c27_FA_0/U1/ZN (OR2_X2)               0.05       0.74 f
  DP/MULT_cp2p2/lv3_c27_FA_0/co (fullAdder_282)           0.00       0.74 f
  DP/MULT_cp2p2/lv2_c28_FA_0/i0 (fullAdder_240)           0.00       0.74 f
  DP/MULT_cp2p2/lv2_c28_FA_0/HA_0/i0 (halfAdder_481)      0.00       0.74 f
  DP/MULT_cp2p2/lv2_c28_FA_0/HA_0/U2/Z (XOR2_X1)          0.07       0.81 f
  DP/MULT_cp2p2/lv2_c28_FA_0/HA_0/s (halfAdder_481)       0.00       0.81 f
  DP/MULT_cp2p2/lv2_c28_FA_0/HA_1/i1 (halfAdder_480)      0.00       0.81 f
  DP/MULT_cp2p2/lv2_c28_FA_0/HA_1/U2/ZN (AND2_X1)         0.04       0.85 f
  DP/MULT_cp2p2/lv2_c28_FA_0/HA_1/co (halfAdder_480)      0.00       0.85 f
  DP/MULT_cp2p2/lv2_c28_FA_0/U1/ZN (OR2_X2)               0.05       0.90 f
  DP/MULT_cp2p2/lv2_c28_FA_0/co (fullAdder_240)           0.00       0.90 f
  DP/MULT_cp2p2/lv1_c29_FA_0/i0 (fullAdder_206)           0.00       0.90 f
  DP/MULT_cp2p2/lv1_c29_FA_0/HA_0/i0 (halfAdder_413)      0.00       0.90 f
  DP/MULT_cp2p2/lv1_c29_FA_0/HA_0/U2/Z (XOR2_X1)          0.07       0.98 f
  DP/MULT_cp2p2/lv1_c29_FA_0/HA_0/s (halfAdder_413)       0.00       0.98 f
  DP/MULT_cp2p2/lv1_c29_FA_0/HA_1/i1 (halfAdder_412)      0.00       0.98 f
  DP/MULT_cp2p2/lv1_c29_FA_0/HA_1/U2/ZN (AND2_X1)         0.04       1.02 f
  DP/MULT_cp2p2/lv1_c29_FA_0/HA_1/co (halfAdder_412)      0.00       1.02 f
  DP/MULT_cp2p2/lv1_c29_FA_0/U1/ZN (OR2_X2)               0.05       1.07 f
  DP/MULT_cp2p2/lv1_c29_FA_0/co (fullAdder_206)           0.00       1.07 f
  DP/MULT_cp2p2/lv0_c30_FA_0/i0 (fullAdder_181)           0.00       1.07 f
  DP/MULT_cp2p2/lv0_c30_FA_0/HA_0/i0 (halfAdder_363)      0.00       1.07 f
  DP/MULT_cp2p2/lv0_c30_FA_0/HA_0/U2/Z (XOR2_X1)          0.07       1.14 f
  DP/MULT_cp2p2/lv0_c30_FA_0/HA_0/s (halfAdder_363)       0.00       1.14 f
  DP/MULT_cp2p2/lv0_c30_FA_0/HA_1/i1 (halfAdder_362)      0.00       1.14 f
  DP/MULT_cp2p2/lv0_c30_FA_0/HA_1/U2/ZN (AND2_X1)         0.04       1.18 f
  DP/MULT_cp2p2/lv0_c30_FA_0/HA_1/co (halfAdder_362)      0.00       1.18 f
  DP/MULT_cp2p2/lv0_c30_FA_0/U1/ZN (OR2_X2)               0.05       1.24 f
  DP/MULT_cp2p2/lv0_c30_FA_0/co (fullAdder_181)           0.00       1.24 f
  DP/MULT_cp2p2/add_3231/A[13] (mbeDadda_mult_1_DW01_add_0)
                                                          0.00       1.24 f
  DP/MULT_cp2p2/add_3231/U478/ZN (NOR2_X1)                0.04       1.27 r
  DP/MULT_cp2p2/add_3231/CLOCK_r_REG152_S11/D (DFFR_X2)
                                                          0.01       1.28 r
  data arrival time                                                  1.28

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_cp2p2/add_3231/CLOCK_r_REG152_S11/CK (DFFR_X2)
                                                          0.00      -0.07 r
  library setup time                                     -0.03      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.38


1
