

================================================================
== Vitis HLS Report for 'matrix_mult'
================================================================
* Date:           Wed Nov 12 15:06:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        Main
* Solution:       hls (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a15t-cpg236-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.880 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1_VITIS_LOOP_10_2  |        6|        6|         4|          1|          1|     4|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 8 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 9 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [matrix_mult.cpp:5]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln5 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [matrix_mult.cpp:5]   --->   Operation 11 'specinterface' 'specinterface_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 0, i2 %j3"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 19 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 0, i2 %i2"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 20 [1/1] (1.32ns)   --->   "%store_ln0 = store i2 0, i2 %indvar_flatten1"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 21 [1/1] (1.32ns)   --->   "%br_ln0 = br void %for.inc26"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%icmp_ln104 = phi i1 0, void %entry, i1 %icmp_ln10, void %for.inc26" [matrix_mult.cpp:10]   --->   Operation 22 'phi' 'icmp_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i2 %indvar_flatten1" [matrix_mult.cpp:9]   --->   Operation 23 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i2_load = load i2 %i2" [matrix_mult.cpp:9]   --->   Operation 24 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j3_load = load i2 %j3" [matrix_mult.cpp:9]   --->   Operation 25 'load' 'j3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.20ns)   --->   "%add_ln9 = add i2 %i2_load, i2 1" [matrix_mult.cpp:9]   --->   Operation 26 'add' 'add_ln9' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.81ns)   --->   "%select_ln9 = select i1 %icmp_ln104, i2 0, i2 %j3_load" [matrix_mult.cpp:9]   --->   Operation 27 'select' 'select_ln9' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.81ns)   --->   "%i = select i1 %icmp_ln104, i2 %add_ln9, i2 %i2_load" [matrix_mult.cpp:9]   --->   Operation 28 'select' 'i' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i2 %i" [matrix_mult.cpp:9]   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_5 = shl i2 %i, i2 1" [matrix_mult.cpp:9]   --->   Operation 30 'shl' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %empty_5" [matrix_mult.cpp:9]   --->   Operation 31 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %tmp_cast" [matrix_mult.cpp:9]   --->   Operation 32 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %empty, i1 1" [matrix_mult.cpp:9]   --->   Operation 33 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i2 %tmp_1" [matrix_mult.cpp:9]   --->   Operation 34 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %tmp_1_cast" [matrix_mult.cpp:9]   --->   Operation 35 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.75ns)   --->   "%A_load = load i2 %A_addr" [matrix_mult.cpp:9]   --->   Operation 36 'load' 'A_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 37 [2/2] (1.75ns)   --->   "%A_load_1 = load i2 %A_addr_1" [matrix_mult.cpp:9]   --->   Operation 37 'load' 'A_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i2 %select_ln9" [matrix_mult.cpp:10]   --->   Operation 38 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln10" [matrix_mult.cpp:13]   --->   Operation 39 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i2, i2 %select_ln9, i2 1" [matrix_mult.cpp:13]   --->   Operation 40 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.80ns)   --->   "%xor_ln13 = xor i1 %bit_sel, i1 1" [matrix_mult.cpp:13]   --->   Operation 41 'xor' 'xor_ln13' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i2 %select_ln9" [matrix_mult.cpp:13]   --->   Operation 42 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add_ln13_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %xor_ln13, i1 %trunc_ln13" [matrix_mult.cpp:13]   --->   Operation 43 'bitconcatenate' 'add_ln13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %add_ln13_1" [matrix_mult.cpp:13]   --->   Operation 44 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln13" [matrix_mult.cpp:13]   --->   Operation 45 'getelementptr' 'B_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.75ns)   --->   "%B_load = load i2 %B_addr" [matrix_mult.cpp:13]   --->   Operation 46 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 47 [2/2] (1.75ns)   --->   "%B_load_1 = load i2 %B_addr_1" [matrix_mult.cpp:13]   --->   Operation 47 'load' 'B_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 48 [1/1] (1.20ns)   --->   "%j = add i2 %select_ln9, i2 1" [matrix_mult.cpp:10]   --->   Operation 48 'add' 'j' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.20ns)   --->   "%add_ln9_1 = add i2 %indvar_flatten1_load, i2 1" [matrix_mult.cpp:9]   --->   Operation 49 'add' 'add_ln9_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.20ns)   --->   "%icmp_ln10 = icmp_eq  i2 %j, i2 2" [matrix_mult.cpp:10]   --->   Operation 50 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.20ns)   --->   "%icmp_ln9 = icmp_eq  i2 %indvar_flatten1_load, i2 3" [matrix_mult.cpp:9]   --->   Operation 51 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.32ns)   --->   "%store_ln10 = store i2 %j, i2 %j3" [matrix_mult.cpp:10]   --->   Operation 52 'store' 'store_ln10' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 53 [1/1] (1.32ns)   --->   "%store_ln9 = store i2 %i, i2 %i2" [matrix_mult.cpp:9]   --->   Operation 53 'store' 'store_ln9' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 54 [1/1] (1.32ns)   --->   "%store_ln9 = store i2 %add_ln9_1, i2 %indvar_flatten1" [matrix_mult.cpp:9]   --->   Operation 54 'store' 'store_ln9' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc26, void %for.end28" [matrix_mult.cpp:9]   --->   Operation 55 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 56 [1/2] ( I:1.75ns O:1.75ns )   --->   "%A_load = load i2 %A_addr" [matrix_mult.cpp:9]   --->   Operation 56 'load' 'A_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 57 [1/2] ( I:1.75ns O:1.75ns )   --->   "%A_load_1 = load i2 %A_addr_1" [matrix_mult.cpp:9]   --->   Operation 57 'load' 'A_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 58 [1/2] ( I:1.75ns O:1.75ns )   --->   "%B_load = load i2 %B_addr" [matrix_mult.cpp:13]   --->   Operation 58 'load' 'B_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 59 [1/2] ( I:1.75ns O:1.75ns )   --->   "%B_load_1 = load i2 %B_addr_1" [matrix_mult.cpp:13]   --->   Operation 59 'load' 'B_load_1' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 60 [1/1] (6.88ns)   --->   "%mul_ln13 = mul i32 %B_load_1, i32 %A_load_1" [matrix_mult.cpp:13]   --->   Operation 60 'mul' 'mul_ln13' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (6.88ns)   --->   "%mul_ln13_1 = mul i32 %B_load, i32 %A_load" [matrix_mult.cpp:13]   --->   Operation 61 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 6.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.93>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_9_1_VITIS_LOOP_10_2_str"   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.20ns)   --->   "%add_ln13_2 = add i2 %empty_5, i2 %select_ln9" [matrix_mult.cpp:13]   --->   Operation 64 'add' 'add_ln13_2' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i2 %add_ln13_2" [matrix_mult.cpp:13]   --->   Operation 65 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i32 %AB, i64 0, i64 %zext_ln13_1" [matrix_mult.cpp:13]   --->   Operation 66 'getelementptr' 'AB_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [matrix_mult.cpp:10]   --->   Operation 67 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (2.18ns)   --->   "%add_ln13 = add i32 %mul_ln13, i32 %mul_ln13_1" [matrix_mult.cpp:13]   --->   Operation 68 'add' 'add_ln13' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] ( I:1.75ns O:1.75ns )   --->   "%store_ln13 = store i32 %add_ln13, i2 %AB_addr" [matrix_mult.cpp:13]   --->   Operation 69 'store' 'store_ln13' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 70 [1/1] (1.32ns)   --->   "%ret_ln17 = ret" [matrix_mult.cpp:17]   --->   Operation 70 'ret' 'ret_ln17' <Predicate = (icmp_ln9)> <Delay = 1.32>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten1       (alloca           ) [ 01000]
i2                    (alloca           ) [ 01000]
j3                    (alloca           ) [ 01000]
spectopmodule_ln5     (spectopmodule    ) [ 00000]
specinterface_ln5     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specbitsmap_ln0       (specbitsmap      ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specbitsmap_ln0       (specbitsmap      ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specbitsmap_ln0       (specbitsmap      ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
icmp_ln104            (phi              ) [ 01000]
indvar_flatten1_load  (load             ) [ 00000]
i2_load               (load             ) [ 00000]
j3_load               (load             ) [ 00000]
add_ln9               (add              ) [ 00000]
select_ln9            (select           ) [ 01111]
i                     (select           ) [ 00000]
empty                 (trunc            ) [ 00000]
empty_5               (shl              ) [ 01111]
tmp_cast              (zext             ) [ 00000]
A_addr                (getelementptr    ) [ 01100]
tmp_1                 (bitconcatenate   ) [ 00000]
tmp_1_cast            (zext             ) [ 00000]
A_addr_1              (getelementptr    ) [ 01100]
zext_ln10             (zext             ) [ 00000]
B_addr                (getelementptr    ) [ 01100]
bit_sel               (bitselect        ) [ 00000]
xor_ln13              (xor              ) [ 00000]
trunc_ln13            (trunc            ) [ 00000]
add_ln13_1            (bitconcatenate   ) [ 00000]
zext_ln13             (zext             ) [ 00000]
B_addr_1              (getelementptr    ) [ 01100]
j                     (add              ) [ 00000]
add_ln9_1             (add              ) [ 00000]
icmp_ln10             (icmp             ) [ 01000]
icmp_ln9              (icmp             ) [ 01111]
store_ln10            (store            ) [ 00000]
store_ln9             (store            ) [ 00000]
store_ln9             (store            ) [ 00000]
br_ln9                (br               ) [ 01000]
A_load                (load             ) [ 01010]
A_load_1              (load             ) [ 01010]
B_load                (load             ) [ 01010]
B_load_1              (load             ) [ 01010]
mul_ln13              (mul              ) [ 01001]
mul_ln13_1            (mul              ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
add_ln13_2            (add              ) [ 00000]
zext_ln13_1           (zext             ) [ 00000]
AB_addr               (getelementptr    ) [ 00000]
specpipeline_ln10     (specpipeline     ) [ 00000]
add_ln13              (add              ) [ 00000]
store_ln13            (store            ) [ 00000]
ret_ln17              (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AB">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_9_1_VITIS_LOOP_10_2_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="indvar_flatten1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="j3_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="A_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="2" slack="0"/>
<pin id="70" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="A_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="2" slack="0"/>
<pin id="77" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="0"/>
<pin id="85" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="86" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="1"/>
<pin id="88" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 A_load_1/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="B_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="2" slack="0"/>
<pin id="95" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="B_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="2" slack="0"/>
<pin id="102" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="1"/>
<pin id="113" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/1 B_load_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="AB_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="2" slack="0"/>
<pin id="120" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln13_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/4 "/>
</bind>
</comp>

<comp id="129" class="1005" name="icmp_ln104_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln104_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln104/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="mul_ln13_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="0" index="1" bw="32" slack="1"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="mul_ln13_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_1/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln0_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="2" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln0_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="2" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten1_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten1_load/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="i2_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="0"/>
<pin id="167" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="j3_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j3_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="add_ln9_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="select_ln9_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="2" slack="0"/>
<pin id="181" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="2" slack="0"/>
<pin id="188" dir="0" index="2" bw="2" slack="0"/>
<pin id="189" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="empty_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="empty_5_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_5/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_cast_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_1_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln10_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="bit_sel_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="xor_ln13_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln13/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln13_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln13_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln13_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln13_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="2" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="j_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln9_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="2" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln10_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="0" index="1" bw="2" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln9_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln10_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="0" index="1" bw="2" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln9_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="0" index="1" bw="2" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln9_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="0" index="1" bw="2" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln13_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="3"/>
<pin id="298" dir="0" index="1" bw="2" slack="3"/>
<pin id="299" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln13_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln13_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="0" index="1" bw="32" slack="1"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/4 "/>
</bind>
</comp>

<comp id="310" class="1005" name="indvar_flatten1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="i2_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="0"/>
<pin id="319" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="j3_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="2" slack="0"/>
<pin id="326" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j3 "/>
</bind>
</comp>

<comp id="331" class="1005" name="select_ln9_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="3"/>
<pin id="333" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="select_ln9 "/>
</bind>
</comp>

<comp id="336" class="1005" name="empty_5_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="3"/>
<pin id="338" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="empty_5 "/>
</bind>
</comp>

<comp id="341" class="1005" name="A_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="1"/>
<pin id="343" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="A_addr_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="1"/>
<pin id="348" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="B_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="1"/>
<pin id="353" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="B_addr_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="1"/>
<pin id="358" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="icmp_ln10_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="366" class="1005" name="icmp_ln9_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="370" class="1005" name="A_load_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="375" class="1005" name="A_load_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="B_load_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="385" class="1005" name="B_load_1_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load_1 "/>
</bind>
</comp>

<comp id="390" class="1005" name="mul_ln13_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13 "/>
</bind>
</comp>

<comp id="395" class="1005" name="mul_ln13_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="89"><net_src comp="66" pin="3"/><net_sink comp="80" pin=2"/></net>

<net id="90"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="91" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="115"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="132" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="168" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="190"><net_src comp="132" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="171" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="165" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="185" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="193" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="224"><net_src comp="177" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="231"><net_src comp="38" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="177" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="177" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="234" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="261"><net_src comp="177" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="162" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="30" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="257" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="162" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="257" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="185" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="263" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="303"><net_src comp="296" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="309"><net_src comp="305" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="313"><net_src comp="54" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="316"><net_src comp="310" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="320"><net_src comp="58" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="327"><net_src comp="62" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="334"><net_src comp="177" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="339"><net_src comp="197" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="344"><net_src comp="66" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="349"><net_src comp="73" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="354"><net_src comp="91" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="359"><net_src comp="98" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="364"><net_src comp="269" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="369"><net_src comp="275" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="80" pin="7"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="378"><net_src comp="80" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="383"><net_src comp="105" pin="7"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="388"><net_src comp="105" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="393"><net_src comp="139" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="398"><net_src comp="143" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="305" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {4 }
 - Input state : 
	Port: matrix_mult : A | {1 2 }
	Port: matrix_mult : B | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln104 : 1
		indvar_flatten1_load : 1
		i2_load : 1
		j3_load : 1
		add_ln9 : 2
		select_ln9 : 2
		i : 3
		empty : 4
		empty_5 : 4
		tmp_cast : 4
		A_addr : 5
		tmp_1 : 5
		tmp_1_cast : 6
		A_addr_1 : 7
		A_load : 6
		A_load_1 : 8
		zext_ln10 : 3
		B_addr : 4
		bit_sel : 3
		xor_ln13 : 4
		trunc_ln13 : 3
		add_ln13_1 : 4
		zext_ln13 : 5
		B_addr_1 : 6
		B_load : 5
		B_load_1 : 7
		j : 3
		add_ln9_1 : 2
		icmp_ln10 : 4
		icmp_ln9 : 2
		store_ln10 : 4
		store_ln9 : 4
		store_ln9 : 3
		br_ln9 : 3
	State 2
	State 3
	State 4
		zext_ln13_1 : 1
		AB_addr : 2
		store_ln13 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln9_fu_171   |    0    |    0    |    10   |
|          |      j_fu_257      |    0    |    0    |    10   |
|    add   |  add_ln9_1_fu_263  |    0    |    0    |    10   |
|          |  add_ln13_2_fu_296 |    0    |    0    |    10   |
|          |   add_ln13_fu_305  |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln13_fu_139  |    3    |    0    |    21   |
|          |  mul_ln13_1_fu_143 |    3    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln10_fu_269  |    0    |    0    |    10   |
|          |   icmp_ln9_fu_275  |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|  select  |  select_ln9_fu_177 |    0    |    0    |    2    |
|          |      i_fu_185      |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln13_fu_234  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    empty_fu_193    |    0    |    0    |    0    |
|          |  trunc_ln13_fu_240 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    shl   |   empty_5_fu_197   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   tmp_cast_fu_203  |    0    |    0    |    0    |
|          |  tmp_1_cast_fu_216 |    0    |    0    |    0    |
|   zext   |  zext_ln10_fu_221  |    0    |    0    |    0    |
|          |  zext_ln13_fu_252  |    0    |    0    |    0    |
|          | zext_ln13_1_fu_300 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_1_fu_208    |    0    |    0    |    0    |
|          |  add_ln13_1_fu_244 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
| bitselect|   bit_sel_fu_226   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    6    |    0    |   147   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    A_addr_1_reg_346   |    2   |
|     A_addr_reg_341    |    2   |
|    A_load_1_reg_375   |   32   |
|     A_load_reg_370    |   32   |
|    B_addr_1_reg_356   |    2   |
|     B_addr_reg_351    |    2   |
|    B_load_1_reg_385   |   32   |
|     B_load_reg_380    |   32   |
|    empty_5_reg_336    |    2   |
|       i2_reg_317      |    2   |
|   icmp_ln104_reg_129  |    1   |
|   icmp_ln10_reg_361   |    1   |
|    icmp_ln9_reg_366   |    1   |
|indvar_flatten1_reg_310|    2   |
|       j3_reg_324      |    2   |
|   mul_ln13_1_reg_395  |   32   |
|    mul_ln13_reg_390   |   32   |
|   select_ln9_reg_331  |    2   |
+-----------------------+--------+
|         Total         |   213  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_80 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
|  grp_access_fu_80 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_105 |  p0  |   2  |   2  |    4   ||    0    ||    9    |
| grp_access_fu_105 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |    8   ||  5.296  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   147  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   36   |
|  Register |    -   |    -   |   213  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |   213  |   183  |
+-----------+--------+--------+--------+--------+
