{
  "report_title": "MIMXRT700 Complete Chronological Peripheral Access Sequence",
  "analysis_metadata": {
    "total_accesses": 266,
    "analysis_type": "complete_chronological_sequence",
    "description": "All 572 peripheral register accesses in exact execution order",
    "execution_phases": {
      "board_initialization": 66,
      "driver_initialization": 54,
      "runtime_operation": 146
    }
  },
  "execution_flow_analysis": {
    "phase_transitions": [
      {
        "transition_number": 0,
        "from_phase": null,
        "to_phase": "driver_init",
        "sequence_number": 0,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_PinInit"
      },
      {
        "transition_number": 1,
        "from_phase": "driver_init",
        "to_phase": "runtime",
        "sequence_number": 0,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_SetXtalFreq"
      },
      {
        "transition_number": 2,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 0,
        "peripheral": "CLKCTL0",
        "register": "REG_0x184",
        "function": "BOARD_SetXspiClock"
      },
      {
        "transition_number": 3,
        "from_phase": "board_init",
        "to_phase": "runtime",
        "sequence_number": 0,
        "peripheral": "CLKCTL1",
        "register": "REG_0x176",
        "function": "EZHV_GetEzhvWaitStatusFlag"
      },
      {
        "transition_number": 4,
        "from_phase": "runtime",
        "to_phase": "driver_init",
        "sequence_number": 0,
        "peripheral": "CLKCTL0",
        "register": "CLOCKGENUPDATELOCKOUT",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 5,
        "from_phase": "driver_init",
        "to_phase": "runtime",
        "sequence_number": 0,
        "peripheral": "SYSCON0",
        "register": "REG_0x12",
        "function": "GDET_IsolateOn"
      },
      {
        "transition_number": 6,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 0,
        "peripheral": "CLKCTL1",
        "register": "REG_0x116",
        "function": "POWER_EnableDMAHWWake"
      },
      {
        "transition_number": 7,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 1,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_PinInit"
      },
      {
        "transition_number": 8,
        "from_phase": "driver_init",
        "to_phase": "runtime",
        "sequence_number": 1,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_SetXtalFreq"
      },
      {
        "transition_number": 9,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 1,
        "peripheral": "CLKCTL0",
        "register": "REG_0x188",
        "function": "BOARD_SetXspiClock"
      },
      {
        "transition_number": 10,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 1,
        "peripheral": "CLKCTL0",
        "register": "PSCCTL1",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 11,
        "from_phase": "driver_init",
        "to_phase": "runtime",
        "sequence_number": 1,
        "peripheral": "SYSCON0",
        "register": "REG_0x12",
        "function": "GDET_IsolateOn"
      },
      {
        "transition_number": 12,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 1,
        "peripheral": "CLKCTL1",
        "register": "REG_0x120",
        "function": "POWER_DisableDMAHWWake"
      },
      {
        "transition_number": 13,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 2,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_PinInit"
      },
      {
        "transition_number": 14,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 2,
        "peripheral": "CLKCTL0",
        "register": "AHBCLKDIV",
        "function": "BOARD_SetXspiClock"
      },
      {
        "transition_number": 15,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 2,
        "peripheral": "CLKCTL0",
        "register": "REG_0x36",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 16,
        "from_phase": "driver_init",
        "to_phase": "runtime",
        "sequence_number": 2,
        "peripheral": "SYSCON0",
        "register": "REG_0x12",
        "function": "GDET_IsolateOn"
      },
      {
        "transition_number": 17,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 2,
        "peripheral": "CLKCTL1",
        "register": "REG_0x132",
        "function": "POWER_EnableLPRequestMask"
      },
      {
        "transition_number": 18,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 3,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_PinInit"
      },
      {
        "transition_number": 19,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 3,
        "peripheral": "CLKCTL0",
        "register": "REG_0x184",
        "function": "BOARD_SetXspiClock"
      },
      {
        "transition_number": 20,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 3,
        "peripheral": "CLKCTL0",
        "register": "PSCCTL2",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 21,
        "from_phase": "driver_init",
        "to_phase": "runtime",
        "sequence_number": 3,
        "peripheral": "SYSCON0",
        "register": "REG_0x12",
        "function": "GDET_IsolateOff"
      },
      {
        "transition_number": 22,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 3,
        "peripheral": "CLKCTL1",
        "register": "REG_0x132",
        "function": "POWER_EnableLPRequestMask"
      },
      {
        "transition_number": 23,
        "from_phase": "board_init",
        "to_phase": "runtime",
        "sequence_number": 4,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_PinWrite"
      },
      {
        "transition_number": 24,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 4,
        "peripheral": "CLKCTL0",
        "register": "REG_0x188",
        "function": "BOARD_SetXspiClock"
      },
      {
        "transition_number": 25,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 4,
        "peripheral": "CLKCTL0",
        "register": "REG_0x40",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 26,
        "from_phase": "driver_init",
        "to_phase": "runtime",
        "sequence_number": 4,
        "peripheral": "SYSCON0",
        "register": "REG_0x12",
        "function": "GDET_IsolateOff"
      },
      {
        "transition_number": 27,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 4,
        "peripheral": "CLKCTL1",
        "register": "REG_0x136",
        "function": "POWER_DisableLPRequestMask"
      },
      {
        "transition_number": 28,
        "from_phase": "board_init",
        "to_phase": "runtime",
        "sequence_number": 5,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_PinWrite"
      },
      {
        "transition_number": 29,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 5,
        "peripheral": "CLKCTL0",
        "register": "REG_0x188",
        "function": "BOARD_SetXspiClock"
      },
      {
        "transition_number": 30,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 5,
        "peripheral": "CLKCTL0",
        "register": "REG_0x12",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 31,
        "from_phase": "driver_init",
        "to_phase": "runtime",
        "sequence_number": 5,
        "peripheral": "SYSCON0",
        "register": "REG_0x12",
        "function": "GDET_IsolateOff"
      },
      {
        "transition_number": 32,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 5,
        "peripheral": "CLKCTL1",
        "register": "REG_0x136",
        "function": "POWER_DisableLPRequestMask"
      },
      {
        "transition_number": 33,
        "from_phase": "board_init",
        "to_phase": "runtime",
        "sequence_number": 6,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_GetVersionInfo"
      },
      {
        "transition_number": 34,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 6,
        "peripheral": "CLKCTL0",
        "register": "REG_0x36",
        "function": "BOARD_SetXspiClock"
      },
      {
        "transition_number": 35,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 6,
        "peripheral": "CLKCTL0",
        "register": "REG_0x44",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 36,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 6,
        "peripheral": "CLKCTL1",
        "register": "PSCCTL2",
        "function": "POWER_EnterLowPower_FullConfig"
      },
      {
        "transition_number": 37,
        "from_phase": "board_init",
        "to_phase": "runtime",
        "sequence_number": 7,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_GpioGetInterruptFlags"
      },
      {
        "transition_number": 38,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 7,
        "peripheral": "CLKCTL0",
        "register": "REG_0x196",
        "function": "BOARD_SetXspiClock"
      },
      {
        "transition_number": 39,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 7,
        "peripheral": "CLKCTL0",
        "register": "AUTOCLKGATEOVERRIDE",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 40,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 7,
        "peripheral": "CLKCTL1",
        "register": "PSCCTL0",
        "function": "POWER_EnterLowPower_FullConfig"
      },
      {
        "transition_number": 41,
        "from_phase": "board_init",
        "to_phase": "runtime",
        "sequence_number": 8,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_GpioGetInterruptChannelFlags"
      },
      {
        "transition_number": 42,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 8,
        "peripheral": "CLKCTL0",
        "register": "REG_0x200",
        "function": "BOARD_SetXspiClock"
      },
      {
        "transition_number": 43,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 8,
        "peripheral": "CLKCTL0",
        "register": "SYSTEMCLKDIV",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 44,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 8,
        "peripheral": "CLKCTL1",
        "register": "REG_0x104",
        "function": "POWER_EnterLowPower_FullConfig"
      },
      {
        "transition_number": 45,
        "from_phase": "board_init",
        "to_phase": "runtime",
        "sequence_number": 9,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_PinGetInterruptFlag"
      },
      {
        "transition_number": 46,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 9,
        "peripheral": "CLKCTL0",
        "register": "AHBCLKDIV",
        "function": "BOARD_SetXspiClock"
      },
      {
        "transition_number": 47,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 9,
        "peripheral": "CLKCTL0",
        "register": "REG_0x20",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 48,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 9,
        "peripheral": "CLKCTL1",
        "register": "REG_0x104",
        "function": "POWER_EnterLowPower_FullConfig"
      },
      {
        "transition_number": 49,
        "from_phase": "board_init",
        "to_phase": "runtime",
        "sequence_number": 10,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_GpioClearInterruptFlags"
      },
      {
        "transition_number": 50,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 10,
        "peripheral": "CLKCTL0",
        "register": "REG_0x196",
        "function": "BOARD_SetXspiClock"
      },
      {
        "transition_number": 51,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 10,
        "peripheral": "CLKCTL0",
        "register": "REG_0x52",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 52,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 10,
        "peripheral": "CLKCTL1",
        "register": "REG_0x104",
        "function": "POWER_EnterLowPower_FullConfig"
      },
      {
        "transition_number": 53,
        "from_phase": "board_init",
        "to_phase": "runtime",
        "sequence_number": 11,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_GpioClearInterruptChannelFlags"
      },
      {
        "transition_number": 54,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 11,
        "peripheral": "CLKCTL0",
        "register": "REG_0x200",
        "function": "BOARD_SetXspiClock"
      },
      {
        "transition_number": 55,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 11,
        "peripheral": "CLKCTL0",
        "register": "REG_0x24",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 56,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 11,
        "peripheral": "CLKCTL1",
        "register": "REG_0x104",
        "function": "POWER_EnterLowPower_FullConfig"
      },
      {
        "transition_number": 57,
        "from_phase": "board_init",
        "to_phase": "runtime",
        "sequence_number": 12,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_PinClearInterruptFlag"
      },
      {
        "transition_number": 58,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 12,
        "peripheral": "CLKCTL0",
        "register": "REG_0x200",
        "function": "BOARD_SetXspiClock"
      },
      {
        "transition_number": 59,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 12,
        "peripheral": "SYSCON0",
        "register": "REG_0x4",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 60,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 12,
        "peripheral": "SYSCON0",
        "register": "REG_0x228",
        "function": "POWER_EnterLowPower_FullConfig"
      },
      {
        "transition_number": 61,
        "from_phase": "board_init",
        "to_phase": "runtime",
        "sequence_number": 13,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_PinClearInterruptFlag"
      },
      {
        "transition_number": 62,
        "from_phase": "runtime",
        "to_phase": "board_init",
        "sequence_number": 13,
        "peripheral": "CLKCTL0",
        "register": "REG_0x36",
        "function": "BOARD_SetXspiClock"
      },
      {
        "transition_number": 63,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 13,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 64,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 13,
        "peripheral": "CLKCTL1",
        "register": "REG_0x104",
        "function": "POWER_EnterLowPower_FullConfig"
      },
      {
        "transition_number": 65,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 14,
        "peripheral": "CLKCTL0",
        "register": "REG_0x88",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 66,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 14,
        "peripheral": "CLKCTL1",
        "register": "REG_0x104",
        "function": "POWER_EnterLowPower_FullConfig"
      },
      {
        "transition_number": 67,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 15,
        "peripheral": "CLKCTL0",
        "register": "REG_0x88",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 68,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 15,
        "peripheral": "CLKCTL1",
        "register": "REG_0x112",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 69,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 16,
        "peripheral": "CLKCTL0",
        "register": "REG_0x88",
        "function": "CLOCK_EnableClock"
      },
      {
        "transition_number": 70,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 16,
        "peripheral": "CLKCTL0",
        "register": "PSCCTL2",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 71,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 17,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_AttachClk"
      },
      {
        "transition_number": 72,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 17,
        "peripheral": "CLKCTL1",
        "register": "REG_0x160",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 73,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 18,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_AttachClk"
      },
      {
        "transition_number": 74,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 18,
        "peripheral": "CLKCTL1",
        "register": "REG_0x148",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 75,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 19,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_AttachClk"
      },
      {
        "transition_number": 76,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 19,
        "peripheral": "CLKCTL1",
        "register": "REG_0x156",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 77,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 20,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_AttachClk"
      },
      {
        "transition_number": 78,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 20,
        "peripheral": "CLKCTL1",
        "register": "REG_0x164",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 79,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 21,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_SetClkDiv"
      },
      {
        "transition_number": 80,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 21,
        "peripheral": "CLKCTL1",
        "register": "REG_0x172",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 81,
        "from_phase": "board_init",
        "to_phase": "runtime",
        "sequence_number": 22,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_PinWrite"
      },
      {
        "transition_number": 82,
        "from_phase": "runtime",
        "to_phase": "driver_init",
        "sequence_number": 22,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_SetClkDiv"
      },
      {
        "transition_number": 83,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 22,
        "peripheral": "CLKCTL0",
        "register": "REG_0x36",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 84,
        "from_phase": "board_init",
        "to_phase": "runtime",
        "sequence_number": 23,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_PinWrite"
      },
      {
        "transition_number": 85,
        "from_phase": "runtime",
        "to_phase": "driver_init",
        "sequence_number": 23,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_SetClkDiv"
      },
      {
        "transition_number": 86,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 23,
        "peripheral": "CLKCTL1",
        "register": "REG_0x160",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 87,
        "from_phase": "board_init",
        "to_phase": "runtime",
        "sequence_number": 24,
        "peripheral": "GPIO0",
        "register": "PDOR",
        "function": "GPIO_PinRead"
      },
      {
        "transition_number": 88,
        "from_phase": "runtime",
        "to_phase": "driver_init",
        "sequence_number": 24,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_SetClkDiv"
      },
      {
        "transition_number": 89,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 24,
        "peripheral": "CLKCTL1",
        "register": "REG_0x160",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 90,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 25,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_SetClkDiv"
      },
      {
        "transition_number": 91,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 25,
        "peripheral": "CLKCTL1",
        "register": "REG_0x148",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 92,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 26,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_SetClkDiv"
      },
      {
        "transition_number": 93,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 26,
        "peripheral": "CLKCTL1",
        "register": "REG_0x148",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 94,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 27,
        "peripheral": "CLKCTL0",
        "register": "REG_0x96",
        "function": "CLOCK_EnableFroClkOutput"
      },
      {
        "transition_number": 95,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 27,
        "peripheral": "CLKCTL1",
        "register": "REG_0x156",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 96,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 28,
        "peripheral": "CLKCTL0",
        "register": "REG_0x96",
        "function": "CLOCK_EnableFroClkOutput"
      },
      {
        "transition_number": 97,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 28,
        "peripheral": "CLKCTL1",
        "register": "REG_0x156",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 98,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 29,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_EnableFroClkOutput"
      },
      {
        "transition_number": 99,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 29,
        "peripheral": "CLKCTL1",
        "register": "REG_0x164",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 100,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 30,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_EnableFroClkOutput"
      },
      {
        "transition_number": 101,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 30,
        "peripheral": "CLKCTL1",
        "register": "REG_0x164",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 102,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 31,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_EnableFroClkOutput"
      },
      {
        "transition_number": 103,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 31,
        "peripheral": "CLKCTL1",
        "register": "REG_0x172",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 104,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 32,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_EnableFroAutoTuning"
      },
      {
        "transition_number": 105,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 32,
        "peripheral": "CLKCTL1",
        "register": "REG_0x172",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 106,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 33,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_EnableFroAutoTuning"
      },
      {
        "transition_number": 107,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 33,
        "peripheral": "CLKCTL1",
        "register": "REG_0x188",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 108,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 34,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_EnableFroAutoTuning"
      },
      {
        "transition_number": 109,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 34,
        "peripheral": "CLKCTL1",
        "register": "REG_0x180",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 110,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 35,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_EnableFroAutoTuning"
      },
      {
        "transition_number": 111,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 35,
        "peripheral": "CLKCTL1",
        "register": "REG_0x192",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 112,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 36,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_EnableFroAutoTuning"
      },
      {
        "transition_number": 113,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 36,
        "peripheral": "CLKCTL1",
        "register": "REG_0x196",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 114,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 37,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_EnableFroAutoTuning"
      },
      {
        "transition_number": 115,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 37,
        "peripheral": "CLKCTL0",
        "register": "PSCCTL2",
        "function": "POWER_DMA_HWWake_LPRequest"
      },
      {
        "transition_number": 116,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 38,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_EnableFroAutoTuning"
      },
      {
        "transition_number": 117,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 38,
        "peripheral": "CLKCTL1",
        "register": "REG_0x112",
        "function": "POWER_DMA_HWWake_LPRestore"
      },
      {
        "transition_number": 118,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 39,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_EnableFroAutoTuning"
      },
      {
        "transition_number": 119,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 39,
        "peripheral": "CLKCTL1",
        "register": "REG_0x160",
        "function": "POWER_DMA_HWWake_LPRestore"
      },
      {
        "transition_number": 120,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 40,
        "peripheral": "CLKCTL1",
        "register": "REG_0x24",
        "function": "CLOCK_EnableFroClkFreqCloseLoop"
      },
      {
        "transition_number": 121,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 40,
        "peripheral": "CLKCTL1",
        "register": "REG_0x148",
        "function": "POWER_DMA_HWWake_LPRestore"
      },
      {
        "transition_number": 122,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 41,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_EnableFroClkFreqCloseLoop"
      },
      {
        "transition_number": 123,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 41,
        "peripheral": "CLKCTL1",
        "register": "REG_0x156",
        "function": "POWER_DMA_HWWake_LPRestore"
      },
      {
        "transition_number": 124,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 42,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_ConfigFroTrim"
      },
      {
        "transition_number": 125,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 42,
        "peripheral": "CLKCTL1",
        "register": "REG_0x164",
        "function": "POWER_DMA_HWWake_LPRestore"
      },
      {
        "transition_number": 126,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 43,
        "peripheral": "SYSCON0",
        "register": "AHBMATPRIO",
        "function": "CLOCK_ConfigFroTrim"
      },
      {
        "transition_number": 127,
        "from_phase": "driver_init",
        "to_phase": "board_init",
        "sequence_number": 43,
        "peripheral": "CLKCTL1",
        "register": "REG_0x172",
        "function": "POWER_DMA_HWWake_LPRestore"
      },
      {
        "transition_number": 128,
        "from_phase": "board_init",
        "to_phase": "driver_init",
        "sequence_number": 44,
        "peripheral": "CLKCTL1",
        "register": "PSCCTL4",
        "function": "CLOCK_InitMainPll"
      },
      {
        "transition_number": 129,
        "from_phase": "driver_init",
        "to_phase": "runtime",
        "sequence_number": 44,
        "peripheral": "CLKCTL1",
        "register": "REG_0x72",
        "function": "EnableDeepSleepIRQ"
      },
      {
        "transition_number": 130,
        "from_phase": "runtime",
        "to_phase": "driver_init",
        "sequence_number": 45,
        "peripheral": "CLKCTL1",
        "register": "REG_0x24",
        "function": "CLOCK_InitMainPll"
      },
      {
        "transition_number": 131,
        "from_phase": "driver_init",
        "to_phase": "runtime",
        "sequence_number": 45,
        "peripheral": "CLKCTL1",
        "register": "REG_0x68",
        "function": "EnableDeepSleepIRQ"
      },
      {
        "transition_number": 132,
        "from_phase": "runtime",
        "to_phase": "driver_init",
        "sequence_number": 46,
        "peripheral": "CLKCTL1",
        "register": "PSCCTL4",
        "function": "CLOCK_InitAudioPll"
      },
      {
        "transition_number": 133,
        "from_phase": "driver_init",
        "to_phase": "runtime",
        "sequence_number": 46,
        "peripheral": "CLKCTL1",
        "register": "REG_0x64",
        "function": "EnableDeepSleepIRQ"
      },
      {
        "transition_number": 134,
        "from_phase": "runtime",
        "to_phase": "driver_init",
        "sequence_number": 47,
        "peripheral": "CLKCTL1",
        "register": "REG_0x24",
        "function": "CLOCK_InitAudioPll"
      },
      {
        "transition_number": 135,
        "from_phase": "driver_init",
        "to_phase": "runtime",
        "sequence_number": 47,
        "peripheral": "CLKCTL1",
        "register": "REG_0x60",
        "function": "EnableDeepSleepIRQ"
      },
      {
        "transition_number": 136,
        "from_phase": "runtime",
        "to_phase": "driver_init",
        "sequence_number": 48,
        "peripheral": "CLKCTL0",
        "register": "REG_0x96",
        "function": "CLOCK_EnableFro0ClkForDomain"
      },
      {
        "transition_number": 137,
        "from_phase": "driver_init",
        "to_phase": "runtime",
        "sequence_number": 48,
        "peripheral": "CLKCTL1",
        "register": "REG_0x56",
        "function": "EnableDeepSleepIRQ"
      },
      {
        "transition_number": 138,
        "from_phase": "runtime",
        "to_phase": "driver_init",
        "sequence_number": 49,
        "peripheral": "CLKCTL0",
        "register": "REG_0x104",
        "function": "CLOCK_EnableFro0ClkForDomain"
      },
      {
        "transition_number": 139,
        "from_phase": "driver_init",
        "to_phase": "runtime",
        "sequence_number": 49,
        "peripheral": "CLKCTL1",
        "register": "REG_0x96",
        "function": "DisableDeepSleepIRQ"
      }
    ],
    "peripheral_access_order": [
      "GPIO0",
      "SYSCON0",
      "CLKCTL0",
      "CLKCTL1",
      "RSTCTL0",
      "XSPI2"
    ]
  },
  "peripheral_sequences": {
    "GPIO0": {
      "total_accesses": 17,
      "first_access_sequence": 0,
      "last_access_sequence": 24,
      "execution_phases": [
        "runtime",
        "driver_init"
      ]
    },
    "SYSCON0": {
      "total_accesses": 54,
      "first_access_sequence": 0,
      "last_access_sequence": 108,
      "execution_phases": [
        "board_init",
        "runtime",
        "driver_init"
      ]
    },
    "CLKCTL0": {
      "total_accesses": 102,
      "first_access_sequence": 0,
      "last_access_sequence": 123,
      "execution_phases": [
        "board_init",
        "runtime",
        "driver_init"
      ]
    },
    "CLKCTL1": {
      "total_accesses": 58,
      "first_access_sequence": 0,
      "last_access_sequence": 98,
      "execution_phases": [
        "board_init",
        "runtime",
        "driver_init"
      ]
    },
    "RSTCTL0": {
      "total_accesses": 6,
      "first_access_sequence": 16,
      "last_access_sequence": 21,
      "execution_phases": [
        "board_init"
      ]
    },
    "XSPI2": {
      "total_accesses": 29,
      "first_access_sequence": 60,
      "last_access_sequence": 88,
      "execution_phases": [
        "runtime"
      ]
    }
  },
  "complete_chronological_sequence": [
    {
      "access_type": "volatile_read",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_PinInit_BB_94369307430704",
      "bits_modified": [],
      "call_stack": "GPIO_PinInit",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 5,
      "peripheral_name": "GPIO0",
      "purpose": "Initialize GPIO0 controller",
      "register_name": "PDOR",
      "sequence_number": 0,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "function": "GPIO_PinInit",
        "line": 198
      },
      "source_file": "fsl_gpio",
      "global_sequence": 0
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_SetXtalFreq_BB_96799686060720",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_SetXtalFreq",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 0,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h",
        "function": "CLOCK_SetXtalFreq",
        "line": 2389
      },
      "source_file": "clock_config",
      "global_sequence": 1
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746104",
      "basic_block_id": "BOARD_SetXspiClock_BB_109994705812064",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x184 register",
      "register_name": "REG_0x184",
      "sequence_number": 0,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 374
      },
      "source_file": "board",
      "global_sequence": 2
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754288",
      "basic_block_id": "EZHV_GetEzhvWaitStatusFlag_BB_103154305095568",
      "bits_modified": [],
      "call_stack": "EZHV_GetEzhvWaitStatusFlag",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x176 register",
      "register_name": "REG_0x176",
      "sequence_number": 0,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_ezhv.h",
        "function": "EZHV_GetEzhvWaitStatusFlag",
        "line": 255
      },
      "source_file": "fsl_ezhv",
      "global_sequence": 3
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750244",
      "basic_block_id": "DSP_Stop_BB_100043931971728",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "DSP_Stop",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access REG_0x228 register",
      "register_name": "REG_0x228",
      "sequence_number": 0,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_dsp.h",
        "function": "DSP_Stop",
        "line": 100
      },
      "source_file": "fsl_dsp",
      "global_sequence": 4
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745952",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993804000",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "CLOCKGENUPDATELOCKOUT",
      "sequence_number": 0,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 57
      },
      "source_file": "fsl_clock",
      "global_sequence": 5
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750028",
      "basic_block_id": "GDET_IsolateOn_BB_94793427696560",
      "bits_modified": [],
      "call_stack": "GDET_IsolateOn",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "SYSCON0",
      "purpose": "Access REG_0x12 register",
      "register_name": "REG_0x12",
      "sequence_number": 0,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gdet.c",
        "function": "GDET_IsolateOn",
        "line": 157
      },
      "source_file": "fsl_gdet",
      "global_sequence": 6
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "SAI_TxSetBitclockConfig_BB_95405183665968",
      "bits_modified": [],
      "call_stack": "SAI_TxSetBitclockConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 9,
      "peripheral_name": "SYSCON0",
      "purpose": "Configure SYSCON0 settings",
      "register_name": "AHBMATPRIO",
      "sequence_number": 0,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_sai.c",
        "function": "SAI_TxSetBitclockConfig",
        "line": 847
      },
      "source_file": "fsl_sai",
      "global_sequence": 7
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754228",
      "basic_block_id": "POWER_EnableDMAHWWake_BB_105515044435184",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "POWER_EnableDMAHWWake",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL1",
      "purpose": "Enable CLKCTL1 functionality",
      "register_name": "REG_0x116",
      "sequence_number": 0,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_EnableDMAHWWake",
        "line": 305
      },
      "source_file": "fsl_power",
      "global_sequence": 8
    },
    {
      "access_type": "volatile_write",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_PinInit_BB_94369307430704",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "GPIO_PinInit",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 7,
      "peripheral_name": "GPIO0",
      "purpose": "Initialize GPIO0 controller",
      "register_name": "PDOR",
      "sequence_number": 1,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "function": "GPIO_PinInit",
        "line": 198
      },
      "source_file": "fsl_gpio",
      "global_sequence": 9
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_SetXtalFreq_BB_96799686060720",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_SetXtalFreq",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 1,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_clock.h",
        "function": "CLOCK_SetXtalFreq",
        "line": 2390
      },
      "source_file": "clock_config",
      "global_sequence": 10
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746108",
      "basic_block_id": "BOARD_SetXspiClock_BB_109994705839120",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x188 register",
      "register_name": "REG_0x188",
      "sequence_number": 1,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 375
      },
      "source_file": "board",
      "global_sequence": 11
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073745924",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993809520",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "PSCCTL1",
      "sequence_number": 1,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 58
      },
      "source_file": "fsl_clock",
      "global_sequence": 12
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750028",
      "basic_block_id": "GDET_IsolateOn_BB_94793427696560",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "GDET_IsolateOn",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 11,
      "peripheral_name": "SYSCON0",
      "purpose": "Access REG_0x12 register",
      "register_name": "REG_0x12",
      "sequence_number": 1,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gdet.c",
        "function": "GDET_IsolateOn",
        "line": 159
      },
      "source_file": "fsl_gdet",
      "global_sequence": 13
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "SAI_TxSetBitclockConfig_BB_95405183718176",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "SAI_TxSetBitclockConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Configure SYSCON0 settings",
      "register_name": "AHBMATPRIO",
      "sequence_number": 1,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_sai.c",
        "function": "SAI_TxSetBitclockConfig",
        "line": 864
      },
      "source_file": "fsl_sai",
      "global_sequence": 14
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754232",
      "basic_block_id": "POWER_DisableDMAHWWake_BB_105515044440336",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "POWER_DisableDMAHWWake",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL1",
      "purpose": "Disable CLKCTL1 functionality",
      "register_name": "REG_0x120",
      "sequence_number": 1,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DisableDMAHWWake",
        "line": 310
      },
      "source_file": "fsl_power",
      "global_sequence": 15
    },
    {
      "access_type": "volatile_read",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_PinInit_BB_94369307430864",
      "bits_modified": [],
      "call_stack": "GPIO_PinInit",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 10,
      "peripheral_name": "GPIO0",
      "purpose": "Initialize GPIO0 controller",
      "register_name": "PDOR",
      "sequence_number": 2,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "function": "GPIO_PinInit",
        "line": 203
      },
      "source_file": "fsl_gpio",
      "global_sequence": 16
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745984",
      "basic_block_id": "BOARD_SetXspiClock_BB_109994705838960",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access AHBCLKDIV register",
      "register_name": "AHBCLKDIV",
      "sequence_number": 2,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 383
      },
      "source_file": "board",
      "global_sequence": 17
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745956",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993804160",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x36",
      "sequence_number": 2,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 63
      },
      "source_file": "fsl_clock",
      "global_sequence": 18
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750028",
      "basic_block_id": "GDET_IsolateOn_BB_94793427696560",
      "bits_modified": [],
      "call_stack": "GDET_IsolateOn",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 14,
      "peripheral_name": "SYSCON0",
      "purpose": "Access REG_0x12 register",
      "register_name": "REG_0x12",
      "sequence_number": 2,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gdet.c",
        "function": "GDET_IsolateOn",
        "line": 161
      },
      "source_file": "fsl_gdet",
      "global_sequence": 19
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "SAI_RxSetBitclockConfig_BB_95405183711984",
      "bits_modified": [],
      "call_stack": "SAI_RxSetBitclockConfig",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 9,
      "peripheral_name": "SYSCON0",
      "purpose": "Configure SYSCON0 settings",
      "register_name": "AHBMATPRIO",
      "sequence_number": 2,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_sai.c",
        "function": "SAI_RxSetBitclockConfig",
        "line": 876
      },
      "source_file": "fsl_sai",
      "global_sequence": 20
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754244",
      "basic_block_id": "POWER_EnableLPRequestMask_BB_105515044537424",
      "bits_modified": [],
      "call_stack": "POWER_EnableLPRequestMask",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL1",
      "purpose": "Enable CLKCTL1 functionality",
      "register_name": "REG_0x132",
      "sequence_number": 2,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_EnableLPRequestMask",
        "line": 391
      },
      "source_file": "fsl_power",
      "global_sequence": 21
    },
    {
      "access_type": "volatile_write",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_PinInit_BB_94369307430864",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "GPIO_PinInit",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 12,
      "peripheral_name": "GPIO0",
      "purpose": "Initialize GPIO0 controller",
      "register_name": "PDOR",
      "sequence_number": 3,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "function": "GPIO_PinInit",
        "line": 203
      },
      "source_file": "fsl_gpio",
      "global_sequence": 22
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073746104",
      "basic_block_id": "BOARD_SetXspiClock_BB_109994705838960",
      "bits_modified": [
        "bit_2"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 7,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x184 register",
      "register_name": "REG_0x184",
      "sequence_number": 3,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 385
      },
      "source_file": "board",
      "global_sequence": 23
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073745928",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993816064",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "PSCCTL2",
      "sequence_number": 3,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 64
      },
      "source_file": "fsl_clock",
      "global_sequence": 24
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750028",
      "basic_block_id": "GDET_IsolateOff_BB_94793427734096",
      "bits_modified": [],
      "call_stack": "GDET_IsolateOff",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "SYSCON0",
      "purpose": "Access REG_0x12 register",
      "register_name": "REG_0x12",
      "sequence_number": 3,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gdet.c",
        "function": "GDET_IsolateOff",
        "line": 205
      },
      "source_file": "fsl_gdet",
      "global_sequence": 25
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "SAI_RxSetBitclockConfig_BB_95405183766864",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "SAI_RxSetBitclockConfig",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Configure SYSCON0 settings",
      "register_name": "AHBMATPRIO",
      "sequence_number": 3,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_sai.c",
        "function": "SAI_RxSetBitclockConfig",
        "line": 893
      },
      "source_file": "fsl_sai",
      "global_sequence": 26
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754244",
      "basic_block_id": "POWER_EnableLPRequestMask_BB_105515044537424",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "POWER_EnableLPRequestMask",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 5,
      "peripheral_name": "CLKCTL1",
      "purpose": "Enable CLKCTL1 functionality",
      "register_name": "REG_0x132",
      "sequence_number": 3,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_EnableLPRequestMask",
        "line": 391
      },
      "source_file": "fsl_power",
      "global_sequence": 27
    },
    {
      "access_type": "volatile_write",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_PinWrite_BB_94369307403536",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "GPIO_PinWrite",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "GPIO0",
      "purpose": "Write data to GPIO0",
      "register_name": "PDOR",
      "sequence_number": 4,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.h",
        "function": "GPIO_PinWrite",
        "line": 350
      },
      "source_file": "fsl_gpio",
      "global_sequence": 28
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073746108",
      "basic_block_id": "BOARD_SetXspiClock_BB_109994705838960",
      "bits_modified": [
        "bit_8",
        "bit_9",
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 12,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x188 register",
      "register_name": "REG_0x188",
      "sequence_number": 4,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 386
      },
      "source_file": "board",
      "global_sequence": 29
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745960",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993804368",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x40",
      "sequence_number": 4,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 69
      },
      "source_file": "fsl_clock",
      "global_sequence": 30
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750028",
      "basic_block_id": "GDET_IsolateOff_BB_94793427734096",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "GDET_IsolateOff",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 11,
      "peripheral_name": "SYSCON0",
      "purpose": "Access REG_0x12 register",
      "register_name": "REG_0x12",
      "sequence_number": 4,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gdet.c",
        "function": "GDET_IsolateOff",
        "line": 207
      },
      "source_file": "fsl_gdet",
      "global_sequence": 31
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754248",
      "basic_block_id": "POWER_DisableLPRequestMask_BB_105515044544416",
      "bits_modified": [],
      "call_stack": "POWER_DisableLPRequestMask",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL1",
      "purpose": "Disable CLKCTL1 functionality",
      "register_name": "REG_0x136",
      "sequence_number": 4,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DisableLPRequestMask",
        "line": 396
      },
      "source_file": "fsl_power",
      "global_sequence": 32
    },
    {
      "access_type": "volatile_write",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_PinWrite_BB_94369307459616",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "GPIO_PinWrite",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "GPIO0",
      "purpose": "Write data to GPIO0",
      "register_name": "PDOR",
      "sequence_number": 5,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.h",
        "function": "GPIO_PinWrite",
        "line": 354
      },
      "source_file": "fsl_gpio",
      "global_sequence": 33
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746108",
      "basic_block_id": "BOARD_SetXspiClock_BB_109994705851232",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x188 register",
      "register_name": "REG_0x188",
      "sequence_number": 5,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 387
      },
      "source_file": "board",
      "global_sequence": 34
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073745932",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993822448",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x12",
      "sequence_number": 5,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 70
      },
      "source_file": "fsl_clock",
      "global_sequence": 35
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750028",
      "basic_block_id": "GDET_IsolateOff_BB_94793427734096",
      "bits_modified": [],
      "call_stack": "GDET_IsolateOff",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 14,
      "peripheral_name": "SYSCON0",
      "purpose": "Access REG_0x12 register",
      "register_name": "REG_0x12",
      "sequence_number": 5,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gdet.c",
        "function": "GDET_IsolateOff",
        "line": 209
      },
      "source_file": "fsl_gdet",
      "global_sequence": 36
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754248",
      "basic_block_id": "POWER_DisableLPRequestMask_BB_105515044544416",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "POWER_DisableLPRequestMask",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 5,
      "peripheral_name": "CLKCTL1",
      "purpose": "Disable CLKCTL1 functionality",
      "register_name": "REG_0x136",
      "sequence_number": 5,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DisableLPRequestMask",
        "line": 396
      },
      "source_file": "fsl_power",
      "global_sequence": 37
    },
    {
      "access_type": "volatile_read",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_GetVersionInfo_BB_94369307469280",
      "bits_modified": [],
      "call_stack": "GPIO_GetVersionInfo",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "GPIO0",
      "purpose": "Access PDOR register",
      "register_name": "PDOR",
      "sequence_number": 6,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "function": "GPIO_GetVersionInfo",
        "line": 210
      },
      "source_file": "fsl_gpio",
      "global_sequence": 38
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745956",
      "basic_block_id": "BOARD_SetXspiClock_BB_109994705854576",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x36 register",
      "register_name": "REG_0x36",
      "sequence_number": 6,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 391
      },
      "source_file": "board",
      "global_sequence": 39
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745964",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993804576",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x44",
      "sequence_number": 6,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 75
      },
      "source_file": "fsl_clock",
      "global_sequence": 40
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754120",
      "basic_block_id": "POWER_EnterLowPower_FullConfig_BB_105515045376432",
      "bits_modified": [],
      "call_stack": "POWER_EnterLowPower_FullConfig",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 27,
      "peripheral_name": "CLKCTL1",
      "purpose": "Configure CLKCTL1 settings",
      "register_name": "PSCCTL2",
      "sequence_number": 6,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_EnterLowPower_FullConfig",
        "line": 1136
      },
      "source_file": "fsl_power",
      "global_sequence": 41
    },
    {
      "access_type": "volatile_read",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_GpioGetInterruptFlags_BB_94369307492992",
      "bits_modified": [],
      "call_stack": "GPIO_GpioGetInterruptFlags",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "GPIO0",
      "purpose": "Access PDOR register",
      "register_name": "PDOR",
      "sequence_number": 7,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "function": "GPIO_GpioGetInterruptFlags",
        "line": 251
      },
      "source_file": "fsl_gpio",
      "global_sequence": 42
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746116",
      "basic_block_id": "BOARD_SetXspiClock_BB_109994705859024",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x196 register",
      "register_name": "REG_0x196",
      "sequence_number": 7,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 398
      },
      "source_file": "board",
      "global_sequence": 43
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073745936",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993828832",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "AUTOCLKGATEOVERRIDE",
      "sequence_number": 7,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 76
      },
      "source_file": "fsl_clock",
      "global_sequence": 44
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754112",
      "basic_block_id": "POWER_EnterLowPower_FullConfig_BB_105515045376432",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "POWER_EnterLowPower_FullConfig",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 34,
      "peripheral_name": "CLKCTL1",
      "purpose": "Configure CLKCTL1 settings",
      "register_name": "PSCCTL0",
      "sequence_number": 7,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_EnterLowPower_FullConfig",
        "line": 1136
      },
      "source_file": "fsl_power",
      "global_sequence": 45
    },
    {
      "access_type": "volatile_read",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_GpioGetInterruptChannelFlags_BB_94369307508160",
      "bits_modified": [],
      "call_stack": "GPIO_GpioGetInterruptChannelFlags",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "GPIO0",
      "purpose": "Access PDOR register",
      "register_name": "PDOR",
      "sequence_number": 8,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "function": "GPIO_GpioGetInterruptChannelFlags",
        "line": 266
      },
      "source_file": "fsl_gpio",
      "global_sequence": 46
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746120",
      "basic_block_id": "BOARD_SetXspiClock_BB_109994705865440",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x200 register",
      "register_name": "REG_0x200",
      "sequence_number": 8,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 399
      },
      "source_file": "board",
      "global_sequence": 47
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745968",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993804784",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "SYSTEMCLKDIV",
      "sequence_number": 8,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 81
      },
      "source_file": "fsl_clock",
      "global_sequence": 48
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754216",
      "basic_block_id": "POWER_EnterLowPower_FullConfig_BB_105515045402240",
      "bits_modified": [],
      "call_stack": "POWER_EnterLowPower_FullConfig",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL1",
      "purpose": "Configure CLKCTL1 settings",
      "register_name": "REG_0x104",
      "sequence_number": 8,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_EnterLowPower_FullConfig",
        "line": 1140
      },
      "source_file": "fsl_power",
      "global_sequence": 49
    },
    {
      "access_type": "volatile_read",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_PinGetInterruptFlag_BB_94369307513568",
      "bits_modified": [],
      "call_stack": "GPIO_PinGetInterruptFlag",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 8,
      "peripheral_name": "GPIO0",
      "purpose": "Access PDOR register",
      "register_name": "PDOR",
      "sequence_number": 9,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "function": "GPIO_PinGetInterruptFlag",
        "line": 278
      },
      "source_file": "fsl_gpio",
      "global_sequence": 50
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745984",
      "basic_block_id": "BOARD_SetXspiClock_BB_109994705865280",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access AHBCLKDIV register",
      "register_name": "AHBCLKDIV",
      "sequence_number": 9,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 407
      },
      "source_file": "board",
      "global_sequence": 51
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073745940",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993837280",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x20",
      "sequence_number": 9,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 82
      },
      "source_file": "fsl_clock",
      "global_sequence": 52
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754216",
      "basic_block_id": "POWER_EnterLowPower_FullConfig_BB_105515045402240",
      "bits_modified": [
        "bit_0"
      ],
      "call_stack": "POWER_EnterLowPower_FullConfig",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL1",
      "purpose": "Configure CLKCTL1 settings",
      "register_name": "REG_0x104",
      "sequence_number": 9,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_EnterLowPower_FullConfig",
        "line": 1140
      },
      "source_file": "fsl_power",
      "global_sequence": 53
    },
    {
      "access_type": "volatile_write",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_GpioClearInterruptFlags_BB_94369307525152",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "GPIO_GpioClearInterruptFlags",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 8,
      "peripheral_name": "GPIO0",
      "purpose": "Access PDOR register",
      "register_name": "PDOR",
      "sequence_number": 10,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "function": "GPIO_GpioClearInterruptFlags",
        "line": 307
      },
      "source_file": "fsl_gpio",
      "global_sequence": 54
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073746116",
      "basic_block_id": "BOARD_SetXspiClock_BB_109994705865280",
      "bits_modified": [
        "bit_2"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 7,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x196 register",
      "register_name": "REG_0x196",
      "sequence_number": 10,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 409
      },
      "source_file": "board",
      "global_sequence": 55
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745972",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993804992",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x52",
      "sequence_number": 10,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 87
      },
      "source_file": "fsl_clock",
      "global_sequence": 56
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754216",
      "basic_block_id": "POWER_EnterLowPower_FullConfig_BB_105515045427568",
      "bits_modified": [],
      "call_stack": "POWER_EnterLowPower_FullConfig",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL1",
      "purpose": "Configure CLKCTL1 settings",
      "register_name": "REG_0x104",
      "sequence_number": 10,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_EnterLowPower_FullConfig",
        "line": 1145
      },
      "source_file": "fsl_power",
      "global_sequence": 57
    },
    {
      "access_type": "volatile_write",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_GpioClearInterruptChannelFlags_BB_94369307547456",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "GPIO_GpioClearInterruptChannelFlags",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "GPIO0",
      "purpose": "Access PDOR register",
      "register_name": "PDOR",
      "sequence_number": 11,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "function": "GPIO_GpioClearInterruptChannelFlags",
        "line": 320
      },
      "source_file": "fsl_gpio",
      "global_sequence": 58
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073746120",
      "basic_block_id": "BOARD_SetXspiClock_BB_109994705865280",
      "bits_modified": [
        "bit_8",
        "bit_9",
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 12,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x200 register",
      "register_name": "REG_0x200",
      "sequence_number": 11,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 410
      },
      "source_file": "board",
      "global_sequence": 59
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073745944",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993843664",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x24",
      "sequence_number": 11,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 88
      },
      "source_file": "fsl_clock",
      "global_sequence": 60
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754216",
      "basic_block_id": "POWER_EnterLowPower_FullConfig_BB_105515045427568",
      "bits_modified": [
        "bit_1"
      ],
      "call_stack": "POWER_EnterLowPower_FullConfig",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL1",
      "purpose": "Configure CLKCTL1 settings",
      "register_name": "REG_0x104",
      "sequence_number": 11,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_EnterLowPower_FullConfig",
        "line": 1145
      },
      "source_file": "fsl_power",
      "global_sequence": 61
    },
    {
      "access_type": "volatile_read",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_PinClearInterruptFlag_BB_94369307553520",
      "bits_modified": [],
      "call_stack": "GPIO_PinClearInterruptFlag",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 8,
      "peripheral_name": "GPIO0",
      "purpose": "Access PDOR register",
      "register_name": "PDOR",
      "sequence_number": 12,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "function": "GPIO_PinClearInterruptFlag",
        "line": 331
      },
      "source_file": "fsl_gpio",
      "global_sequence": 62
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746120",
      "basic_block_id": "BOARD_SetXspiClock_BB_109994705878624",
      "bits_modified": [],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x200 register",
      "register_name": "REG_0x200",
      "sequence_number": 12,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 411
      },
      "source_file": "board",
      "global_sequence": 63
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750020",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993805824",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "REG_0x4",
      "sequence_number": 12,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 111
      },
      "source_file": "fsl_clock",
      "global_sequence": 64
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750244",
      "basic_block_id": "POWER_EnterLowPower_FullConfig_BB_105515045595552",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "POWER_EnterLowPower_FullConfig",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Configure SYSCON0 settings",
      "register_name": "REG_0x228",
      "sequence_number": 12,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_EnterLowPower_FullConfig",
        "line": 1281
      },
      "source_file": "fsl_power",
      "global_sequence": 65
    },
    {
      "access_type": "volatile_write",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_PinClearInterruptFlag_BB_94369307553520",
      "bits_modified": [
        "bit_24"
      ],
      "call_stack": "GPIO_PinClearInterruptFlag",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 10,
      "peripheral_name": "GPIO0",
      "purpose": "Access PDOR register",
      "register_name": "PDOR",
      "sequence_number": 13,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_gpio.c",
        "function": "GPIO_PinClearInterruptFlag",
        "line": 331
      },
      "source_file": "fsl_gpio",
      "global_sequence": 66
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745956",
      "basic_block_id": "BOARD_SetXspiClock_BB_109994705881920",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_SetXspiClock",
      "data_size": 32,
      "execution_context": "clock_configuration",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x36 register",
      "register_name": "REG_0x36",
      "sequence_number": 13,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_SetXspiClock",
        "line": 415
      },
      "source_file": "board",
      "global_sequence": 67
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993834208",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 13,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 112
      },
      "source_file": "fsl_clock",
      "global_sequence": 68
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754216",
      "basic_block_id": "POWER_EnterLowPower_FullConfig_BB_105515045645856",
      "bits_modified": [],
      "call_stack": "POWER_EnterLowPower_FullConfig",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL1",
      "purpose": "Configure CLKCTL1 settings",
      "register_name": "REG_0x104",
      "sequence_number": 13,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_EnterLowPower_FullConfig",
        "line": 1333
      },
      "source_file": "fsl_power",
      "global_sequence": 69
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745956",
      "basic_block_id": "BOARD_DeinitXspi_BB_109994706040496",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_DeinitXspi",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Initialize CLKCTL0 controller",
      "register_name": "REG_0x36",
      "sequence_number": 14,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_DeinitXspi",
        "line": 294
      },
      "source_file": "board",
      "global_sequence": 70
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746008",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993806032",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 14,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 117
      },
      "source_file": "fsl_clock",
      "global_sequence": 71
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754216",
      "basic_block_id": "POWER_EnterLowPower_FullConfig_BB_105515045645856",
      "bits_modified": [
        "bit_2",
        "bit_3"
      ],
      "call_stack": "POWER_EnterLowPower_FullConfig",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL1",
      "purpose": "Configure CLKCTL1 settings",
      "register_name": "REG_0x104",
      "sequence_number": 14,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_EnterLowPower_FullConfig",
        "line": 1333
      },
      "source_file": "fsl_power",
      "global_sequence": 72
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745956",
      "basic_block_id": "BOARD_DeinitXspi_BB_109994706043168",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_DeinitXspi",
      "data_size": 32,
      "execution_context": "hardware_initialization",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Initialize CLKCTL0 controller",
      "register_name": "REG_0x36",
      "sequence_number": 15,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_DeinitXspi",
        "line": 299
      },
      "source_file": "board",
      "global_sequence": 73
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073746008",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993806032",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 15,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 117
      },
      "source_file": "fsl_clock",
      "global_sequence": 74
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754224",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045643520",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x112 register",
      "register_name": "REG_0x112",
      "sequence_number": 15,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1022
      },
      "source_file": "fsl_power",
      "global_sequence": 75
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073758256",
      "basic_block_id": "BOARD_InitI2c2PinAsGpio_BB_109994706348704",
      "bits_modified": [],
      "call_stack": "BOARD_InitI2c2PinAsGpio",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL0",
      "purpose": "Initialize RSTCTL0 controller",
      "register_name": "PRSTCTLSET4",
      "sequence_number": 16,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_InitI2c2PinAsGpio",
        "line": 691
      },
      "source_file": "board",
      "global_sequence": 76
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746008",
      "basic_block_id": "CLOCK_EnableClock_BB_95483993879696",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableClock",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 16,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableClock",
        "line": 118
      },
      "source_file": "fsl_clock",
      "global_sequence": 77
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073745928",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL2 register",
      "register_name": "PSCCTL2",
      "sequence_number": 16,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1024
      },
      "source_file": "fsl_power",
      "global_sequence": 78
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073758256",
      "basic_block_id": "BOARD_InitI2c2PinAsGpio_BB_109994706348704",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_InitI2c2PinAsGpio",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "RSTCTL0",
      "purpose": "Initialize RSTCTL0 controller",
      "register_name": "PRSTCTLSET4",
      "sequence_number": 17,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_InitI2c2PinAsGpio",
        "line": 692
      },
      "source_file": "board",
      "global_sequence": 79
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_AttachClk_BB_95483994020272",
      "bits_modified": [],
      "call_stack": "CLOCK_AttachClk",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 17,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_AttachClk",
        "line": 317
      },
      "source_file": "fsl_clock",
      "global_sequence": 80
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754272",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x160 register",
      "register_name": "REG_0x160",
      "sequence_number": 17,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1026
      },
      "source_file": "fsl_power",
      "global_sequence": 81
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073758260",
      "basic_block_id": "BOARD_InitI2c2PinAsGpio_BB_109994706348704",
      "bits_modified": [],
      "call_stack": "BOARD_InitI2c2PinAsGpio",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 4,
      "peripheral_name": "RSTCTL0",
      "purpose": "Initialize RSTCTL0 controller",
      "register_name": "REG_0x52",
      "sequence_number": 18,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_InitI2c2PinAsGpio",
        "line": 694
      },
      "source_file": "board",
      "global_sequence": 82
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_AttachClk_BB_95483994020272",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_AttachClk",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 8,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 18,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_AttachClk",
        "line": 317
      },
      "source_file": "fsl_clock",
      "global_sequence": 83
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754260",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 6,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x148 register",
      "register_name": "REG_0x148",
      "sequence_number": 18,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1027
      },
      "source_file": "fsl_power",
      "global_sequence": 84
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073758260",
      "basic_block_id": "BOARD_InitI2c2PinAsGpio_BB_109994706348704",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_InitI2c2PinAsGpio",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 6,
      "peripheral_name": "RSTCTL0",
      "purpose": "Initialize RSTCTL0 controller",
      "register_name": "REG_0x52",
      "sequence_number": 19,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_InitI2c2PinAsGpio",
        "line": 695
      },
      "source_file": "board",
      "global_sequence": 85
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_AttachClk_BB_95483994020432",
      "bits_modified": [],
      "call_stack": "CLOCK_AttachClk",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 19,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_AttachClk",
        "line": 321
      },
      "source_file": "fsl_clock",
      "global_sequence": 86
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754268",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 8,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x156 register",
      "register_name": "REG_0x156",
      "sequence_number": 19,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1028
      },
      "source_file": "fsl_power",
      "global_sequence": 87
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073758256",
      "basic_block_id": "BOARD_RestoreI2c2PinMux_BB_109994706349024",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_RestoreI2c2PinMux",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "RSTCTL0",
      "purpose": "Access PRSTCTLSET4 register",
      "register_name": "PRSTCTLSET4",
      "sequence_number": 20,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_RestoreI2c2PinMux",
        "line": 700
      },
      "source_file": "board",
      "global_sequence": 88
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_AttachClk_BB_95483994020432",
      "bits_modified": [
        "bit_2"
      ],
      "call_stack": "CLOCK_AttachClk",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 9,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 20,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_AttachClk",
        "line": 321
      },
      "source_file": "fsl_clock",
      "global_sequence": 89
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754276",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 10,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x164 register",
      "register_name": "REG_0x164",
      "sequence_number": 20,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1029
      },
      "source_file": "fsl_power",
      "global_sequence": 90
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073758260",
      "basic_block_id": "BOARD_RestoreI2c2PinMux_BB_109994706349024",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "BOARD_RestoreI2c2PinMux",
      "data_size": 32,
      "execution_context": "pin_configuration",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "RSTCTL0",
      "purpose": "Access REG_0x52 register",
      "register_name": "REG_0x52",
      "sequence_number": 21,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/boards/mimxrt700evk/driver_examples/xspi/psram/polling_transfer/cm33_core0/board.c",
        "function": "BOARD_RestoreI2c2PinMux",
        "line": 701
      },
      "source_file": "board",
      "global_sequence": 91
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_SetClkDiv_BB_95483994065776",
      "bits_modified": [],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 21,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 376
      },
      "source_file": "fsl_clock",
      "global_sequence": 92
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754284",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 12,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x172 register",
      "register_name": "REG_0x172",
      "sequence_number": 21,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1030
      },
      "source_file": "fsl_power",
      "global_sequence": 93
    },
    {
      "access_type": "volatile_write",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_PinWrite_BB_109994706391136",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "GPIO_PinWrite",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "GPIO0",
      "purpose": "Write data to GPIO0",
      "register_name": "PDOR",
      "sequence_number": 22,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h",
        "function": "GPIO_PinWrite",
        "line": 350
      },
      "source_file": "board",
      "global_sequence": 94
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_SetClkDiv_BB_95483994065776",
      "bits_modified": [
        "bit_29"
      ],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 22,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 376
      },
      "source_file": "fsl_clock",
      "global_sequence": 95
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745956",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 14,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x36 register",
      "register_name": "REG_0x36",
      "sequence_number": 22,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1032
      },
      "source_file": "fsl_power",
      "global_sequence": 96
    },
    {
      "access_type": "volatile_write",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_PinWrite_BB_109994706391296",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "GPIO_PinWrite",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "GPIO0",
      "purpose": "Write data to GPIO0",
      "register_name": "PDOR",
      "sequence_number": 23,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h",
        "function": "GPIO_PinWrite",
        "line": 354
      },
      "source_file": "board",
      "global_sequence": 97
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_SetClkDiv_BB_95483994070448",
      "bits_modified": [],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 23,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 381
      },
      "source_file": "fsl_clock",
      "global_sequence": 98
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754272",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 16,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x160 register",
      "register_name": "REG_0x160",
      "sequence_number": 23,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1039
      },
      "source_file": "fsl_power",
      "global_sequence": 99
    },
    {
      "access_type": "volatile_read",
      "address": "0x1074790400",
      "basic_block_id": "GPIO_PinRead_BB_109994706400592",
      "bits_modified": [],
      "call_stack": "GPIO_PinRead",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "GPIO0",
      "purpose": "Read data from GPIO0",
      "register_name": "PDOR",
      "sequence_number": 24,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/./fsl_gpio.h",
        "function": "GPIO_PinRead",
        "line": 429
      },
      "source_file": "board",
      "global_sequence": 100
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_SetClkDiv_BB_95483994070448",
      "bits_modified": [
        "bit_30"
      ],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 24,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 381
      },
      "source_file": "fsl_clock",
      "global_sequence": 101
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754272",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [
        "bit_0",
        "bit_1"
      ],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 18,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x160 register",
      "register_name": "REG_0x160",
      "sequence_number": 24,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1039
      },
      "source_file": "fsl_power",
      "global_sequence": 102
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_SetClkDiv_BB_95483994070608",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 25,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 385
      },
      "source_file": "fsl_clock",
      "global_sequence": 103
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754260",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 19,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x148 register",
      "register_name": "REG_0x148",
      "sequence_number": 25,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1040
      },
      "source_file": "fsl_power",
      "global_sequence": 104
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_SetClkDiv_BB_95483994078384",
      "bits_modified": [],
      "call_stack": "CLOCK_SetClkDiv",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 1,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 26,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_SetClkDiv",
        "line": 387
      },
      "source_file": "fsl_clock",
      "global_sequence": 105
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754260",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [
        "bit_3",
        "bit_6",
        "bit_9"
      ],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 21,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x148 register",
      "register_name": "REG_0x148",
      "sequence_number": 26,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1040
      },
      "source_file": "fsl_power",
      "global_sequence": 106
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746016",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_95483994788336",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x96",
      "sequence_number": 27,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 685
      },
      "source_file": "fsl_clock",
      "global_sequence": 107
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754268",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 22,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x156 register",
      "register_name": "REG_0x156",
      "sequence_number": 27,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1043
      },
      "source_file": "fsl_power",
      "global_sequence": 108
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746016",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_95483994793312",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x96",
      "sequence_number": 28,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 691
      },
      "source_file": "fsl_clock",
      "global_sequence": 109
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754268",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [
        "bit_3"
      ],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 24,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x156 register",
      "register_name": "REG_0x156",
      "sequence_number": 28,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1043
      },
      "source_file": "fsl_power",
      "global_sequence": 110
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_95483994797792",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 29,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 707
      },
      "source_file": "fsl_clock",
      "global_sequence": 111
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754276",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 25,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x164 register",
      "register_name": "REG_0x164",
      "sequence_number": 29,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1044
      },
      "source_file": "fsl_power",
      "global_sequence": 112
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_95483994797792",
      "bits_modified": [
        "bit_0",
        "bit_1",
        "bit_2",
        "bit_3",
        "bit_4",
        "bit_5",
        "bit_6",
        "bit_7",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 11,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 30,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 707
      },
      "source_file": "fsl_clock",
      "global_sequence": 113
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754276",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [
        "bit_0",
        "bit_1",
        "bit_2",
        "bit_3",
        "bit_4",
        "bit_5",
        "bit_6",
        "bit_7",
        "bit_8",
        "bit_9",
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13"
      ],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 27,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x164 register",
      "register_name": "REG_0x164",
      "sequence_number": 30,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1044
      },
      "source_file": "fsl_power",
      "global_sequence": 114
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_EnableFroClkOutput_BB_95483994797792",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroClkOutput",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 16,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 31,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkOutput",
        "line": 708
      },
      "source_file": "fsl_clock",
      "global_sequence": 115
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754284",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 28,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x172 register",
      "register_name": "REG_0x172",
      "sequence_number": 31,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1045
      },
      "source_file": "fsl_power",
      "global_sequence": 116
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_95483994860336",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 32,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 743
      },
      "source_file": "fsl_clock",
      "global_sequence": 117
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754284",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045776880",
      "bits_modified": [
        "bit_8",
        "bit_9",
        "bit_10"
      ],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 30,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x172 register",
      "register_name": "REG_0x172",
      "sequence_number": 32,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1045
      },
      "source_file": "fsl_power",
      "global_sequence": 118
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_95483994860336",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 50,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 33,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 750
      },
      "source_file": "fsl_clock",
      "global_sequence": 119
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754300",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045799344",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x188 register",
      "register_name": "REG_0x188",
      "sequence_number": 33,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1047
      },
      "source_file": "fsl_power",
      "global_sequence": 120
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_95483994860336",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 76,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 34,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 756
      },
      "source_file": "fsl_clock",
      "global_sequence": 121
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754292",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045803904",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x180 register",
      "register_name": "REG_0x180",
      "sequence_number": 34,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1051
      },
      "source_file": "fsl_power",
      "global_sequence": 122
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_95483994923696",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 7,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 35,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 760
      },
      "source_file": "fsl_clock",
      "global_sequence": 123
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754304",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045808448",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x192 register",
      "register_name": "REG_0x192",
      "sequence_number": 35,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1055
      },
      "source_file": "fsl_power",
      "global_sequence": 124
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_95483994929712",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 36,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 765
      },
      "source_file": "fsl_clock",
      "global_sequence": 125
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754308",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045812896",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x196 register",
      "register_name": "REG_0x196",
      "sequence_number": 36,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1058
      },
      "source_file": "fsl_power",
      "global_sequence": 126
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_95483994929872",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 37,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 769
      },
      "source_file": "fsl_clock",
      "global_sequence": 127
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745928",
      "basic_block_id": "POWER_DMA_HWWake_LPRequest_BB_105515045815184",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "POWER_DMA_HWWake_LPRequest",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access PSCCTL2 register",
      "register_name": "PSCCTL2",
      "sequence_number": 37,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRequest",
        "line": 1062
      },
      "source_file": "fsl_power",
      "global_sequence": 128
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_95483994932464",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 38,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 772
      },
      "source_file": "fsl_clock",
      "global_sequence": 129
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754224",
      "basic_block_id": "POWER_DMA_HWWake_LPRestore_BB_105515045651744",
      "bits_modified": [],
      "call_stack": "POWER_DMA_HWWake_LPRestore",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x112 register",
      "register_name": "REG_0x112",
      "sequence_number": 38,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRestore",
        "line": 1069
      },
      "source_file": "fsl_power",
      "global_sequence": 130
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_EnableFroAutoTuning_BB_95483994836384",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroAutoTuning",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 39,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroAutoTuning",
        "line": 783
      },
      "source_file": "fsl_clock",
      "global_sequence": 131
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754272",
      "basic_block_id": "POWER_DMA_HWWake_LPRestore_BB_105515044536592",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "POWER_DMA_HWWake_LPRestore",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x160 register",
      "register_name": "REG_0x160",
      "sequence_number": 39,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRestore",
        "line": 1072
      },
      "source_file": "fsl_power",
      "global_sequence": 132
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754136",
      "basic_block_id": "CLOCK_EnableFroClkFreqCloseLoop_BB_95483994967184",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_EnableFroClkFreqCloseLoop",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 13,
      "peripheral_name": "CLKCTL1",
      "purpose": "Enable CLKCTL1 functionality",
      "register_name": "REG_0x24",
      "sequence_number": 40,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkFreqCloseLoop",
        "line": 819
      },
      "source_file": "fsl_clock",
      "global_sequence": 133
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754260",
      "basic_block_id": "POWER_DMA_HWWake_LPRestore_BB_105515044536592",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "POWER_DMA_HWWake_LPRestore",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x148 register",
      "register_name": "REG_0x148",
      "sequence_number": 40,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRestore",
        "line": 1073
      },
      "source_file": "fsl_power",
      "global_sequence": 134
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_EnableFroClkFreqCloseLoop_BB_95483994997872",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFroClkFreqCloseLoop",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 5,
      "peripheral_name": "SYSCON0",
      "purpose": "Enable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 41,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFroClkFreqCloseLoop",
        "line": 845
      },
      "source_file": "fsl_clock",
      "global_sequence": 135
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754268",
      "basic_block_id": "POWER_DMA_HWWake_LPRestore_BB_105515044536592",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "POWER_DMA_HWWake_LPRestore",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 5,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x156 register",
      "register_name": "REG_0x156",
      "sequence_number": 41,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRestore",
        "line": 1074
      },
      "source_file": "fsl_power",
      "global_sequence": 136
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_ConfigFroTrim_BB_95483995008768",
      "bits_modified": [],
      "call_stack": "CLOCK_ConfigFroTrim",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 7,
      "peripheral_name": "SYSCON0",
      "purpose": "Configure SYSCON0 settings",
      "register_name": "AHBMATPRIO",
      "sequence_number": 42,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_ConfigFroTrim",
        "line": 807
      },
      "source_file": "fsl_clock",
      "global_sequence": 137
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754276",
      "basic_block_id": "POWER_DMA_HWWake_LPRestore_BB_105515044536592",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "POWER_DMA_HWWake_LPRestore",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 7,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x164 register",
      "register_name": "REG_0x164",
      "sequence_number": 42,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRestore",
        "line": 1075
      },
      "source_file": "fsl_power",
      "global_sequence": 138
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_ConfigFroTrim_BB_95483995008768",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_ConfigFroTrim",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 25,
      "peripheral_name": "SYSCON0",
      "purpose": "Configure SYSCON0 settings",
      "register_name": "AHBMATPRIO",
      "sequence_number": 43,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_ConfigFroTrim",
        "line": 807
      },
      "source_file": "fsl_clock",
      "global_sequence": 139
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754284",
      "basic_block_id": "POWER_DMA_HWWake_LPRestore_BB_105515044536592",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "POWER_DMA_HWWake_LPRestore",
      "data_size": 32,
      "execution_context": "power_management",
      "execution_phase": "board_init",
      "instruction_index": 9,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access REG_0x172 register",
      "register_name": "REG_0x172",
      "sequence_number": 43,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "POWER_DMA_HWWake_LPRestore",
        "line": 1076
      },
      "source_file": "fsl_power",
      "global_sequence": 140
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754128",
      "basic_block_id": "CLOCK_InitMainPll_BB_95483995057616",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_InitMainPll",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL1",
      "purpose": "Initialize CLKCTL1 controller",
      "register_name": "PSCCTL4",
      "sequence_number": 44,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_InitMainPll",
        "line": 876
      },
      "source_file": "fsl_clock",
      "global_sequence": 141
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754184",
      "basic_block_id": "EnableDeepSleepIRQ_BB_105515044462176",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "EnableDeepSleepIRQ",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL1",
      "purpose": "Enable CLKCTL1 functionality",
      "register_name": "REG_0x72",
      "sequence_number": 44,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "EnableDeepSleepIRQ",
        "line": 330
      },
      "source_file": "fsl_power",
      "global_sequence": 142
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754136",
      "basic_block_id": "CLOCK_InitMainPll_BB_95483995057616",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_InitMainPll",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 27,
      "peripheral_name": "CLKCTL1",
      "purpose": "Initialize CLKCTL1 controller",
      "register_name": "REG_0x24",
      "sequence_number": 45,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_InitMainPll",
        "line": 891
      },
      "source_file": "fsl_clock",
      "global_sequence": 143
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754180",
      "basic_block_id": "EnableDeepSleepIRQ_BB_105515044466512",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "EnableDeepSleepIRQ",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL1",
      "purpose": "Enable CLKCTL1 functionality",
      "register_name": "REG_0x68",
      "sequence_number": 45,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "EnableDeepSleepIRQ",
        "line": 334
      },
      "source_file": "fsl_power",
      "global_sequence": 144
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754128",
      "basic_block_id": "CLOCK_InitAudioPll_BB_95483995130720",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_InitAudioPll",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL1",
      "purpose": "Initialize CLKCTL1 controller",
      "register_name": "PSCCTL4",
      "sequence_number": 46,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_InitAudioPll",
        "line": 950
      },
      "source_file": "fsl_clock",
      "global_sequence": 145
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754176",
      "basic_block_id": "EnableDeepSleepIRQ_BB_105515044470848",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "EnableDeepSleepIRQ",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL1",
      "purpose": "Enable CLKCTL1 functionality",
      "register_name": "REG_0x64",
      "sequence_number": 46,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "EnableDeepSleepIRQ",
        "line": 341
      },
      "source_file": "fsl_power",
      "global_sequence": 146
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754136",
      "basic_block_id": "CLOCK_InitAudioPll_BB_95483995130720",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_InitAudioPll",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 27,
      "peripheral_name": "CLKCTL1",
      "purpose": "Initialize CLKCTL1 controller",
      "register_name": "REG_0x24",
      "sequence_number": 47,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_InitAudioPll",
        "line": 966
      },
      "source_file": "fsl_clock",
      "global_sequence": 147
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754172",
      "basic_block_id": "EnableDeepSleepIRQ_BB_105515044475184",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "EnableDeepSleepIRQ",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL1",
      "purpose": "Enable CLKCTL1 functionality",
      "register_name": "REG_0x60",
      "sequence_number": 47,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "EnableDeepSleepIRQ",
        "line": 345
      },
      "source_file": "fsl_power",
      "global_sequence": 148
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746016",
      "basic_block_id": "CLOCK_EnableFro0ClkForDomain_BB_95483995329712",
      "bits_modified": [],
      "call_stack": "CLOCK_EnableFro0ClkForDomain",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x96",
      "sequence_number": 48,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFro0ClkForDomain",
        "line": 1133
      },
      "source_file": "fsl_clock",
      "global_sequence": 149
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754168",
      "basic_block_id": "EnableDeepSleepIRQ_BB_105515044475344",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "EnableDeepSleepIRQ",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL1",
      "purpose": "Enable CLKCTL1 functionality",
      "register_name": "REG_0x56",
      "sequence_number": 48,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "EnableDeepSleepIRQ",
        "line": 349
      },
      "source_file": "fsl_power",
      "global_sequence": 150
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073746024",
      "basic_block_id": "CLOCK_EnableFro0ClkForDomain_BB_95483995333968",
      "bits_modified": [
        "bit_7",
        "bit_8",
        "bit_9",
        "bit_10",
        "bit_11",
        "bit_12",
        "bit_13",
        "bit_14",
        "bit_15",
        "bit_16",
        "bit_17",
        "bit_18",
        "bit_19",
        "bit_20",
        "bit_21",
        "bit_22",
        "bit_23",
        "bit_24",
        "bit_25",
        "bit_26",
        "bit_27",
        "bit_28",
        "bit_29",
        "bit_30",
        "bit_31"
      ],
      "call_stack": "CLOCK_EnableFro0ClkForDomain",
      "data_size": 32,
      "execution_context": "driver_initialization",
      "execution_phase": "driver_init",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Enable CLKCTL0 functionality",
      "register_name": "REG_0x104",
      "sequence_number": 49,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_EnableFro0ClkForDomain",
        "line": 1141
      },
      "source_file": "fsl_clock",
      "global_sequence": 151
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754208",
      "basic_block_id": "DisableDeepSleepIRQ_BB_105515044502080",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "DisableDeepSleepIRQ",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL1",
      "purpose": "Disable CLKCTL1 functionality",
      "register_name": "REG_0x96",
      "sequence_number": 49,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "DisableDeepSleepIRQ",
        "line": 366
      },
      "source_file": "fsl_power",
      "global_sequence": 152
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745980",
      "basic_block_id": "CLOCK_DisableClock_BB_95483993921984",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "REG_0x60",
      "sequence_number": 50,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 204
      },
      "source_file": "fsl_clock",
      "global_sequence": 153
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754204",
      "basic_block_id": "DisableDeepSleepIRQ_BB_105515044506320",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "DisableDeepSleepIRQ",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL1",
      "purpose": "Disable CLKCTL1 functionality",
      "register_name": "REG_0x92",
      "sequence_number": 50,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "DisableDeepSleepIRQ",
        "line": 370
      },
      "source_file": "fsl_power",
      "global_sequence": 154
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745984",
      "basic_block_id": "CLOCK_DisableClock_BB_95483993922144",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "AHBCLKDIV",
      "sequence_number": 51,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 207
      },
      "source_file": "fsl_clock",
      "global_sequence": 155
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754200",
      "basic_block_id": "DisableDeepSleepIRQ_BB_105515044510560",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "DisableDeepSleepIRQ",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL1",
      "purpose": "Disable CLKCTL1 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 51,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "DisableDeepSleepIRQ",
        "line": 377
      },
      "source_file": "fsl_power",
      "global_sequence": 156
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745988",
      "basic_block_id": "CLOCK_DisableClock_BB_95483993922304",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "REG_0x68",
      "sequence_number": 52,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 210
      },
      "source_file": "fsl_clock",
      "global_sequence": 157
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754196",
      "basic_block_id": "DisableDeepSleepIRQ_BB_105515044516432",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "DisableDeepSleepIRQ",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL1",
      "purpose": "Disable CLKCTL1 functionality",
      "register_name": "REG_0x84",
      "sequence_number": 52,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "DisableDeepSleepIRQ",
        "line": 381
      },
      "source_file": "fsl_power",
      "global_sequence": 158
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745992",
      "basic_block_id": "CLOCK_DisableClock_BB_95483993922464",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "REG_0x72",
      "sequence_number": 53,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 213
      },
      "source_file": "fsl_clock",
      "global_sequence": 159
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754192",
      "basic_block_id": "DisableDeepSleepIRQ_BB_105515044516592",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "DisableDeepSleepIRQ",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL1",
      "purpose": "Disable CLKCTL1 functionality",
      "register_name": "REG_0x80",
      "sequence_number": 53,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "DisableDeepSleepIRQ",
        "line": 385
      },
      "source_file": "fsl_power",
      "global_sequence": 160
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745996",
      "basic_block_id": "CLOCK_DisableClock_BB_95483993922624",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "REG_0x76",
      "sequence_number": 54,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 216
      },
      "source_file": "fsl_clock",
      "global_sequence": 161
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745956",
      "basic_block_id": "deinitXip_BB_105515045730320",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "deinitXip",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Initialize CLKCTL0 controller",
      "register_name": "REG_0x36",
      "sequence_number": 54,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "deinitXip",
        "line": 976
      },
      "source_file": "fsl_power",
      "global_sequence": 162
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073746000",
      "basic_block_id": "CLOCK_DisableClock_BB_95483993922784",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "REG_0x80",
      "sequence_number": 55,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 219
      },
      "source_file": "fsl_clock",
      "global_sequence": 163
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745984",
      "basic_block_id": "deinitXip_BB_105515045730320",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "deinitXip",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Initialize CLKCTL0 controller",
      "register_name": "AHBCLKDIV",
      "sequence_number": 55,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "deinitXip",
        "line": 979
      },
      "source_file": "fsl_power",
      "global_sequence": 164
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750024",
      "basic_block_id": "CLOCK_DisableClock_BB_95483993923424",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "SYSCON0",
      "purpose": "Disable SYSCON0 functionality",
      "register_name": "REG_0x8",
      "sequence_number": 56,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 231
      },
      "source_file": "fsl_clock",
      "global_sequence": 165
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745956",
      "basic_block_id": "deinitXip_BB_105515045743728",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "deinitXip",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Initialize CLKCTL0 controller",
      "register_name": "REG_0x36",
      "sequence_number": 56,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "deinitXip",
        "line": 984
      },
      "source_file": "fsl_power",
      "global_sequence": 166
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746008",
      "basic_block_id": "CLOCK_DisableClock_BB_95483993923584",
      "bits_modified": [],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 57,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 234
      },
      "source_file": "fsl_clock",
      "global_sequence": 167
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745984",
      "basic_block_id": "deinitXip_BB_105515045743728",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "deinitXip",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Initialize CLKCTL0 controller",
      "register_name": "AHBCLKDIV",
      "sequence_number": 57,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "deinitXip",
        "line": 987
      },
      "source_file": "fsl_power",
      "global_sequence": 168
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073746008",
      "basic_block_id": "CLOCK_DisableClock_BB_95483993923584",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableClock",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "CLKCTL0",
      "purpose": "Disable CLKCTL0 functionality",
      "register_name": "REG_0x88",
      "sequence_number": 58,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableClock",
        "line": 234
      },
      "source_file": "fsl_clock",
      "global_sequence": 169
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745956",
      "basic_block_id": "initXip_BB_105515045850176",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "initXip",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Initialize CLKCTL0 controller",
      "register_name": "REG_0x36",
      "sequence_number": 58,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXip",
        "line": 1000
      },
      "source_file": "fsl_power",
      "global_sequence": 170
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746056",
      "basic_block_id": "CLOCK_GetComputeMainClkFreq_BB_95483994097104",
      "bits_modified": [],
      "call_stack": "CLOCK_GetComputeMainClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x136 register",
      "register_name": "REG_0x136",
      "sequence_number": 59,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetComputeMainClkFreq",
        "line": 1307
      },
      "source_file": "fsl_clock",
      "global_sequence": 171
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073745956",
      "basic_block_id": "initXip_BB_105515045856080",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "initXip",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Initialize CLKCTL0 controller",
      "register_name": "REG_0x36",
      "sequence_number": 59,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXip",
        "line": 1007
      },
      "source_file": "fsl_power",
      "global_sequence": 172
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746032",
      "basic_block_id": "CLOCK_GetComputeMainClkFreq_BB_95483994179120",
      "bits_modified": [],
      "call_stack": "CLOCK_GetComputeMainClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access MAINCLKSELA register",
      "register_name": "MAINCLKSELA",
      "sequence_number": 60,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetComputeMainClkFreq",
        "line": 1330
      },
      "source_file": "fsl_clock",
      "global_sequence": 173
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "deinitXSPI_BB_105515045860112",
      "bits_modified": [],
      "call_stack": "deinitXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 60,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "deinitXSPI",
        "line": 910
      },
      "source_file": "fsl_power",
      "global_sequence": 174
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746252",
      "basic_block_id": "CLOCK_GetClockOutClkFreq_BB_95483994104272",
      "bits_modified": [],
      "call_stack": "CLOCK_GetClockOutClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x332 register",
      "register_name": "REG_0x332",
      "sequence_number": 61,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetClockOutClkFreq",
        "line": 2300
      },
      "source_file": "fsl_clock",
      "global_sequence": 175
    },
    {
      "access_type": "volatile_write",
      "address": "0x1078005760",
      "basic_block_id": "deinitXSPI_BB_105515045860112",
      "bits_modified": [
        "bit_14"
      ],
      "call_stack": "deinitXSPI",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 9,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 61,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "deinitXSPI",
        "line": 910
      },
      "source_file": "fsl_power",
      "global_sequence": 176
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746252",
      "basic_block_id": "CLOCK_GetClockOutClkFreq_BB_95483994193344",
      "bits_modified": [],
      "call_stack": "CLOCK_GetClockOutClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x332 register",
      "register_name": "REG_0x332",
      "sequence_number": 62,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetClockOutClkFreq",
        "line": 2302
      },
      "source_file": "fsl_clock",
      "global_sequence": 177
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "deinitXSPI_BB_105515045867648",
      "bits_modified": [],
      "call_stack": "deinitXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 62,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "deinitXSPI",
        "line": 913
      },
      "source_file": "fsl_power",
      "global_sequence": 178
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746256",
      "basic_block_id": "CLOCK_GetClockOutClkFreq_BB_95483994193504",
      "bits_modified": [],
      "call_stack": "CLOCK_GetClockOutClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x336 register",
      "register_name": "REG_0x336",
      "sequence_number": 63,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetClockOutClkFreq",
        "line": 2326
      },
      "source_file": "fsl_clock",
      "global_sequence": 179
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "deinitXSPI_BB_105515045871904",
      "bits_modified": [],
      "call_stack": "deinitXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 63,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "deinitXSPI",
        "line": 917
      },
      "source_file": "fsl_power",
      "global_sequence": 180
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746152",
      "basic_block_id": "CLOCK_GetWdtClkFreq_BB_95483994213856",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWdtClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x232 register",
      "register_name": "REG_0x232",
      "sequence_number": 64,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWdtClkFreq",
        "line": 2067
      },
      "source_file": "fsl_clock",
      "global_sequence": 181
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "deinitXSPI_BB_105515045877824",
      "bits_modified": [],
      "call_stack": "deinitXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 64,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "deinitXSPI",
        "line": 924
      },
      "source_file": "fsl_power",
      "global_sequence": 182
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746152",
      "basic_block_id": "CLOCK_GetWdtClkFreq_BB_95483994216176",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWdtClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x232 register",
      "register_name": "REG_0x232",
      "sequence_number": 65,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWdtClkFreq",
        "line": 2069
      },
      "source_file": "fsl_clock",
      "global_sequence": 183
    },
    {
      "access_type": "volatile_write",
      "address": "0x1078005760",
      "basic_block_id": "deinitXSPI_BB_105515045877824",
      "bits_modified": [
        "bit_14"
      ],
      "call_stack": "deinitXSPI",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 65,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "deinitXSPI",
        "line": 924
      },
      "source_file": "fsl_power",
      "global_sequence": 184
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746160",
      "basic_block_id": "CLOCK_GetWdtClkFreq_BB_95483994223184",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWdtClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x240 register",
      "register_name": "REG_0x240",
      "sequence_number": 66,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWdtClkFreq",
        "line": 2082
      },
      "source_file": "fsl_clock",
      "global_sequence": 185
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045904800",
      "bits_modified": [],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 8,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 66,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 930
      },
      "source_file": "fsl_power",
      "global_sequence": 186
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746160",
      "basic_block_id": "CLOCK_GetWdtClkFreq_BB_95483994225504",
      "bits_modified": [],
      "call_stack": "CLOCK_GetWdtClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x240 register",
      "register_name": "REG_0x240",
      "sequence_number": 67,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetWdtClkFreq",
        "line": 2084
      },
      "source_file": "fsl_clock",
      "global_sequence": 187
    },
    {
      "access_type": "volatile_write",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045904800",
      "bits_modified": [
        "bit_14"
      ],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 10,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 67,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 930
      },
      "source_file": "fsl_power",
      "global_sequence": 188
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746104",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_95483994239776",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x184 register",
      "register_name": "REG_0x184",
      "sequence_number": 68,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1909
      },
      "source_file": "fsl_clock",
      "global_sequence": 189
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045904800",
      "bits_modified": [],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 13,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 68,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 931
      },
      "source_file": "fsl_power",
      "global_sequence": 190
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746104",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_95483994242096",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x184 register",
      "register_name": "REG_0x184",
      "sequence_number": 69,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1911
      },
      "source_file": "fsl_clock",
      "global_sequence": 191
    },
    {
      "access_type": "volatile_write",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045904800",
      "bits_modified": [
        "bit_9"
      ],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 15,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 69,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 931
      },
      "source_file": "fsl_power",
      "global_sequence": 192
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746108",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_95483994246608",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x188 register",
      "register_name": "REG_0x188",
      "sequence_number": 70,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1929
      },
      "source_file": "fsl_clock",
      "global_sequence": 193
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045904800",
      "bits_modified": [],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 18,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 70,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 933
      },
      "source_file": "fsl_power",
      "global_sequence": 194
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746116",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_95483994257328",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x196 register",
      "register_name": "REG_0x196",
      "sequence_number": 71,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1938
      },
      "source_file": "fsl_clock",
      "global_sequence": 195
    },
    {
      "access_type": "volatile_write",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045904800",
      "bits_modified": [
        "bit_14"
      ],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 20,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 71,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 933
      },
      "source_file": "fsl_power",
      "global_sequence": 196
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746116",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_95483994259648",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x196 register",
      "register_name": "REG_0x196",
      "sequence_number": 72,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1940
      },
      "source_file": "fsl_clock",
      "global_sequence": 197
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045904800",
      "bits_modified": [],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 23,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 72,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 935
      },
      "source_file": "fsl_power",
      "global_sequence": 198
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746120",
      "basic_block_id": "CLOCK_GetXspiClkFreq_BB_95483994263936",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXspiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x200 register",
      "register_name": "REG_0x200",
      "sequence_number": 73,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetXspiClkFreq",
        "line": 1958
      },
      "source_file": "fsl_clock",
      "global_sequence": 199
    },
    {
      "access_type": "volatile_write",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045904800",
      "bits_modified": [
        "bit_0",
        "bit_1"
      ],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 25,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 73,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 935
      },
      "source_file": "fsl_power",
      "global_sequence": 200
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746128",
      "basic_block_id": "CLOCK_GetSctClkFreq_BB_95483994112224",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSctClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x208 register",
      "register_name": "REG_0x208",
      "sequence_number": 74,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSctClkFreq",
        "line": 2009
      },
      "source_file": "fsl_clock",
      "global_sequence": 201
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045926048",
      "bits_modified": [],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 74,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 940
      },
      "source_file": "fsl_power",
      "global_sequence": 202
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746128",
      "basic_block_id": "CLOCK_GetSctClkFreq_BB_95483994297712",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSctClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x208 register",
      "register_name": "REG_0x208",
      "sequence_number": 75,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSctClkFreq",
        "line": 2011
      },
      "source_file": "fsl_clock",
      "global_sequence": 203
    },
    {
      "access_type": "volatile_write",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045926048",
      "bits_modified": [
        "bit_14"
      ],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 75,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 940
      },
      "source_file": "fsl_power",
      "global_sequence": 204
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746132",
      "basic_block_id": "CLOCK_GetSctClkFreq_BB_95483994297872",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSctClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x212 register",
      "register_name": "REG_0x212",
      "sequence_number": 76,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSctClkFreq",
        "line": 2030
      },
      "source_file": "fsl_clock",
      "global_sequence": 205
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045926048",
      "bits_modified": [],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 76,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 941
      },
      "source_file": "fsl_power",
      "global_sequence": 206
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746068",
      "basic_block_id": "CLOCK_GetHifi4ClkFreq_BB_95483994113888",
      "bits_modified": [],
      "call_stack": "CLOCK_GetHifi4ClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x148 register",
      "register_name": "REG_0x148",
      "sequence_number": 77,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetHifi4ClkFreq",
        "line": 1337
      },
      "source_file": "fsl_clock",
      "global_sequence": 207
    },
    {
      "access_type": "volatile_write",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045926048",
      "bits_modified": [
        "bit_0",
        "bit_1"
      ],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 9,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 77,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 941
      },
      "source_file": "fsl_power",
      "global_sequence": 208
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746068",
      "basic_block_id": "CLOCK_GetHifi4ClkFreq_BB_95483994318848",
      "bits_modified": [],
      "call_stack": "CLOCK_GetHifi4ClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x148 register",
      "register_name": "REG_0x148",
      "sequence_number": 78,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetHifi4ClkFreq",
        "line": 1339
      },
      "source_file": "fsl_clock",
      "global_sequence": 209
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045941488",
      "bits_modified": [],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 78,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 946
      },
      "source_file": "fsl_power",
      "global_sequence": 210
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746064",
      "basic_block_id": "CLOCK_GetHifi4ClkFreq_BB_95483994319008",
      "bits_modified": [],
      "call_stack": "CLOCK_GetHifi4ClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x144 register",
      "register_name": "REG_0x144",
      "sequence_number": 79,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetHifi4ClkFreq",
        "line": 1363
      },
      "source_file": "fsl_clock",
      "global_sequence": 211
    },
    {
      "access_type": "volatile_write",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045941488",
      "bits_modified": [
        "bit_14"
      ],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 79,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 946
      },
      "source_file": "fsl_power",
      "global_sequence": 212
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746182",
      "basic_block_id": "CLOCK_GetLPFlexCommClkFreq_BB_95483994346496",
      "bits_modified": [],
      "call_stack": "CLOCK_GetLPFlexCommClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x262 register",
      "register_name": "REG_0x262",
      "sequence_number": 80,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetLPFlexCommClkFreq",
        "line": 1697
      },
      "source_file": "fsl_clock",
      "global_sequence": 213
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045941488",
      "bits_modified": [],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 80,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 948
      },
      "source_file": "fsl_power",
      "global_sequence": 214
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_GetMclkInClkFreq_BB_95483994138048",
      "bits_modified": [],
      "call_stack": "CLOCK_GetMclkInClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 81,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h",
        "function": "CLOCK_GetMclkInClkFreq",
        "line": 2355
      },
      "source_file": "fsl_clock",
      "global_sequence": 215
    },
    {
      "access_type": "volatile_write",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045941488",
      "bits_modified": [
        "bit_14"
      ],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 9,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 81,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 948
      },
      "source_file": "fsl_power",
      "global_sequence": 216
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746168",
      "basic_block_id": "CLOCK_GetSystickClkFreq_BB_95483994144496",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSystickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x248 register",
      "register_name": "REG_0x248",
      "sequence_number": 82,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSystickClkFreq",
        "line": 2107
      },
      "source_file": "fsl_clock",
      "global_sequence": 217
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045941488",
      "bits_modified": [],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 12,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 82,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 951
      },
      "source_file": "fsl_power",
      "global_sequence": 218
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746168",
      "basic_block_id": "CLOCK_GetSystickClkFreq_BB_95483994401648",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSystickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x248 register",
      "register_name": "REG_0x248",
      "sequence_number": 83,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSystickClkFreq",
        "line": 2109
      },
      "source_file": "fsl_clock",
      "global_sequence": 219
    },
    {
      "access_type": "volatile_write",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045941488",
      "bits_modified": [
        "bit_16"
      ],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 14,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 83,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 951
      },
      "source_file": "fsl_power",
      "global_sequence": 220
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746172",
      "basic_block_id": "CLOCK_GetSystickClkFreq_BB_95483994401808",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSystickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x252 register",
      "register_name": "REG_0x252",
      "sequence_number": 84,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSystickClkFreq",
        "line": 2128
      },
      "source_file": "fsl_clock",
      "global_sequence": 221
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045958096",
      "bits_modified": [],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 84,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 952
      },
      "source_file": "fsl_power",
      "global_sequence": 222
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746228",
      "basic_block_id": "CLOCK_GetI3cClkFreq_BB_95483994149296",
      "bits_modified": [],
      "call_stack": "CLOCK_GetI3cClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x308 register",
      "register_name": "REG_0x308",
      "sequence_number": 85,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetI3cClkFreq",
        "line": 2168
      },
      "source_file": "fsl_clock",
      "global_sequence": 223
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045962352",
      "bits_modified": [],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 85,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 957
      },
      "source_file": "fsl_power",
      "global_sequence": 224
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746228",
      "basic_block_id": "CLOCK_GetI3cClkFreq_BB_95483994461184",
      "bits_modified": [],
      "call_stack": "CLOCK_GetI3cClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x308 register",
      "register_name": "REG_0x308",
      "sequence_number": 86,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetI3cClkFreq",
        "line": 2170
      },
      "source_file": "fsl_clock",
      "global_sequence": 225
    },
    {
      "access_type": "volatile_write",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045962352",
      "bits_modified": [
        "bit_0"
      ],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 86,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 957
      },
      "source_file": "fsl_power",
      "global_sequence": 226
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746244",
      "basic_block_id": "CLOCK_GetI3cClkFreq_BB_95483994461344",
      "bits_modified": [],
      "call_stack": "CLOCK_GetI3cClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x324 register",
      "register_name": "REG_0x324",
      "sequence_number": 87,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetI3cClkFreq",
        "line": 2194
      },
      "source_file": "fsl_clock",
      "global_sequence": 227
    },
    {
      "access_type": "volatile_read",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045962352",
      "bits_modified": [],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 87,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 960
      },
      "source_file": "fsl_power",
      "global_sequence": 228
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073754120",
      "basic_block_id": "CLOCK_CalFroFreq_BB_95483994705008",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL1",
      "purpose": "Access PSCCTL2 register",
      "register_name": "PSCCTL2",
      "sequence_number": 88,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 599
      },
      "source_file": "fsl_clock",
      "global_sequence": 229
    },
    {
      "access_type": "volatile_write",
      "address": "0x1078005760",
      "basic_block_id": "initXSPI_BB_105515045962352",
      "bits_modified": [
        "bit_14"
      ],
      "call_stack": "initXSPI",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 9,
      "peripheral_name": "XSPI2",
      "purpose": "Initialize XSPI2 controller",
      "register_name": "MCR",
      "sequence_number": 88,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_power.c",
        "function": "initXSPI",
        "line": 960
      },
      "source_file": "fsl_power",
      "global_sequence": 230
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_CalFroFreq_BB_95483994716896",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 89,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 605
      },
      "source_file": "fsl_clock",
      "global_sequence": 231
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_CalFroFreq_BB_95483994717936",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 5,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 90,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 607
      },
      "source_file": "fsl_clock",
      "global_sequence": 232
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_CalFroFreq_BB_95483994724944",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 91,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 609
      },
      "source_file": "fsl_clock",
      "global_sequence": 233
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_CalFroFreq_BB_95483994732480",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 92,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 611
      },
      "source_file": "fsl_clock",
      "global_sequence": 234
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_CalFroFreq_BB_95483994732480",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 11,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 93,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 612
      },
      "source_file": "fsl_clock",
      "global_sequence": 235
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_CalFroFreq_BB_95483994732480",
      "bits_modified": [],
      "call_stack": "CLOCK_CalFroFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 20,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 94,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_CalFroFreq",
        "line": 613
      },
      "source_file": "fsl_clock",
      "global_sequence": 236
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_GetFroFlags_BB_95483994734480",
      "bits_modified": [],
      "call_stack": "CLOCK_GetFroFlags",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 95,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetFroFlags",
        "line": 666
      },
      "source_file": "fsl_clock",
      "global_sequence": 237
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_GetXtalInClkFreq_BB_95483994891056",
      "bits_modified": [],
      "call_stack": "CLOCK_GetXtalInClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 96,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h",
        "function": "CLOCK_GetXtalInClkFreq",
        "line": 2186
      },
      "source_file": "fsl_clock",
      "global_sequence": 238
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_DisableFro_BB_95483995048432",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableFro",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 7,
      "peripheral_name": "SYSCON0",
      "purpose": "Disable SYSCON0 functionality",
      "register_name": "AHBMATPRIO",
      "sequence_number": 97,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableFro",
        "line": 858
      },
      "source_file": "fsl_clock",
      "global_sequence": 239
    },
    {
      "access_type": "volatile_write",
      "address": "0x1073754128",
      "basic_block_id": "CLOCK_DisableFro_BB_95483995048432",
      "bits_modified": [
        "bit_0-31"
      ],
      "call_stack": "CLOCK_DisableFro",
      "data_size": 32,
      "execution_context": "runtime_operation",
      "execution_phase": "runtime",
      "instruction_index": 11,
      "peripheral_name": "CLKCTL1",
      "purpose": "Disable CLKCTL1 functionality",
      "register_name": "PSCCTL4",
      "sequence_number": 98,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_DisableFro",
        "line": 862
      },
      "source_file": "fsl_clock",
      "global_sequence": 240
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_GetOsc32KFreq_BB_95483995298176",
      "bits_modified": [],
      "call_stack": "CLOCK_GetOsc32KFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 99,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetOsc32KFreq",
        "line": 1090
      },
      "source_file": "fsl_clock",
      "global_sequence": 241
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746040",
      "basic_block_id": "CLOCK_GetComputeBaseClkFreq_BB_95483994178000",
      "bits_modified": [],
      "call_stack": "CLOCK_GetComputeBaseClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x120 register",
      "register_name": "REG_0x120",
      "sequence_number": 100,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetComputeBaseClkFreq",
        "line": 1148
      },
      "source_file": "fsl_clock",
      "global_sequence": 242
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746044",
      "basic_block_id": "CLOCK_GetComputeDspBaseClkFreq_BB_95483994322192",
      "bits_modified": [],
      "call_stack": "CLOCK_GetComputeDspBaseClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 4,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x124 register",
      "register_name": "REG_0x124",
      "sequence_number": 101,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetComputeDspBaseClkFreq",
        "line": 1176
      },
      "source_file": "fsl_clock",
      "global_sequence": 243
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746048",
      "basic_block_id": "CLOCK_GetVdd2ComBaseClkFreq_BB_95483994196736",
      "bits_modified": [],
      "call_stack": "CLOCK_GetVdd2ComBaseClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access CLKOUTSEL register",
      "register_name": "CLKOUTSEL",
      "sequence_number": 102,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetVdd2ComBaseClkFreq",
        "line": 1204
      },
      "source_file": "fsl_clock",
      "global_sequence": 244
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746264",
      "basic_block_id": "CLOCK_GetComputeAudioClkFreq_BB_95483995389824",
      "bits_modified": [],
      "call_stack": "CLOCK_GetComputeAudioClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x344 register",
      "register_name": "REG_0x344",
      "sequence_number": 103,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetComputeAudioClkFreq",
        "line": 1230
      },
      "source_file": "fsl_clock",
      "global_sequence": 245
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_GetSenseAudioClkFreq_BB_95483994504848",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSenseAudioClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 104,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSenseAudioClkFreq",
        "line": 1254
      },
      "source_file": "fsl_clock",
      "global_sequence": 246
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746180",
      "basic_block_id": "CLOCK_GetFCClkFreq_BB_95483995454720",
      "bits_modified": [],
      "call_stack": "CLOCK_GetFCClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x260 register",
      "register_name": "REG_0x260",
      "sequence_number": 105,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetFCClkFreq",
        "line": 1267
      },
      "source_file": "fsl_clock",
      "global_sequence": 247
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746180",
      "basic_block_id": "CLOCK_GetFCClkFreq_BB_95483995454720",
      "bits_modified": [],
      "call_stack": "CLOCK_GetFCClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 9,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x260 register",
      "register_name": "REG_0x260",
      "sequence_number": 106,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetFCClkFreq",
        "line": 1268
      },
      "source_file": "fsl_clock",
      "global_sequence": 248
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746181",
      "basic_block_id": "CLOCK_GetFCClkFreq_BB_95483995454720",
      "bits_modified": [],
      "call_stack": "CLOCK_GetFCClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 17,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x261 register",
      "register_name": "REG_0x261",
      "sequence_number": 107,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetFCClkFreq",
        "line": 1269
      },
      "source_file": "fsl_clock",
      "global_sequence": 249
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073750016",
      "basic_block_id": "CLOCK_GetSysOscFreq_BB_95483995523328",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSysOscFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "SYSCON0",
      "purpose": "Access AHBMATPRIO register",
      "register_name": "AHBMATPRIO",
      "sequence_number": 108,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.h",
        "function": "CLOCK_GetSysOscFreq",
        "line": 2347
      },
      "source_file": "fsl_clock",
      "global_sequence": 250
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746140",
      "basic_block_id": "CLOCK_GetUtickClkFreq_BB_95483994599760",
      "bits_modified": [],
      "call_stack": "CLOCK_GetUtickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x220 register",
      "register_name": "REG_0x220",
      "sequence_number": 109,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetUtickClkFreq",
        "line": 2037
      },
      "source_file": "fsl_clock",
      "global_sequence": 251
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746140",
      "basic_block_id": "CLOCK_GetUtickClkFreq_BB_95483995737232",
      "bits_modified": [],
      "call_stack": "CLOCK_GetUtickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x220 register",
      "register_name": "REG_0x220",
      "sequence_number": 110,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetUtickClkFreq",
        "line": 2039
      },
      "source_file": "fsl_clock",
      "global_sequence": 252
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746144",
      "basic_block_id": "CLOCK_GetUtickClkFreq_BB_95483995737392",
      "bits_modified": [],
      "call_stack": "CLOCK_GetUtickClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x224 register",
      "register_name": "REG_0x224",
      "sequence_number": 111,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetUtickClkFreq",
        "line": 2058
      },
      "source_file": "fsl_clock",
      "global_sequence": 253
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746208",
      "basic_block_id": "CLOCK_GetCTimerClkFreq_BB_95483994620816",
      "bits_modified": [],
      "call_stack": "CLOCK_GetCTimerClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 6,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x288 register",
      "register_name": "REG_0x288",
      "sequence_number": 112,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetCTimerClkFreq",
        "line": 2135
      },
      "source_file": "fsl_clock",
      "global_sequence": 254
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746208",
      "basic_block_id": "CLOCK_GetCTimerClkFreq_BB_95483995762624",
      "bits_modified": [],
      "call_stack": "CLOCK_GetCTimerClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x288 register",
      "register_name": "REG_0x288",
      "sequence_number": 113,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetCTimerClkFreq",
        "line": 2137
      },
      "source_file": "fsl_clock",
      "global_sequence": 255
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746200",
      "basic_block_id": "CLOCK_GetCTimerClkFreq_BB_95483995762784",
      "bits_modified": [],
      "call_stack": "CLOCK_GetCTimerClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 3,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x280 register",
      "register_name": "REG_0x280",
      "sequence_number": 114,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetCTimerClkFreq",
        "line": 2161
      },
      "source_file": "fsl_clock",
      "global_sequence": 256
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746216",
      "basic_block_id": "CLOCK_GetTrngClkFreq_BB_95483995780832",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTrngClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x296 register",
      "register_name": "REG_0x296",
      "sequence_number": 115,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTrngClkFreq",
        "line": 2201
      },
      "source_file": "fsl_clock",
      "global_sequence": 257
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746216",
      "basic_block_id": "CLOCK_GetTrngClkFreq_BB_95483995785264",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTrngClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x296 register",
      "register_name": "REG_0x296",
      "sequence_number": 116,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTrngClkFreq",
        "line": 2203
      },
      "source_file": "fsl_clock",
      "global_sequence": 258
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746220",
      "basic_block_id": "CLOCK_GetTrngClkFreq_BB_95483995785424",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTrngClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x300 register",
      "register_name": "REG_0x300",
      "sequence_number": 117,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTrngClkFreq",
        "line": 2227
      },
      "source_file": "fsl_clock",
      "global_sequence": 259
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746092",
      "basic_block_id": "CLOCK_GetTpiuClkFreq_BB_95483995800592",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTpiuClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x172 register",
      "register_name": "REG_0x172",
      "sequence_number": 118,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTpiuClkFreq",
        "line": 2234
      },
      "source_file": "fsl_clock",
      "global_sequence": 260
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746092",
      "basic_block_id": "CLOCK_GetTpiuClkFreq_BB_95483995805024",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTpiuClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x172 register",
      "register_name": "REG_0x172",
      "sequence_number": 119,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTpiuClkFreq",
        "line": 2236
      },
      "source_file": "fsl_clock",
      "global_sequence": 261
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746096",
      "basic_block_id": "CLOCK_GetTpiuClkFreq_BB_95483995805184",
      "bits_modified": [],
      "call_stack": "CLOCK_GetTpiuClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x176 register",
      "register_name": "REG_0x176",
      "sequence_number": 120,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetTpiuClkFreq",
        "line": 2260
      },
      "source_file": "fsl_clock",
      "global_sequence": 262
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746188",
      "basic_block_id": "CLOCK_GetSaiClkFreq_BB_95483995819328",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSaiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 2,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x268 register",
      "register_name": "REG_0x268",
      "sequence_number": 121,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSaiClkFreq",
        "line": 2267
      },
      "source_file": "fsl_clock",
      "global_sequence": 263
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746188",
      "basic_block_id": "CLOCK_GetSaiClkFreq_BB_95483995823760",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSaiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 0,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x268 register",
      "register_name": "REG_0x268",
      "sequence_number": 122,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSaiClkFreq",
        "line": 2269
      },
      "source_file": "fsl_clock",
      "global_sequence": 264
    },
    {
      "access_type": "volatile_read",
      "address": "0x1073746192",
      "basic_block_id": "CLOCK_GetSaiClkFreq_BB_95483995823920",
      "bits_modified": [],
      "call_stack": "CLOCK_GetSaiClkFreq",
      "data_size": 32,
      "execution_context": "status_monitoring",
      "execution_phase": "runtime",
      "instruction_index": 1,
      "peripheral_name": "CLKCTL0",
      "purpose": "Access REG_0x272 register",
      "register_name": "REG_0x272",
      "sequence_number": 123,
      "source_location": {
        "file": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_clock.c",
        "function": "CLOCK_GetSaiClkFreq",
        "line": 2293
      },
      "source_file": "fsl_clock",
      "global_sequence": 265
    }
  ]
}