// Seed: 987373319
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_5(
      .id_0(id_4), .id_1(), .id_2(1), .id_3(id_1 - 1), .id_4(1)
  );
  wire id_6 = module_0;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input supply1 id_0
    , id_5,
    output logic id_1
    , id_6,
    input supply1 id_2,
    output wand id_3
);
  always @(1) #1 for (id_3 = id_6; id_5; id_3 = 1'h0) id_1 <= 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
endmodule
