Analysis & Synthesis report for main
Mon Feb 01 16:39:36 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Feb 01 16:39:36 2021          ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; main                                       ;
; Top-level Entity Name              ; mde                                        ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total GXB Receiver Channel PCS     ; N/A until Partition Merge                  ;
; Total GXB Receiver Channel PMA     ; N/A until Partition Merge                  ;
; Total GXB Transmitter Channel PCS  ; N/A until Partition Merge                  ;
; Total GXB Transmitter Channel PMA  ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; mde                ; main               ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Feb 01 16:39:34 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ANS_MACHINE -c main
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1.vhd
    Info (12022): Found design unit 1: mux4x1-ckt_mux4x1
    Info (12023): Found entity 1: mux4x1
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1.vhd
    Info (12022): Found design unit 1: mux2x1-ckt_mux2x1
    Info (12023): Found entity 1: mux2x1
Warning (12090): Entity "MUX" obtained from "MUX.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: MUX-ckt_MUX
    Info (12023): Found entity 1: MUX
Info (12021): Found 2 design units, including 1 entities, in source file mux_sum.vhd
    Info (12022): Found design unit 1: MUX_SUM-ckt_MUX_SUM
    Info (12023): Found entity 1: MUX_SUM
Info (12021): Found 2 design units, including 1 entities, in source file mux8x1.vhd
    Info (12022): Found design unit 1: mux8x1-circuito
    Info (12023): Found entity 1: mux8x1
Info (12021): Found 2 design units, including 1 entities, in source file mux_display.vhd
    Info (12022): Found design unit 1: MUX_Display-ckt_MUX_Display
    Info (12023): Found entity 1: MUX_Display
Info (12021): Found 2 design units, including 1 entities, in source file mux1_comp1.vhd
    Info (12022): Found design unit 1: MUX1_comp1-ckt_MUX1_comp1
    Info (12023): Found entity 1: MUX1_comp1
Info (12021): Found 2 design units, including 1 entities, in source file mux2_comp1.vhd
    Info (12022): Found design unit 1: MUX2_comp1-ckt_MUX2_comp1
    Info (12023): Found entity 1: MUX2_comp1
Info (12021): Found 2 design units, including 1 entities, in source file ffd.vhd
    Info (12022): Found design unit 1: ffd-ckt_ffd
    Info (12023): Found entity 1: ffd
Info (12021): Found 2 design units, including 1 entities, in source file reg4bit.vhd
    Info (12022): Found design unit 1: reg4bit-ckto
    Info (12023): Found entity 1: reg4bit
Info (12021): Found 2 design units, including 1 entities, in source file regs_grv.vhd
    Info (12022): Found design unit 1: REGS_GRV-ckt_REGS_GRV
    Info (12023): Found entity 1: REGS_GRV
Info (12021): Found 2 design units, including 1 entities, in source file regs_rep_s.vhd
    Info (12022): Found design unit 1: REGS_REP_S-ckt_REGS_REP_S
    Info (12023): Found entity 1: REGS_REP_S
Info (12021): Found 2 design units, including 1 entities, in source file regs_rep_sq.vhd
    Info (12022): Found design unit 1: REGS_REP_SQ-ckt_REGS_REP_SQ
    Info (12023): Found entity 1: REGS_REP_SQ
Info (12021): Found 2 design units, including 1 entities, in source file somador1bit.vhd
    Info (12022): Found design unit 1: somador1bit-ckt
    Info (12023): Found entity 1: somador1bit
Info (12021): Found 2 design units, including 1 entities, in source file somador8bit.vhd
    Info (12022): Found design unit 1: somador8bit-ckt
    Info (12023): Found entity 1: somador8bit
Info (12021): Found 2 design units, including 1 entities, in source file mux16x8.vhd
    Info (12022): Found design unit 1: mux16x8-ckt_mux16x8
    Info (12023): Found entity 1: mux16x8
Info (12021): Found 2 design units, including 1 entities, in source file reg8bit.vhd
    Info (12022): Found design unit 1: reg8bit-ckto
    Info (12023): Found entity 1: reg8bit
Info (12021): Found 2 design units, including 1 entities, in source file contador8bit.vhd
    Info (12022): Found design unit 1: contador8bit-ckto
    Info (12023): Found entity 1: contador8bit
Info (12021): Found 2 design units, including 1 entities, in source file ct_msg.vhd
    Info (12022): Found design unit 1: CT_Msg-ckto
    Info (12023): Found entity 1: CT_Msg
Info (12021): Found 2 design units, including 1 entities, in source file cont_local.vhd
    Info (12022): Found design unit 1: Cont_Local-ckto_Cont_Local
    Info (12023): Found entity 1: Cont_Local
Info (12021): Found 2 design units, including 1 entities, in source file display_val.vhd
    Info (12022): Found design unit 1: Display_VAL-ckt_Display_VAL
    Info (12023): Found entity 1: Display_VAL
Info (12021): Found 2 design units, including 1 entities, in source file ct_inat.vhd
    Info (12022): Found design unit 1: CT_INAT-ckto_CT_INAT
    Info (12023): Found entity 1: CT_INAT
Info (12021): Found 2 design units, including 1 entities, in source file contador_on.vhd
    Info (12022): Found design unit 1: Contador_ON-ckto_Contador_ON
    Info (12023): Found entity 1: Contador_ON
Info (12021): Found 2 design units, including 1 entities, in source file addr.vhd
    Info (12022): Found design unit 1: addr-ckt_addr
    Info (12023): Found entity 1: addr
Info (12021): Found 2 design units, including 1 entities, in source file subtrator8bit.vhd
    Info (12022): Found design unit 1: subtrator8bit-ckt
    Info (12023): Found entity 1: subtrator8bit
Info (12021): Found 2 design units, including 1 entities, in source file multiplicador4bit.vhd
    Info (12022): Found design unit 1: multiplicador4bit-ckt_multiplicador4bit
    Info (12023): Found entity 1: multiplicador4bit
Info (12021): Found 2 design units, including 1 entities, in source file multiplicador8bit.vhd
    Info (12022): Found design unit 1: multiplicador8bit-ckt_multiplicador8bit
    Info (12023): Found entity 1: multiplicador8bit
Info (12021): Found 2 design units, including 1 entities, in source file comparador4bit.vhd
    Info (12022): Found design unit 1: comparador4bit-ckt_comparador4bits
    Info (12023): Found entity 1: comparador4bit
Info (12021): Found 2 design units, including 1 entities, in source file comparador8bit.vhd
    Info (12022): Found design unit 1: comparador8bit-ckt_comparador8bits
    Info (12023): Found entity 1: comparador8bit
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: Comparador-ckt_Comparador
    Info (12023): Found entity 1: Comparador
Info (12021): Found 2 design units, including 1 entities, in source file comparador_ct_on.vhd
    Info (12022): Found design unit 1: Comparador_CT_ON-ckt_Comparador_CT_ONs
    Info (12023): Found entity 1: Comparador_CT_ON
Info (12021): Found 2 design units, including 1 entities, in source file comparador_cont_local.vhd
    Info (12022): Found design unit 1: Comparador_Cont_Local-ckt_Comparador_Cont_Locals
    Info (12023): Found entity 1: Comparador_Cont_Local
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-ckt_datapath
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file mux_s.vhd
    Info (12022): Found design unit 1: MUX_S-ckt_MUX_S
    Info (12023): Found entity 1: MUX_S
Info (12021): Found 2 design units, including 1 entities, in source file ram_1.vhd
    Info (12022): Found design unit 1: ram_1-hardware
    Info (12023): Found entity 1: ram_1
Info (12021): Found 2 design units, including 1 entities, in source file mde.vhd
    Info (12022): Found design unit 1: mde-logica
    Info (12023): Found entity 1: mde
Info (12127): Elaborating entity "mde" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at mde.vhd(12): used implicit default value for signal "en_Cont_local" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at mde.vhd(12): used implicit default value for signal "ld_REGS_REP_SQ" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at mde.vhd(20): object "ld_addr" assigned a value but never read
Error (10028): Can't resolve multiple constant drivers for net "clr_Cont_local" at mde.vhd(199) File: C:/altera/13.1/ANS_MACHINE/mde.vhd Line: 199
Error (10029): Constant driver at mde.vhd(95) File: C:/altera/13.1/ANS_MACHINE/mde.vhd Line: 95
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings
    Error: Peak virtual memory: 4706 megabytes
    Error: Processing ended: Mon Feb 01 16:39:36 2021
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


