# Mini_project_SMUET
Official SMUET Verilog HDL/RTL Design Miniprojects. A collection covering foundational to advanced Digital Logic. Includes Combinational (Adders, ALU, MUX), Sequential (Counters, Shift Registers, D-FF), and Finite State Machine (FSM) implementations . Focus on clean, synthesizable RTL code and robust self-checking testbench verification.
