# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../UART_TOP.srcs/sources_1/imports/UART PRO/baudratesel.vhd" \
"../../../../UART_TOP.srcs/sources_1/imports/UART PRO/uart_rx.vhd" \
"../../../../UART_TOP.srcs/sources_1/imports/UART PRO/uart_top.vhd" \
"../../../../UART_TOP.srcs/sources_1/imports/UART PRO/uart_tx.vhd" \
"../../../../UART_TOP.srcs/sim_1/imports/Desktop/UART PRO/test_top.vhd" \

# Do not sort compile order
nosort
