// Seed: 3304524332
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input supply1 id_2,
    input tri id_3,
    input uwire id_4,
    output tri0 id_5,
    output tri id_6,
    input tri1 id_7,
    input tri0 id_8,
    input wire id_9
);
  wire id_11;
  assign id_5 = 1;
  wire id_12;
  assign id_1 = (id_8) + id_8;
  initial
    assume (1'h0)
    else;
endmodule
module module_1 (
    input wor  id_0,
    input tri0 id_1
);
  tri id_3 = id_1;
  always @(1) begin
    $display(id_0);
    deassign id_3;
  end
  module_0(
      id_3, id_3, id_1, id_0, id_3, id_3, id_3, id_3, id_3, id_3
  );
  assign id_3 = id_1 < id_1;
endmodule
