{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 5411, "design__instance__area": 101333, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 171, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 13, "power__internal__total": 0.009422591887414455, "power__switching__total": 0.004379737190902233, "power__leakage__total": 1.829745542636374e-06, "power__total": 0.013804159127175808, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5763858442563554, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6037449600036593, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5932996484256648, "timing__setup__ws__corner:nom_tt_025C_5v00": 49.204883338316385, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.5933, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 5, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 171, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 15, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8397434096881838, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8721057456374618, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.324394409405188, "timing__setup__ws__corner:nom_ss_125C_4v50": 40.457707662504184, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.324394, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 50.478718, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 171, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 11, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.458991385668286, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4839890847310024, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2710861611917312, "timing__setup__ws__corner:nom_ff_n40C_5v50": 53.08695855393003, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.271086, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 14, "design__max_fanout_violation__count": 171, "design__max_cap_violation__count": 18, "clock__skew__worst_hold": -0.4549070970897834, "clock__skew__worst_setup": 0.47659133544179494, "timing__hold__ws": 0.26940683779718866, "timing__setup__ws": 39.79510522638614, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.269407, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.018429, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 547.965 565.885", "design__core__bbox": "6.72 15.68 540.96 548.8", "design__io": 77, "design__die__area": 310085, "design__core__area": 284814, "design__instance__count__stdcell": 7546, "design__instance__area__stdcell": 110706, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.388696, "design__instance__utilization__stdcell": 0.388696, "design__rows": 136, "design__rows:GF018hv5v_mcu_sc7": 136, "design__sites": 129744, "design__sites:GF018hv5v_mcu_sc7": 129744, "design__instance__count__class:tie_cell": 2, "design__instance__area__class:tie_cell": 17.5616, "design__instance__count__class:buffer": 7, "design__instance__area__class:buffer": 140.493, "design__instance__count__class:inverter": 216, "design__instance__area__class:inverter": 2081.05, "design__instance__count__class:sequential_cell": 401, "design__instance__area__class:sequential_cell": 25740.9, "design__instance__count__class:multi_input_combinational_cell": 2490, "design__instance__area__class:multi_input_combinational_cell": 50623.5, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 28701055, "design__instance__count__class:timing_repair_buffer": 270, "design__instance__area__class:timing_repair_buffer": 6212.42, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 36260.6, "design__instance__displacement__mean": 4.805, "design__instance__displacement__max": 63.28, "route__wirelength__estimated": 146675, "design__violations": 0, "design__instance__count__class:clock_buffer": 141, "design__instance__area__class:clock_buffer": 7402.21, "design__instance__count__class:clock_inverter": 59, "design__instance__area__class:clock_inverter": 1101.99, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1825, "design__instance__area__class:antenna_cell": 8012.48, "route__net": 3524, "route__net__special": 2, "route__drc_errors__iter:0": 841, "route__wirelength__iter:0": 177914, "route__drc_errors__iter:1": 137, "route__wirelength__iter:1": 175963, "route__drc_errors__iter:2": 106, "route__wirelength__iter:2": 175508, "route__drc_errors__iter:3": 1, "route__wirelength__iter:3": 175403, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 175390, "route__drc_errors": 0, "route__wirelength": 175390, "route__vias": 27176, "route__vias__singlecut": 27176, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 980.09, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 94, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 94, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 94, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 171, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5697762423146197, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5938240067750252, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5907171585750465, "timing__setup__ws__corner:min_tt_025C_5v00": 49.519863389273404, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.590717, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 94, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 171, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.8275005359601803, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8561847029248494, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3199728350622653, "timing__setup__ws__corner:min_ss_125C_4v50": 41.00007205347634, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.319973, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 50.861198, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 94, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 171, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4549070970897834, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.47659133544179494, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.26940683779718866, "timing__setup__ws__corner:min_ff_n40C_5v50": 53.293811761014716, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.269407, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 94, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 171, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 16, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5842575477681796, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6156114681156706, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5964779949904515, "timing__setup__ws__corner:max_tt_025C_5v00": 48.82327924585656, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.596478, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 94, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 14, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 171, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 18, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8539551529837411, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.890828103165035, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3282673115138235, "timing__setup__ws__corner:max_ss_125C_4v50": 39.79510522638614, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.328267, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.018429, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 94, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 171, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 16, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.46395552601868795, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4927767222640468, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2731531744774374, "timing__setup__ws__corner:max_ff_n40C_5v50": 52.83568931917681, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.273153, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 94, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 94, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99971, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000292308, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000175005, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 4.01062e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000175005, "design_powergrid__voltage__worst": 0.000175005, "design_powergrid__voltage__worst__net:VDD": 4.99971, "design_powergrid__drop__worst": 0.000292308, "design_powergrid__drop__worst__net:VDD": 0.000292308, "design_powergrid__voltage__worst__net:VSS": 0.000175005, "design_powergrid__drop__worst__net:VSS": 0.000175005, "ir__voltage__worst": 5, "ir__drop__avg": 3.93e-05, "ir__drop__worst": 0.000292, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}