/// Verilog Memory Initialization File (.mem) generated by ./ex3_asm

/// 12-bit address
/// 16-bit data

@010 f020	///     0010 [f020]: SIO            
@011 f200	/// L0: 0011 [f200]: SKI            
@012 4011	///     0012 [4011]: BUN 011   ( L0)
@013 f800	///     0013 [f800]: INP            
@014 b023	///     0014 [b023]: STA 023 I ( P1)
@015 6023	///     0015 [6023]: ISZ 023   ( P1)
@016 6021	///     0016 [6021]: ISZ 021   ( C1)
@017 4011	///     0017 [4011]: BUN 011   ( L0)
@018 f100	/// L1: 0018 [f100]: SKO            
@019 4018	///     0019 [4018]: BUN 018   ( L1)
@01a a024	///     001a [a024]: LDA 024 I ( P2)
@01b f400	///     001b [f400]: OUT            
@01c 6024	///     001c [6024]: ISZ 024   ( P2)
@01d 6022	///     001d [6022]: ISZ 022   ( C2)
@01e 4018	///     001e [4018]: BUN 018   ( L1)
@01f 7001	///     001f [7001]: HLT            
@020 0003	///VH3: 0020 [0003]: (    3:    3)    
@021 fff6	/// C1: 0021 [fff6]: (  -10:65526)    
@022 fff6	/// C2: 0022 [fff6]: (  -10:65526)    
@023 0025	/// P1: 0023 [0025]: (   37:  '%')    
@024 0025	/// P2: 0024 [0025]: (   37:  '%')    
@025 0000	///BUF: 0025 [0000]: (    0:    0)    
@026 0001	///     0026 [0001]: (    1:    1)    
@027 0002	///     0027 [0002]: (    2:    2)    
@028 0003	///     0028 [0003]: (    3:    3)    
@029 0004	///     0029 [0004]: (    4:    4)    
@02a 0005	///     002a [0005]: (    5:    5)    
@02b 0006	///     002b [0006]: (    6:    6)    
@02c 0007	///     002c [0007]: (    7:    7)    
@02d 0008	///     002d [0008]: (    8:    8)    
@02e 0009	///     002e [0009]: (    9:    9)    
