
*** Running vivado
    with args -log rvfpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rvfpga.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source rvfpga.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 354.523 ; gain = 24.836
Command: synth_design -top rvfpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11108 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 893.023 ; gain = 232.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rvfpga' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/rvfpga.sv:25]
	Parameter RAM_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_gen_nexys' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/clk_gen_nexys.v:24]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61495]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (1#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61495]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen_nexys' (2#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/clk_gen_nexys.v:24]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (2#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'AXI_BUS' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_intf.sv:19]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_USER_WIDTH bound to: 1 - type: integer 
	Parameter AXI_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_BUS' (2#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_intf.sv:19]
INFO: [Synth 8-6157] synthesizing module 'axi_cdc_intf' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_cdc.sv:133]
	Parameter AXI_ID_WIDTH bound to: 32'b00000000000000000000000000000110 
	Parameter AXI_ADDR_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'b00000000000000000000000001000000 
	Parameter AXI_USER_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter LOG_DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'axi_cdc' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_cdc.sv:23]
	Parameter LogDepth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_FULL bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'sync' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/sync.sv:15]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'sync' (3#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/sync.sv:15]
INFO: [Synth 8-6157] synthesizing module 'gray_to_binary' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/graycode.sv:25]
	Parameter N bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'gray_to_binary' (4#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/graycode.sv:25]
INFO: [Synth 8-6157] synthesizing module 'binary_to_gray' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/graycode.sv:15]
	Parameter N bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'binary_to_gray' (5#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/graycode.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src' (6#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_EMPTY bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'spill_register' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (7#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst' (8#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray' (9#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray__parameterized0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_FULL bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized0' (9#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_EMPTY bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (9#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized0' (9#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray__parameterized0' (9#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray__parameterized1' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
	Parameter WIDTH bound to: 68 - type: integer 
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_src__parameterized1' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_FULL bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_src__parameterized1' (9#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:150]
INFO: [Synth 8-6157] synthesizing module 'cdc_fifo_gray_dst__parameterized1' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
	Parameter LOG_DEPTH bound to: 32'sb00000000000000000000000000000001 
	Parameter SYNC_STAGES bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_WIDTH bound to: 32'sb00000000000000000000000000000010 
	Parameter PTR_EMPTY bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (9#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray_dst__parameterized1' (9#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:207]
INFO: [Synth 8-6155] done synthesizing module 'cdc_fifo_gray__parameterized1' (9#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__common_cells_1.16.4/src/cdc_fifo_gray.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc' (10#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_cdc.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'axi_cdc_intf' (11#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/PulpPlatform/pulp-platform.org__axi_0.23.0-r1/src/axi_cdc.sv:133]
INFO: [Synth 8-6157] synthesizing module 'litedram_top' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_top.v:27]
	Parameter ID_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'litedram_core' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:899]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:902]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:904]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:981]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:984]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:986]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1063]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1066]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1068]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1145]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1148]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1150]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1227]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1230]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1232]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1309]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1312]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1314]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1391]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1394]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1396]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1473]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1476]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1478]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1526]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1528]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1530]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:1533]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2471]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2471]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2472]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2472]
INFO: [Synth 8-3876] $readmem data file 'litedram_core.init' is read successfully [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15936]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15956]
INFO: [Synth 8-155] case statement is not full and has no default [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15244]
INFO: [Synth 8-155] case statement is not full and has no default [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15312]
INFO: [Synth 8-155] case statement is not full and has no default [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15359]
INFO: [Synth 8-155] case statement is not full and has no default [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15505]
INFO: [Synth 8-155] case statement is not full and has no default [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15599]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (12#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16013]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (13#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
WARNING: [Synth 8-7023] instance 'IDELAYCTRL' of module 'IDELAYCTRL' has 3 connections declared, but only 2 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16013]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: BUF - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (14#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50288]
WARNING: [Synth 8-7023] instance 'OSERDESE2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16024]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (15#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
WARNING: [Synth 8-7023] instance 'OSERDESE2_1' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16052]
WARNING: [Synth 8-7023] instance 'OSERDESE2_2' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16074]
WARNING: [Synth 8-7023] instance 'OSERDESE2_3' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16096]
WARNING: [Synth 8-7023] instance 'OSERDESE2_4' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16118]
WARNING: [Synth 8-7023] instance 'OSERDESE2_5' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16140]
WARNING: [Synth 8-7023] instance 'OSERDESE2_6' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16162]
WARNING: [Synth 8-7023] instance 'OSERDESE2_7' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16184]
WARNING: [Synth 8-7023] instance 'OSERDESE2_8' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16206]
WARNING: [Synth 8-7023] instance 'OSERDESE2_9' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16228]
WARNING: [Synth 8-7023] instance 'OSERDESE2_10' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16250]
WARNING: [Synth 8-7023] instance 'OSERDESE2_11' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16272]
WARNING: [Synth 8-7023] instance 'OSERDESE2_12' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16294]
WARNING: [Synth 8-7023] instance 'OSERDESE2_13' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16316]
WARNING: [Synth 8-7023] instance 'OSERDESE2_14' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16338]
WARNING: [Synth 8-7023] instance 'OSERDESE2_15' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16360]
WARNING: [Synth 8-7023] instance 'OSERDESE2_16' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16382]
WARNING: [Synth 8-7023] instance 'OSERDESE2_17' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16404]
WARNING: [Synth 8-7023] instance 'OSERDESE2_18' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16426]
WARNING: [Synth 8-7023] instance 'OSERDESE2_19' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16448]
WARNING: [Synth 8-7023] instance 'OSERDESE2_20' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16470]
WARNING: [Synth 8-7023] instance 'OSERDESE2_21' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16492]
WARNING: [Synth 8-7023] instance 'OSERDESE2_22' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16514]
WARNING: [Synth 8-7023] instance 'OSERDESE2_23' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16536]
WARNING: [Synth 8-7023] instance 'OSERDESE2_24' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16558]
WARNING: [Synth 8-7023] instance 'OSERDESE2_25' of module 'OSERDESE2' has 27 connections declared, but only 13 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16580]
WARNING: [Synth 8-7023] instance 'OSERDESE2_26' of module 'OSERDESE2' has 27 connections declared, but only 17 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16602]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 16 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (16#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
WARNING: [Synth 8-7023] instance 'IDELAYE2' of module 'IDELAYE2' has 12 connections declared, but only 2 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16631]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36213]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (17#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36213]
WARNING: [Synth 8-7023] instance 'OSERDESE2_27' of module 'OSERDESE2' has 27 connections declared, but only 17 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16650]
WARNING: [Synth 8-7023] instance 'IDELAYE2_1' of module 'IDELAYE2' has 12 connections declared, but only 2 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16679]
WARNING: [Synth 8-7023] instance 'OSERDESE2_28' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16698]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (18#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:38572]
WARNING: [Synth 8-7023] instance 'ISERDESE2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16724]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (18#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
WARNING: [Synth 8-7023] instance 'IDELAYE2_2' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16751]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (19#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
WARNING: [Synth 8-7023] instance 'OSERDESE2_29' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16774]
WARNING: [Synth 8-7023] instance 'ISERDESE2_1' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16800]
WARNING: [Synth 8-7023] instance 'IDELAYE2_3' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16827]
WARNING: [Synth 8-7023] instance 'OSERDESE2_30' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16850]
WARNING: [Synth 8-7023] instance 'ISERDESE2_2' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16876]
WARNING: [Synth 8-7023] instance 'IDELAYE2_4' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16903]
WARNING: [Synth 8-7023] instance 'OSERDESE2_31' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16926]
WARNING: [Synth 8-7023] instance 'ISERDESE2_3' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16952]
WARNING: [Synth 8-7023] instance 'IDELAYE2_5' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:16979]
WARNING: [Synth 8-7023] instance 'OSERDESE2_32' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17002]
WARNING: [Synth 8-7023] instance 'ISERDESE2_4' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17028]
WARNING: [Synth 8-7023] instance 'IDELAYE2_6' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17055]
WARNING: [Synth 8-7023] instance 'OSERDESE2_33' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17078]
WARNING: [Synth 8-7023] instance 'ISERDESE2_5' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17104]
WARNING: [Synth 8-7023] instance 'IDELAYE2_7' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17131]
WARNING: [Synth 8-7023] instance 'OSERDESE2_34' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17154]
WARNING: [Synth 8-7023] instance 'ISERDESE2_6' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17180]
WARNING: [Synth 8-7023] instance 'IDELAYE2_8' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17207]
WARNING: [Synth 8-7023] instance 'OSERDESE2_35' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17230]
WARNING: [Synth 8-7023] instance 'ISERDESE2_7' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17256]
WARNING: [Synth 8-7023] instance 'IDELAYE2_9' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17283]
WARNING: [Synth 8-7023] instance 'OSERDESE2_36' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17306]
WARNING: [Synth 8-7023] instance 'ISERDESE2_8' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17332]
WARNING: [Synth 8-7023] instance 'IDELAYE2_10' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17359]
WARNING: [Synth 8-7023] instance 'OSERDESE2_37' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17382]
WARNING: [Synth 8-7023] instance 'ISERDESE2_9' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17408]
WARNING: [Synth 8-7023] instance 'IDELAYE2_11' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17435]
WARNING: [Synth 8-7023] instance 'OSERDESE2_38' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17458]
WARNING: [Synth 8-7023] instance 'ISERDESE2_10' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17484]
WARNING: [Synth 8-7023] instance 'IDELAYE2_12' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17511]
WARNING: [Synth 8-7023] instance 'OSERDESE2_39' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17534]
WARNING: [Synth 8-7023] instance 'ISERDESE2_11' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17560]
WARNING: [Synth 8-7023] instance 'IDELAYE2_13' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17587]
WARNING: [Synth 8-7023] instance 'OSERDESE2_40' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17610]
WARNING: [Synth 8-7023] instance 'ISERDESE2_12' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17636]
WARNING: [Synth 8-7023] instance 'IDELAYE2_14' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17663]
WARNING: [Synth 8-7023] instance 'OSERDESE2_41' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17686]
WARNING: [Synth 8-7023] instance 'ISERDESE2_13' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17712]
WARNING: [Synth 8-7023] instance 'IDELAYE2_15' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17739]
WARNING: [Synth 8-7023] instance 'OSERDESE2_42' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17762]
WARNING: [Synth 8-7023] instance 'ISERDESE2_14' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17788]
WARNING: [Synth 8-7023] instance 'IDELAYE2_16' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17815]
WARNING: [Synth 8-7023] instance 'OSERDESE2_43' of module 'OSERDESE2' has 27 connections declared, but only 16 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17838]
WARNING: [Synth 8-7023] instance 'ISERDESE2_15' of module 'ISERDESE2' has 28 connections declared, but only 15 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17864]
WARNING: [Synth 8-7023] instance 'IDELAYE2_17' of module 'IDELAYE2' has 12 connections declared, but only 7 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17891]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_top' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_rf_top.v:3]
	Parameter RESET_PC bound to: 1'b0 
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter RF_WIDTH bound to: 2 - type: integer 
	Parameter RF_L2D bound to: 10 - type: integer 
	Parameter CSR_REGS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram_if' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_rf_ram_if.v:2]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
	Parameter depth bound to: 576 - type: integer 
	Parameter l2w bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram_if' (20#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_rf_ram_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_rf_ram.v:1]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
	Parameter depth bound to: 576 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram' (21#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_rf_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_top' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_top.v:3]
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter RESET_PC bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'serv_csr' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_csr.v:2]
	Parameter CSR_SOURCE_CSR bound to: 2'b00 
	Parameter CSR_SOURCE_EXT bound to: 2'b01 
	Parameter CSR_SOURCE_SET bound to: 2'b10 
	Parameter CSR_SOURCE_CLR bound to: 2'b11 
	Parameter CSR_MSCRATCH bound to: 2'b00 
	Parameter CSR_MTVEC bound to: 2'b01 
	Parameter CSR_MEPC bound to: 2'b10 
	Parameter CSR_MTVAL bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'serv_csr' (22#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_csr.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_state' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_state.v:1]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_state' (23#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_state.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_decode' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_decode.v:2]
	Parameter CSR_SOURCE_CSR bound to: 2'b00 
	Parameter CSR_SOURCE_EXT bound to: 2'b01 
	Parameter CSR_SOURCE_SET bound to: 2'b10 
	Parameter CSR_SOURCE_CLR bound to: 2'b11 
	Parameter CSR_MSCRATCH bound to: 2'b00 
	Parameter CSR_MTVEC bound to: 2'b01 
	Parameter CSR_MEPC bound to: 2'b10 
	Parameter CSR_MTVAL bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'serv_decode' (24#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_decode.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_bufreg' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_bufreg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_bufreg' (25#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_bufreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_ctrl' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_ctrl.v:2]
	Parameter RESET_PC bound to: 1'b0 
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_ctrl' (26#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_alu' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_alu.v:2]
	Parameter BOOL_LUT bound to: 16'b1000111010010110 
INFO: [Synth 8-6157] synthesizing module 'serv_shift' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_shift' (27#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_shift.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_alu' (28#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_if' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_rf_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter CSR_SOURCE_CSR bound to: 2'b00 
	Parameter CSR_SOURCE_EXT bound to: 2'b01 
	Parameter CSR_SOURCE_SET bound to: 2'b10 
	Parameter CSR_SOURCE_CLR bound to: 2'b11 
	Parameter CSR_MSCRATCH bound to: 2'b00 
	Parameter CSR_MTVEC bound to: 2'b01 
	Parameter CSR_MEPC bound to: 2'b10 
	Parameter CSR_MTVAL bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_if' (29#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_rf_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_mem_if' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_mem_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_mem_if' (30#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_mem_if.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_top' (31#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_top' (32#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/serv_1.0.2/serv_rf_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (33#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV' of module 'PLLE2_ADV' has 21 connections declared, but only 8 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:18127]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV__parameterized0' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 16 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV__parameterized0' (33#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:61416]
WARNING: [Synth 8-7023] instance 'PLLE2_ADV_1' of module 'PLLE2_ADV' has 21 connections declared, but only 6 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:18146]
INFO: [Synth 8-6157] synthesizing module 'FDPE' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_PRE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDPE' (34#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13648]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dfi_p2_rddata_valid_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:13779]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dfi_p3_rddata_valid_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:13780]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine0_cmd_buffer_source_first_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:13988]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine0_cmd_buffer_source_last_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:13989]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine1_cmd_buffer_source_first_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:14034]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine1_cmd_buffer_source_last_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:14035]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine2_cmd_buffer_source_first_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:14080]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine2_cmd_buffer_source_last_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:14081]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine3_cmd_buffer_source_first_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:14126]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine3_cmd_buffer_source_last_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:14127]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine4_cmd_buffer_source_first_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:14172]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine4_cmd_buffer_source_last_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:14173]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine5_cmd_buffer_source_first_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:14218]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine5_cmd_buffer_source_last_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:14219]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine6_cmd_buffer_source_first_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:14264]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine6_cmd_buffer_source_last_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:14265]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine7_cmd_buffer_source_first_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:14310]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_bankmachine7_cmd_buffer_source_last_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:14311]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_dfi_p0_rddata_en_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:3659]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_dfi_p1_wrdata_en_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:3673]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_first_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15048]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_last_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15049]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_payload_lock_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15054]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_payload_prot_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15055]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_payload_cache_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15056]
WARNING: [Synth 8-6014] Unused sequential element soc_write_aw_buffer_source_payload_qos_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15057]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_first_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15139]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_last_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15140]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_payload_lock_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15145]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_payload_prot_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15146]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_payload_cache_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15147]
WARNING: [Synth 8-6014] Unused sequential element soc_read_ar_buffer_source_payload_qos_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15148]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_soccontroller_scratch_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15290]
WARNING: [Synth 8-6014] Unused sequential element soc_init_done_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15305]
WARNING: [Synth 8-6014] Unused sequential element soc_init_error_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15309]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_half_sys8x_taps_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15348]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_wlevel_en_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15352]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dly_sel_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15356]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15446]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector0_command_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15450]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector0_address_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15457]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector0_baddress_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15461]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector0_wrdata_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15474]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector1_command_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15478]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector1_address_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15485]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector1_baddress_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15489]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_phaseinjector1_wrdata_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15502]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_timer_load_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15571]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_timer_reload_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15584]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_timer_en_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15588]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_timer_eventmanager_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15596]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_uart_eventmanager_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15623]
WARNING: [Synth 8-6014] Unused sequential element soc_litedramcore_re_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15653]
WARNING: [Synth 8-6014] Unused sequential element memdat_1_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15965]
WARNING: [Synth 8-6014] Unused sequential element memdat_3_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15982]
WARNING: [Synth 8-6014] Unused sequential element memdat_5_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17913]
WARNING: [Synth 8-6014] Unused sequential element memdat_6_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17927]
WARNING: [Synth 8-6014] Unused sequential element memdat_7_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17941]
WARNING: [Synth 8-6014] Unused sequential element memdat_8_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17955]
WARNING: [Synth 8-6014] Unused sequential element memdat_9_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17969]
WARNING: [Synth 8-6014] Unused sequential element memdat_10_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17983]
WARNING: [Synth 8-6014] Unused sequential element memdat_11_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:17997]
WARNING: [Synth 8-6014] Unused sequential element memdat_12_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:18011]
WARNING: [Synth 8-6014] Unused sequential element memdat_13_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:18026]
WARNING: [Synth 8-6014] Unused sequential element memdat_15_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:18042]
WARNING: [Synth 8-6014] Unused sequential element memdat_16_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:18056]
WARNING: [Synth 8-6014] Unused sequential element memdat_17_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:18071]
WARNING: [Synth 8-6014] Unused sequential element memdat_19_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:18087]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip14_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2888]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip13_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2886]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip12_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2884]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip11_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2882]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip10_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2880]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip9_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2878]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip8_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2876]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip7_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2874]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip6_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2872]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip5_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2870]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip4_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2868]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip3_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2866]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip2_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2864]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip1_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2862]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip0_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2860]
WARNING: [Synth 8-3936] Found unconnected internal register 'soc_a7ddrphy_bitslip15_o_reg' and it is trimmed from '8' to '4' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2890]
INFO: [Synth 8-4471] merging register 'soc_a7ddrphy_dfi_p1_rddata_valid_reg' into 'soc_a7ddrphy_dfi_p0_rddata_valid_reg' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:3645]
INFO: [Synth 8-4471] merging register 'soc_sdram_dfi_p1_cs_n_reg' into 'soc_sdram_dfi_p0_cs_n_reg' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:3665]
WARNING: [Synth 8-6014] Unused sequential element soc_a7ddrphy_dfi_p1_rddata_valid_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:3645]
WARNING: [Synth 8-6014] Unused sequential element soc_sdram_dfi_p1_cs_n_reg was removed.  [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:3665]
INFO: [Synth 8-6155] done synthesizing module 'litedram_core' (35#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:4]
INFO: [Synth 8-6155] done synthesizing module 'litedram_top' (36#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_top.v:27]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/rvfpga.sv:167]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78135]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (37#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:78135]
INFO: [Synth 8-6157] synthesizing module 'bscan_tap' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/bscanTAP/bscan_tap.sv:16]
	Parameter AWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (38#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized0' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized0' (38#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2__parameterized1' [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2__parameterized1' (38#1) [E:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:876]
INFO: [Synth 8-6155] done synthesizing module 'bscan_tap' (39#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/OtherSources/bscanTAP/bscan_tap.sv:16]
INFO: [Synth 8-6157] synthesizing module 'BD_wrapper' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/hdl/BD_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'BD' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/synth/BD.v:13]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_0_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_0_0' (40#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_0_1' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_0_1' (41#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_2_1' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_2_1' (42#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_2_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_3_1' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_3_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_3_1' (43#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_3_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_4_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_4_0' (44#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_5_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_5_0' (45#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_5_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_6_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_6_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_6_0' (46#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_6_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_7_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_7_0' (47#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_7_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_0_5' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_0_5' (48#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_0_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_1_3' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_1_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_1_3' (49#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_1_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_10_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_10_0' (50#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_10_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_11_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_11_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_11_0' (51#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_11_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_0_2' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_0_2' (52#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_12_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_12_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_12_0' (53#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_12_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_13_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_13_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_13_0' (54#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_13_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_14_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_14_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_14_0' (55#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_14_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_15_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_15_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_15_0' (56#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_15_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_2_2' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_2_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_2_2' (57#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_2_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_3_2' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_3_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_3_2' (58#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_3_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_4_1' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_4_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_4_1' (59#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_4_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_5_1' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_5_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_5_1' (60#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_5_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_6_1' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_6_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_6_1' (61#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_6_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_7_1' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_7_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_7_1' (62#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_7_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_1_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_1_0' (63#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_8_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_8_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_8_0' (64#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_8_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_9_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_9_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_9_0' (65#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_9_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_0_3' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_0_3' (66#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_1_1' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_1_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_1_1' (67#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_1_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_2_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_2_0' (68#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_3_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_3_0' (69#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_0_4' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_0_4' (70#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bidirec_1_2' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_1_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bidirec_1_2' (71#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bidirec_1_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_bootrom_wrapper_0_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bootrom_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_bootrom_wrapper_0_0' (72#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_bootrom_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_gpio_wrapper_0_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_gpio_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_gpio_wrapper_0_0' (73#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_gpio_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_intcon_wrapper_bd_0_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_intcon_wrapper_bd_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_intcon_wrapper_bd_0_0' (74#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_intcon_wrapper_bd_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'intcon_wrapper_bd_0' of module 'BD_intcon_wrapper_bd_0_0' has 214 connections declared, but only 180 given [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/synth/BD.v:849]
INFO: [Synth 8-6157] synthesizing module 'BD_swerv_wrapper_verilog_0_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_swerv_wrapper_verilog_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_swerv_wrapper_verilog_0_0' (75#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_swerv_wrapper_verilog_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'BD_syscon_wrapper_0_0' [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_syscon_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD_syscon_wrapper_0_0' (76#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/.Xil/Vivado-13484-LenovoHamza/realtime/BD_syscon_wrapper_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BD' (77#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/synth/BD.v:13]
INFO: [Synth 8-6155] done synthesizing module 'BD_wrapper' (78#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/hdl/BD_wrapper.v:12]
WARNING: [Synth 8-3848] Net o_flash_cs_n in module/entity rvfpga does not have driver. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/rvfpga.sv:42]
WARNING: [Synth 8-3848] Net o_flash_mosi in module/entity rvfpga does not have driver. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/rvfpga.sv:43]
WARNING: [Synth 8-3848] Net cpu_tx in module/entity rvfpga does not have driver. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/rvfpga.sv:58]
WARNING: [Synth 8-3848] Net o_accel_cs_n in module/entity rvfpga does not have driver. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/rvfpga.sv:51]
WARNING: [Synth 8-3848] Net o_accel_mosi in module/entity rvfpga does not have driver. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/rvfpga.sv:52]
WARNING: [Synth 8-3848] Net accel_sclk in module/entity rvfpga does not have driver. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/rvfpga.sv:54]
WARNING: [Synth 8-3848] Net flash_sclk in module/entity rvfpga does not have driver. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/rvfpga.sv:165]
INFO: [Synth 8-6155] done synthesizing module 'rvfpga' (79#1) [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/rvfpga.sv:25]
WARNING: [Synth 8-3331] design serv_alu has unconnected port i_rst
WARNING: [Synth 8-3331] design serv_ctrl has unconnected port i_cnt_done
WARNING: [Synth 8-3331] design serv_top has unconnected port i_ibus_rdt[1]
WARNING: [Synth 8-3331] design serv_top has unconnected port i_ibus_rdt[0]
WARNING: [Synth 8-3331] design rvfpga has unconnected port o_flash_cs_n
WARNING: [Synth 8-3331] design rvfpga has unconnected port o_flash_mosi
WARNING: [Synth 8-3331] design rvfpga has unconnected port o_uart_tx
WARNING: [Synth 8-3331] design rvfpga has unconnected port o_accel_cs_n
WARNING: [Synth 8-3331] design rvfpga has unconnected port o_accel_mosi
WARNING: [Synth 8-3331] design rvfpga has unconnected port accel_sclk
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[15]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[14]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[13]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[12]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[11]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[10]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[9]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[8]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[7]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[6]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[5]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[4]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[3]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[2]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[1]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[0]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_flash_miso
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_accel_miso
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.848 ; gain = 364.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1034.707 ; gain = 374.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1034.707 ; gain = 374.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1044.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_swerv_wrapper_verilog_0_0/BD_swerv_wrapper_verilog_0_0/BD_swerv_wrapper_verilog_0_0_in_context.xdc] for cell 'swervolf/BD_i/swerv_wrapper_verilog_0'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_swerv_wrapper_verilog_0_0/BD_swerv_wrapper_verilog_0_0/BD_swerv_wrapper_verilog_0_0_in_context.xdc] for cell 'swervolf/BD_i/swerv_wrapper_verilog_0'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_intcon_wrapper_bd_0_0/BD_intcon_wrapper_bd_0_0/BD_intcon_wrapper_bd_0_0_in_context.xdc] for cell 'swervolf/BD_i/intcon_wrapper_bd_0'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_intcon_wrapper_bd_0_0/BD_intcon_wrapper_bd_0_0/BD_intcon_wrapper_bd_0_0_in_context.xdc] for cell 'swervolf/BD_i/intcon_wrapper_bd_0'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bootrom_wrapper_0_0/BD_bootrom_wrapper_0_0/BD_bootrom_wrapper_0_0_in_context.xdc] for cell 'swervolf/BD_i/bootrom_wrapper_0'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bootrom_wrapper_0_0/BD_bootrom_wrapper_0_0/BD_bootrom_wrapper_0_0_in_context.xdc] for cell 'swervolf/BD_i/bootrom_wrapper_0'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_syscon_wrapper_0_0/BD_syscon_wrapper_0_0/BD_syscon_wrapper_0_0_in_context.xdc] for cell 'swervolf/BD_i/syscon_wrapper_0'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_syscon_wrapper_0_0/BD_syscon_wrapper_0_0/BD_syscon_wrapper_0_0_in_context.xdc] for cell 'swervolf/BD_i/syscon_wrapper_0'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_gpio_wrapper_0_0/BD_gpio_wrapper_0_0/BD_gpio_wrapper_0_0_in_context.xdc] for cell 'swervolf/BD_i/gpio_wrapper_0'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_gpio_wrapper_0_0/BD_gpio_wrapper_0_0/BD_gpio_wrapper_0_0_in_context.xdc] for cell 'swervolf/BD_i/gpio_wrapper_0'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_0_0/BD_bidirec_0_0/BD_bidirec_0_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_0'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_0_0/BD_bidirec_0_0/BD_bidirec_0_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_0'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_0_1/BD_bidirec_0_1/BD_bidirec_0_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_1'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_0_1/BD_bidirec_0_1/BD_bidirec_0_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_1'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_0_2/BD_bidirec_0_2/BD_bidirec_0_2_in_context.xdc] for cell 'swervolf/BD_i/bidirec_2'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_0_2/BD_bidirec_0_2/BD_bidirec_0_2_in_context.xdc] for cell 'swervolf/BD_i/bidirec_2'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_1_0/BD_bidirec_1_0/BD_bidirec_1_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_3'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_1_0/BD_bidirec_1_0/BD_bidirec_1_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_3'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_0_3/BD_bidirec_0_3/BD_bidirec_0_3_in_context.xdc] for cell 'swervolf/BD_i/bidirec_4'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_0_3/BD_bidirec_0_3/BD_bidirec_0_3_in_context.xdc] for cell 'swervolf/BD_i/bidirec_4'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_1_1/BD_bidirec_1_1/BD_bidirec_1_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_5'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_1_1/BD_bidirec_1_1/BD_bidirec_1_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_5'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_0/BD_bidirec_2_0/BD_bidirec_2_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_6'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_0/BD_bidirec_2_0/BD_bidirec_2_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_6'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_3_0/BD_bidirec_3_0/BD_bidirec_3_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_7'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_3_0/BD_bidirec_3_0/BD_bidirec_3_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_7'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_0_4/BD_bidirec_0_4/BD_bidirec_0_4_in_context.xdc] for cell 'swervolf/BD_i/bidirec_8'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_0_4/BD_bidirec_0_4/BD_bidirec_0_4_in_context.xdc] for cell 'swervolf/BD_i/bidirec_8'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_1_2/BD_bidirec_1_2/BD_bidirec_1_2_in_context.xdc] for cell 'swervolf/BD_i/bidirec_9'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_1_2/BD_bidirec_1_2/BD_bidirec_1_2_in_context.xdc] for cell 'swervolf/BD_i/bidirec_9'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_1/BD_bidirec_2_1/BD_bidirec_2_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_10'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_1/BD_bidirec_2_1/BD_bidirec_2_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_10'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_3_1/BD_bidirec_3_1/BD_bidirec_3_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_11'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_3_1/BD_bidirec_3_1/BD_bidirec_3_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_11'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_4_0/BD_bidirec_4_0/BD_bidirec_4_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_12'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_4_0/BD_bidirec_4_0/BD_bidirec_4_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_12'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_5_0/BD_bidirec_5_0/BD_bidirec_5_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_13'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_5_0/BD_bidirec_5_0/BD_bidirec_5_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_13'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_6_0/BD_bidirec_6_0/BD_bidirec_6_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_14'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_6_0/BD_bidirec_6_0/BD_bidirec_6_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_14'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_7_0/BD_bidirec_7_0/BD_bidirec_7_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_15'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_7_0/BD_bidirec_7_0/BD_bidirec_7_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_15'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_0_5/BD_bidirec_0_5/BD_bidirec_0_5_in_context.xdc] for cell 'swervolf/BD_i/bidirec_16'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_0_5/BD_bidirec_0_5/BD_bidirec_0_5_in_context.xdc] for cell 'swervolf/BD_i/bidirec_16'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_1_3/BD_bidirec_1_3/BD_bidirec_1_3_in_context.xdc] for cell 'swervolf/BD_i/bidirec_17'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_1_3/BD_bidirec_1_3/BD_bidirec_1_3_in_context.xdc] for cell 'swervolf/BD_i/bidirec_17'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_10_0/BD_bidirec_10_0/BD_bidirec_10_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_18'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_10_0/BD_bidirec_10_0/BD_bidirec_10_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_18'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_11_0/BD_bidirec_11_0/BD_bidirec_11_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_19'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_11_0/BD_bidirec_11_0/BD_bidirec_11_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_19'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_12_0/BD_bidirec_12_0/BD_bidirec_12_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_20'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_12_0/BD_bidirec_12_0/BD_bidirec_12_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_20'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_13_0/BD_bidirec_13_0/BD_bidirec_13_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_21'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_13_0/BD_bidirec_13_0/BD_bidirec_13_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_21'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_14_0/BD_bidirec_14_0/BD_bidirec_14_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_22'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_14_0/BD_bidirec_14_0/BD_bidirec_14_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_22'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_15_0/BD_bidirec_15_0/BD_bidirec_15_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_23'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_15_0/BD_bidirec_15_0/BD_bidirec_15_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_23'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_2/BD_bidirec_2_2/BD_bidirec_2_2_in_context.xdc] for cell 'swervolf/BD_i/bidirec_24'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_2_2/BD_bidirec_2_2/BD_bidirec_2_2_in_context.xdc] for cell 'swervolf/BD_i/bidirec_24'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_3_2/BD_bidirec_3_2/BD_bidirec_3_2_in_context.xdc] for cell 'swervolf/BD_i/bidirec_25'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_3_2/BD_bidirec_3_2/BD_bidirec_3_2_in_context.xdc] for cell 'swervolf/BD_i/bidirec_25'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_4_1/BD_bidirec_4_1/BD_bidirec_4_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_26'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_4_1/BD_bidirec_4_1/BD_bidirec_4_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_26'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_5_1/BD_bidirec_5_1/BD_bidirec_5_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_27'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_5_1/BD_bidirec_5_1/BD_bidirec_5_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_27'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_6_1/BD_bidirec_6_1/BD_bidirec_6_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_28'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_6_1/BD_bidirec_6_1/BD_bidirec_6_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_28'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_7_1/BD_bidirec_7_1/BD_bidirec_7_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_29'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_7_1/BD_bidirec_7_1/BD_bidirec_7_1_in_context.xdc] for cell 'swervolf/BD_i/bidirec_29'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_8_0/BD_bidirec_8_0/BD_bidirec_8_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_30'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_8_0/BD_bidirec_8_0/BD_bidirec_8_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_30'
Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_9_0/BD_bidirec_9_0/BD_bidirec_9_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_31'
Finished Parsing XDC File [e:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/bd/BD/ip/BD_bidirec_9_0/BD_bidirec_9_0/BD_bidirec_9_0_in_context.xdc] for cell 'swervolf/BD_i/bidirec_31'
Parsing XDC File [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/constrs_1/imports/src/liteDRAM.xdc]
Finished Parsing XDC File [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/constrs_1/imports/src/liteDRAM.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/constrs_1/imports/src/liteDRAM.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rvfpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rvfpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/constrs_1/imports/src/rvfpga.xdc]
Finished Parsing XDC File [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/constrs_1/imports/src/rvfpga.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/constrs_1/imports/src/rvfpga.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/rvfpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/rvfpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1153.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 1153.520 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1153.520 ; gain = 493.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1153.520 ; gain = 493.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for swervolf/BD_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/swerv_wrapper_verilog_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/intcon_wrapper_bd_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bootrom_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/syscon_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/gpio_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_24. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_25. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_26. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_27. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_28. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_29. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_30. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for swervolf/BD_i/bidirec_31. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1153.520 ; gain = 493.438
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:4591]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:7071]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:7691]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:8311]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:8931]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:6451]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:5831]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:11540]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:11454]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:11340]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:5211]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2682]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:2643]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:11437]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:11398]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:11598]
INFO: [Synth 8-5544] ROM "soc_sdram_cmd_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_sdram_choose_req_want_reads" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_sdram_choose_req_want_writes" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_sdram_choose_cmd_cmd_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_sdram_steerer_sel0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "soc_sdram_steerer_sel1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'vns_refresher_state_reg' in module 'litedram_core'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vns_refresher_state_reg' using encoding 'one-hot' in module 'litedram_core'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1153.520 ; gain = 493.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 20    
	   2 Input      4 Bit       Adders := 49    
	   2 Input      3 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 19    
	   3 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 5     
+---XORs : 
	   2 Input      2 Bit         XORs := 20    
	   2 Input      1 Bit         XORs := 3     
+---XORs : 
	                2 Bit    Wide XORs := 20    
+---Registers : 
	               80 Bit    Registers := 1     
	               74 Bit    Registers := 13    
	               68 Bit    Registers := 4     
	               41 Bit    Registers := 2     
	               32 Bit    Registers := 20    
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               21 Bit    Registers := 8     
	               16 Bit    Registers := 17    
	               13 Bit    Registers := 13    
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 29    
	                4 Bit    Registers := 43    
	                3 Bit    Registers := 37    
	                2 Bit    Registers := 48    
	                1 Bit    Registers := 188   
+---RAMs : 
	              32K Bit         RAMs := 1     
	               1K Bit         RAMs := 3     
	              384 Bit         RAMs := 8     
	              160 Bit         RAMs := 3     
	              128 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 6     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 20    
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 11    
	   4 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 13    
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 22    
	   3 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 235   
	   4 Input      1 Bit        Muxes := 9     
	  11 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 104   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rvfpga 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module clk_gen_nexys 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module gray_to_binary 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module binary_to_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
Module sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module cdc_fifo_gray_src 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               74 Bit    Registers := 2     
	                2 Bit    Registers := 1     
Module spill_register 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module cdc_fifo_gray_dst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 1     
Module cdc_fifo_gray_src__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 1     
Module spill_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module cdc_fifo_gray_dst__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module cdc_fifo_gray_src__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
Module spill_register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
Module cdc_fifo_gray_dst__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 1     
Module serv_rf_ram_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module serv_rf_ram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module serv_csr 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module serv_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
Module serv_decode 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
Module serv_bufreg 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module serv_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module serv_shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module serv_alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module serv_rf_if 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module serv_mem_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module serv_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module litedram_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 49    
	   2 Input      3 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 9     
	   2 Input      1 Bit       Adders := 5     
+---Registers : 
	               80 Bit    Registers := 1     
	               74 Bit    Registers := 1     
	               32 Bit    Registers := 15    
	               30 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               21 Bit    Registers := 8     
	               16 Bit    Registers := 16    
	               13 Bit    Registers := 13    
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 41    
	                3 Bit    Registers := 33    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 124   
+---RAMs : 
	              32K Bit         RAMs := 1     
	               1K Bit         RAMs := 2     
	              384 Bit         RAMs := 8     
	              160 Bit         RAMs := 3     
	              128 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 11    
	   4 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 13    
	   6 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 17    
	   3 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 195   
	  11 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 104   
	   4 Input      1 Bit        Muxes := 8     
Module litedram_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module bscan_tap 
Detailed RTL Component Info : 
+---Registers : 
	               41 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_4_reg' and it is trimmed from '10' to '8' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15987]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_2_reg' and it is trimmed from '10' to '8' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:15970]
WARNING: [Synth 8-3331] design serv_rf_top has unconnected port i_ibus_rdt[1]
WARNING: [Synth 8-3331] design serv_rf_top has unconnected port i_ibus_rdt[0]
WARNING: [Synth 8-3331] design rvfpga has unconnected port o_flash_cs_n
WARNING: [Synth 8-3331] design rvfpga has unconnected port o_flash_mosi
WARNING: [Synth 8-3331] design rvfpga has unconnected port o_uart_tx
WARNING: [Synth 8-3331] design rvfpga has unconnected port o_accel_cs_n
WARNING: [Synth 8-3331] design rvfpga has unconnected port o_accel_mosi
WARNING: [Synth 8-3331] design rvfpga has unconnected port accel_sclk
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[15]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[14]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[13]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[12]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[11]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[10]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[9]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[8]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[7]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[6]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[5]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[4]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[3]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[2]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[1]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_sw[0]
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_flash_miso
WARNING: [Synth 8-3331] design rvfpga has unconnected port i_accel_miso
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM rf_ram/memory_reg to conserve power
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_18_reg' and it is trimmed from '74' to '66' bits. [E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/sources_1/imports/src/LiteDRAM/litedram_core.v:18076]
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /soc_sdram_postponer_count_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /serv_rf_top/\cpu/csr/timer_irq_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_read_ar_buffer_source_payload_size_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_write_aw_buffer_source_payload_size_reg[3] )
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/serv_rf_top/cpu/decode/o_rf_rs2_addr_reg[0]' (FDE) to 'ddr2/ldc/serv_rf_top/cpu/decode/op20_reg'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/serv_rf_top/cpu/decode/o_rf_rs2_addr_reg[1]' (FDE) to 'ddr2/ldc/serv_rf_top/cpu/decode/op21_reg'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/serv_rf_top/cpu/decode/o_rf_rs2_addr_reg[2]' (FDE) to 'ddr2/ldc/serv_rf_top/cpu/decode/op22_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /serv_rf_top/\cpu/state/irq_sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\vns_interface1_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\vns_interface1_bank_bus_dat_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\vns_interface1_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_a7ddrphy_dqspattern_o1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_a7ddrphy_dqspattern_o1_reg[5] )
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_a7ddrphy_dqspattern_o1_reg[4]' (FD) to 'ddr2/ldc/soc_a7ddrphy_dqspattern_o1_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_a7ddrphy_dqspattern_o1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_a7ddrphy_dqspattern_o1_reg[1] )
INFO: [Synth 8-3886] merging instance 'cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][0]' (FDE) to 'cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][2]' (FDE) to 'cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][0]' (FDE) to 'cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][2]' (FDE) to 'cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /soc_sdram_sequencer_count_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\vns_interface1_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\vns_interface1_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\vns_interface1_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\vns_interface1_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_sdram_cmd_payload_ba_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_sdram_cmd_payload_ba_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_sdram_cmd_payload_ba_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_sdram_cmd_payload_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_sdram_cmd_payload_a_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_sdram_cmd_payload_a_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_sdram_cmd_payload_a_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_sdram_cmd_payload_a_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_sdram_cmd_payload_a_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_sdram_cmd_payload_a_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_sdram_cmd_payload_a_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_sdram_cmd_payload_a_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_sdram_cmd_payload_a_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_sdram_cmd_payload_a_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /\soc_sdram_cmd_payload_a_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr2/ldc /serv_rf_top/\cpu/state/o_pending_irq_reg )
INFO: [Synth 8-3886] merging instance 'cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[2]' (FDCE) to 'cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (FDPE_2) is unused and will be removed from module litedram_core.
WARNING: [Synth 8-3332] Sequential element (FDPE_3) is unused and will be removed from module litedram_core.
WARNING: [Synth 8-3332] Sequential element (FDPE_4) is unused and will be removed from module litedram_core.
WARNING: [Synth 8-3332] Sequential element (FDPE_5) is unused and will be removed from module litedram_core.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_vns_refresher_state_reg[0]) is unused and will be removed from module litedram_core.
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_cmd_payload_we_reg' (FDR) to 'ddr2/ldc/soc_sdram_cmd_payload_a_reg[10]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1153.520 ; gain = 493.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|litedram_core | memdat_reg | 8192x32       | Block RAM      | 
+--------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\ddr2/ldc /serv_rf_top | rf_ram/memory_reg | 1 K x 2(READ_FIRST)    | W |   | 1 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\ddr2/ldc              | storage_10_reg    | 16 x 80(READ_FIRST)    | W |   | 16 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|\ddr2/ldc              | storage_13_reg    | 16 x 66(READ_FIRST)    | W |   | 16 x 66(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\ddr2/ldc              | mem_1_reg         | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
+-----------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------+-----------+----------------------+-------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives  | 
+------------+----------------+-----------+----------------------+-------------+
|\ddr2/ldc   | storage_6_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_7_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_4_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_3_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_9_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_8_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_5_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_2_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_11_reg | Implied   | 16 x 6               | RAM32M x 1	 | 
|\ddr2/ldc   | storage_12_reg | Implied   | 16 x 6               | RAM32M x 2	 | 
|\ddr2/ldc   | storage_14_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
|\ddr2/ldc   | storage_1_reg  | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------+----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 8 of {E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/constrs_1/imports/src/rvfpga.xdc}. [{E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.srcs/constrs_1/imports/src/rvfpga.xdc}:8]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 1153.520 ; gain = 493.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 1153.520 ; gain = 493.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name            | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\ddr2/ldc /serv_rf_top | rf_ram/memory_reg | 1 K x 2(READ_FIRST)    | W |   | 1 K x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|\ddr2/ldc              | storage_10_reg    | 16 x 80(READ_FIRST)    | W |   | 16 x 80(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|\ddr2/ldc              | storage_13_reg    | 16 x 66(READ_FIRST)    | W |   | 16 x 66(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|\ddr2/ldc              | mem_1_reg         | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
+-----------------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+----------------+-----------+----------------------+-------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives  | 
+------------+----------------+-----------+----------------------+-------------+
|\ddr2/ldc   | storage_6_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_7_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_4_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_3_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_9_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_8_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_5_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_2_reg  | Implied   | 16 x 22              | RAM32M x 4	 | 
|\ddr2/ldc   | storage_11_reg | Implied   | 16 x 6               | RAM32M x 1	 | 
|\ddr2/ldc   | storage_12_reg | Implied   | 16 x 6               | RAM32M x 2	 | 
|\ddr2/ldc   | storage_14_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
|\ddr2/ldc   | storage_1_reg  | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------+----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_write_id_buffer_consume_reg_rep[3]' (FDRE) to 'ddr2/ldc/soc_write_id_buffer_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_write_id_buffer_consume_reg_rep[2]' (FDRE) to 'ddr2/ldc/soc_write_id_buffer_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_write_id_buffer_consume_reg_rep[0]' (FDRE) to 'ddr2/ldc/soc_write_id_buffer_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_write_id_buffer_consume_reg_rep[1]' (FDRE) to 'ddr2/ldc/soc_write_id_buffer_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_litedramcore_uart_rx_fifo_consume_reg_rep[3]' (FDRE) to 'ddr2/ldc/soc_litedramcore_uart_rx_fifo_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_litedramcore_uart_rx_fifo_consume_reg_rep[2]' (FDRE) to 'ddr2/ldc/soc_litedramcore_uart_rx_fifo_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_litedramcore_uart_rx_fifo_consume_reg_rep[0]' (FDRE) to 'ddr2/ldc/soc_litedramcore_uart_rx_fifo_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_litedramcore_uart_rx_fifo_consume_reg_rep[1]' (FDRE) to 'ddr2/ldc/soc_litedramcore_uart_rx_fifo_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_read_id_buffer_consume_reg_rep[3]' (FDRE) to 'ddr2/ldc/soc_read_id_buffer_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_read_id_buffer_consume_reg_rep[2]' (FDRE) to 'ddr2/ldc/soc_read_id_buffer_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_read_id_buffer_consume_reg_rep[0]' (FDRE) to 'ddr2/ldc/soc_read_id_buffer_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_read_id_buffer_consume_reg_rep[1]' (FDRE) to 'ddr2/ldc/soc_read_id_buffer_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_read_r_buffer_consume_reg_rep[3]' (FDRE) to 'ddr2/ldc/soc_read_r_buffer_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_read_r_buffer_consume_reg_rep[2]' (FDRE) to 'ddr2/ldc/soc_read_r_buffer_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_read_r_buffer_consume_reg_rep[0]' (FDRE) to 'ddr2/ldc/soc_read_r_buffer_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_read_r_buffer_consume_reg_rep[1]' (FDRE) to 'ddr2/ldc/soc_read_r_buffer_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_write_resp_buffer_consume_reg_rep[3]' (FDRE) to 'ddr2/ldc/soc_write_resp_buffer_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_write_resp_buffer_consume_reg_rep[2]' (FDRE) to 'ddr2/ldc/soc_write_resp_buffer_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_write_resp_buffer_consume_reg_rep[0]' (FDRE) to 'ddr2/ldc/soc_write_resp_buffer_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_write_resp_buffer_consume_reg_rep[1]' (FDRE) to 'ddr2/ldc/soc_write_resp_buffer_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_consume_reg_rep[3]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_consume_reg_rep[2]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_consume_reg_rep[0]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_consume_reg_rep[1]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine7_cmd_buffer_lookahead_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg_rep[3]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg_rep[2]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg_rep[0]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg_rep[1]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine6_cmd_buffer_lookahead_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_consume_reg_rep[3]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_consume_reg_rep[2]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_consume_reg_rep[0]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_consume_reg_rep[1]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine5_cmd_buffer_lookahead_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume_reg_rep[3]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume_reg_rep[2]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume_reg_rep[0]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume_reg_rep[1]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine4_cmd_buffer_lookahead_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_consume_reg_rep[3]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_consume_reg_rep[2]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_consume_reg_rep[0]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_consume_reg_rep[1]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine3_cmd_buffer_lookahead_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_consume_reg_rep[3]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_consume_reg_rep[2]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_consume_reg_rep[0]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_consume_reg_rep[1]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine2_cmd_buffer_lookahead_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_consume_reg_rep[3]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_consume_reg_rep[2]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_consume_reg_rep[0]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_consume_reg_rep[1]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine1_cmd_buffer_lookahead_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_consume_reg_rep[3]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_consume_reg_rep[2]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_consume_reg_rep[0]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_consume_reg_rep[1]' (FDRE) to 'ddr2/ldc/soc_sdram_bankmachine0_cmd_buffer_lookahead_consume_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_write_w_buffer_consume_reg_rep[3]' (FDRE) to 'ddr2/ldc/soc_write_w_buffer_consume_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_write_w_buffer_consume_reg_rep[2]' (FDRE) to 'ddr2/ldc/soc_write_w_buffer_consume_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_write_w_buffer_consume_reg_rep[0]' (FDRE) to 'ddr2/ldc/soc_write_w_buffer_consume_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr2/ldc/soc_write_w_buffer_consume_reg_rep[1]' (FDRE) to 'ddr2/ldc/soc_write_w_buffer_consume_reg[1]'
INFO: [Synth 8-7053] The timing for the instance ddr2/ldc/serv_rf_top/rf_ram/memory_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ddr2/ldc/storage_10_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ddr2/ldc/storage_10_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ddr2/ldc/storage_13_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ddr2/ldc/mem_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ddr2/ldc/memdat_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ddr2/ldc/memdat_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ddr2/ldc/memdat_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ddr2/ldc/memdat_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ddr2/ldc/memdat_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ddr2/ldc/memdat_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ddr2/ldc/memdat_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance ddr2/ldc/memdat_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 1184.215 ; gain = 524.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 1188.043 ; gain = 527.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 1188.043 ; gain = 527.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1188.043 ; gain = 527.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 1188.043 ; gain = 527.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 1189.383 ; gain = 529.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 1189.383 ; gain = 529.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|rvfpga      | ddr2/ldc/vns_new_master_rdata_valid8_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|rvfpga      | ddr2/ldc/vns_new_master_rdata_valid17_reg   | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|rvfpga      | ddr2/ldc/soc_a7ddrphy_rddata_en_last_reg[6] | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|rvfpga      | tap/dmi_reg[17]                             | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|rvfpga      | tap/dmi_reg[7]                              | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |BD_bidirec_0_0               |         1|
|2     |BD_bidirec_0_1               |         1|
|3     |BD_bidirec_2_1               |         1|
|4     |BD_bidirec_3_1               |         1|
|5     |BD_bidirec_4_0               |         1|
|6     |BD_bidirec_5_0               |         1|
|7     |BD_bidirec_6_0               |         1|
|8     |BD_bidirec_7_0               |         1|
|9     |BD_bidirec_0_5               |         1|
|10    |BD_bidirec_1_3               |         1|
|11    |BD_bidirec_10_0              |         1|
|12    |BD_bidirec_11_0              |         1|
|13    |BD_bidirec_0_2               |         1|
|14    |BD_bidirec_12_0              |         1|
|15    |BD_bidirec_13_0              |         1|
|16    |BD_bidirec_14_0              |         1|
|17    |BD_bidirec_15_0              |         1|
|18    |BD_bidirec_2_2               |         1|
|19    |BD_bidirec_3_2               |         1|
|20    |BD_bidirec_4_1               |         1|
|21    |BD_bidirec_5_1               |         1|
|22    |BD_bidirec_6_1               |         1|
|23    |BD_bidirec_7_1               |         1|
|24    |BD_bidirec_1_0               |         1|
|25    |BD_bidirec_8_0               |         1|
|26    |BD_bidirec_9_0               |         1|
|27    |BD_bidirec_0_3               |         1|
|28    |BD_bidirec_1_1               |         1|
|29    |BD_bidirec_2_0               |         1|
|30    |BD_bidirec_3_0               |         1|
|31    |BD_bidirec_0_4               |         1|
|32    |BD_bidirec_1_2               |         1|
|33    |BD_bootrom_wrapper_0_0       |         1|
|34    |BD_gpio_wrapper_0_0          |         1|
|35    |BD_intcon_wrapper_bd_0_0     |         1|
|36    |BD_swerv_wrapper_verilog_0_0 |         1|
|37    |BD_syscon_wrapper_0_0        |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |BD_bidirec_0_0               |     1|
|2     |BD_bidirec_0_1               |     1|
|3     |BD_bidirec_0_2               |     1|
|4     |BD_bidirec_0_3               |     1|
|5     |BD_bidirec_0_4               |     1|
|6     |BD_bidirec_0_5               |     1|
|7     |BD_bidirec_10_0              |     1|
|8     |BD_bidirec_11_0              |     1|
|9     |BD_bidirec_12_0              |     1|
|10    |BD_bidirec_13_0              |     1|
|11    |BD_bidirec_14_0              |     1|
|12    |BD_bidirec_15_0              |     1|
|13    |BD_bidirec_1_0               |     1|
|14    |BD_bidirec_1_1               |     1|
|15    |BD_bidirec_1_2               |     1|
|16    |BD_bidirec_1_3               |     1|
|17    |BD_bidirec_2_0               |     1|
|18    |BD_bidirec_2_1               |     1|
|19    |BD_bidirec_2_2               |     1|
|20    |BD_bidirec_3_0               |     1|
|21    |BD_bidirec_3_1               |     1|
|22    |BD_bidirec_3_2               |     1|
|23    |BD_bidirec_4_0               |     1|
|24    |BD_bidirec_4_1               |     1|
|25    |BD_bidirec_5_0               |     1|
|26    |BD_bidirec_5_1               |     1|
|27    |BD_bidirec_6_0               |     1|
|28    |BD_bidirec_6_1               |     1|
|29    |BD_bidirec_7_0               |     1|
|30    |BD_bidirec_7_1               |     1|
|31    |BD_bidirec_8_0               |     1|
|32    |BD_bidirec_9_0               |     1|
|33    |BD_bootrom_wrapper_0_0       |     1|
|34    |BD_gpio_wrapper_0_0          |     1|
|35    |BD_intcon_wrapper_bd_0_0     |     1|
|36    |BD_swerv_wrapper_verilog_0_0 |     1|
|37    |BD_syscon_wrapper_0_0        |     1|
|38    |BSCANE2                      |     3|
|39    |BUFG                         |     6|
|40    |CARRY4                       |    93|
|41    |IDELAYCTRL                   |     1|
|42    |IDELAYE2                     |     2|
|43    |IDELAYE2_1                   |    16|
|44    |ISERDESE2                    |    16|
|45    |LUT1                         |   138|
|46    |LUT2                         |   376|
|47    |LUT3                         |   487|
|48    |LUT4                         |   677|
|49    |LUT5                         |   712|
|50    |LUT6                         |   987|
|51    |MUXF7                        |    99|
|52    |MUXF8                        |     1|
|53    |OSERDESE2                    |    44|
|54    |PLLE2_ADV                    |     1|
|55    |PLLE2_ADV_1                  |     1|
|56    |PLLE2_BASE                   |     1|
|57    |RAM32M                       |    39|
|58    |RAMB18E1                     |     1|
|59    |RAMB18E1_1                   |     1|
|60    |RAMB36E1                     |     2|
|61    |RAMB36E1_1                   |     1|
|62    |RAMB36E1_2                   |     1|
|63    |RAMB36E1_3                   |     1|
|64    |RAMB36E1_4                   |     1|
|65    |RAMB36E1_5                   |     1|
|66    |RAMB36E1_6                   |     1|
|67    |RAMB36E1_7                   |     1|
|68    |RAMB36E1_8                   |     1|
|69    |RAMB36E1_9                   |     1|
|70    |SRL16E                       |     5|
|71    |STARTUPE2                    |     1|
|72    |FDCE                         |   564|
|73    |FDPE                         |     4|
|74    |FDRE                         |  2568|
|75    |FDSE                         |    88|
|76    |IBUF                         |     3|
|77    |IOBUF                        |    16|
|78    |IOBUFDS                      |     2|
|79    |OBUF                         |    55|
|80    |OBUFDS                       |     1|
|81    |OBUFT                        |     6|
+------+-----------------------------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------------------+------+
|      |Instance                       |Module                            |Cells |
+------+-------------------------------+----------------------------------+------+
|1     |top                            |                                  |  8752|
|2     |  cdc                          |axi_cdc_intf                      |  1586|
|3     |    i_axi_cdc                  |axi_cdc                           |  1586|
|4     |      i_cdc_fifo_gray_ar       |cdc_fifo_gray__parameterized1     |   298|
|5     |        i_dst                  |cdc_fifo_gray_dst__parameterized1 |   195|
|6     |          \gen_sync[0].i_sync  |sync_25                           |     2|
|7     |          \gen_sync[1].i_sync  |sync_26                           |     2|
|8     |          i_spill_register     |spill_register__parameterized1    |   142|
|9     |        i_src                  |cdc_fifo_gray_src__parameterized1 |   103|
|10    |          \gen_sync[0].i_sync  |sync_23                           |     5|
|11    |          \gen_sync[1].i_sync  |sync_24                           |     2|
|12    |      i_cdc_fifo_gray_aw       |cdc_fifo_gray                     |   300|
|13    |        i_dst                  |cdc_fifo_gray_dst_16              |   197|
|14    |          \gen_sync[0].i_sync  |sync_20                           |     2|
|15    |          \gen_sync[1].i_sync  |sync_21                           |     2|
|16    |          i_spill_register     |spill_register_22                 |   144|
|17    |        i_src                  |cdc_fifo_gray_src_17              |   103|
|18    |          \gen_sync[0].i_sync  |sync_18                           |     5|
|19    |          \gen_sync[1].i_sync  |sync_19                           |     2|
|20    |      i_cdc_fifo_gray_b        |cdc_fifo_gray__parameterized0     |    73|
|21    |        i_dst                  |cdc_fifo_gray_dst__parameterized0 |    46|
|22    |          \gen_sync[0].i_sync  |sync_14                           |     2|
|23    |          \gen_sync[1].i_sync  |sync_15                           |     2|
|24    |          i_spill_register     |spill_register__parameterized0    |    31|
|25    |        i_src                  |cdc_fifo_gray_src__parameterized0 |    27|
|26    |          \gen_sync[0].i_sync  |sync_12                           |     2|
|27    |          \gen_sync[1].i_sync  |sync_13                           |     5|
|28    |      i_cdc_fifo_gray_r        |cdc_fifo_gray_0                   |   453|
|29    |        i_dst                  |cdc_fifo_gray_dst_5               |   227|
|30    |          \gen_sync[0].i_sync  |sync_9                            |     2|
|31    |          \gen_sync[1].i_sync  |sync_10                           |     2|
|32    |          i_spill_register     |spill_register_11                 |   220|
|33    |        i_src                  |cdc_fifo_gray_src_6               |   226|
|34    |          \gen_sync[0].i_sync  |sync_7                            |     6|
|35    |          \gen_sync[1].i_sync  |sync_8                            |     3|
|36    |      i_cdc_fifo_gray_w        |cdc_fifo_gray_1                   |   462|
|37    |        i_dst                  |cdc_fifo_gray_dst                 |   232|
|38    |          \gen_sync[0].i_sync  |sync_3                            |     2|
|39    |          \gen_sync[1].i_sync  |sync_4                            |     2|
|40    |          i_spill_register     |spill_register                    |   225|
|41    |        i_src                  |cdc_fifo_gray_src                 |   230|
|42    |          \gen_sync[0].i_sync  |sync                              |     5|
|43    |          \gen_sync[1].i_sync  |sync_2                            |     2|
|44    |  clk_gen                      |clk_gen_nexys                     |     5|
|45    |  ddr2                         |litedram_top                      |  5187|
|46    |    ldc                        |litedram_core                     |  5153|
|47    |      serv_rf_top              |serv_rf_top                       |  1005|
|48    |        cpu                    |serv_top                          |   958|
|49    |          alu                  |serv_alu                          |    30|
|50    |            shift              |serv_shift                        |    17|
|51    |          bufreg               |serv_bufreg                       |   396|
|52    |          csr                  |serv_csr                          |    11|
|53    |          ctrl                 |serv_ctrl                         |   100|
|54    |          decode               |serv_decode                       |   216|
|55    |          mem_if               |serv_mem_if                       |   162|
|56    |          state                |serv_state                        |    43|
|57    |        rf_ram                 |serv_rf_ram                       |     1|
|58    |        rf_ram_if              |serv_rf_ram_if                    |    46|
|59    |  swervolf                     |BD_wrapper                        |  1726|
|60    |    BD_i                       |BD                                |  1726|
|61    |  tap                          |bscan_tap                         |   165|
+------+-------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 1189.383 ; gain = 529.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:14 . Memory (MB): peak = 1189.383 ; gain = 410.488
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 1189.383 ; gain = 529.301
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1197.434 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 34 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1197.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 59 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  PLLE2_BASE => PLLE2_ADV: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 39 instances

INFO: [Common 17-83] Releasing license: Synthesis
386 Infos, 240 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 1197.719 ; gain = 843.195
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1197.719 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/RvfpgaSoC/Labs/LabProjects/Lab 2/Lab1/Lab1.runs/synth_1/rvfpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rvfpga_utilization_synth.rpt -pb rvfpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  4 18:34:03 2021...
