// test bench
module tb_majority_dectector(  );
reg a, b, c;    // Inputs
wire y; // Output

// Instantiate all 3 modules
majority_dectector uut (.a(a), .b(b), .c(c), .y(y));

initial begin
    // Monitor outputs
    $monitor("a=%b b=%b c=%b | y=%b", a, b, c, y);
    
    // Apply inputs
    a=0; b=0; c=0; #10;
    a=0; b=0; c=1; #10;
    a=0; b=1; c=0; #10;
    a=0; b=1; c=1; #10;
    a=1; b=0; c=0; #10;
    a=1; b=0; c=1; #10;
    a=1; b=1; c=0; #10;
    a=1; b=1; c=1; #10;
    
    $finish; // Stop simulation
end

endmodule

