Loading plugins phase: Elapsed time ==> 0s.864ms
Initializing data phase: Elapsed time ==> 4s.852ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Ryan\Documents\summer2014\WindSensor\TransmitReadings_freeSoC.cydsn\TransmitReadings_freeSoC.cyprj -d CY8C5868LTI-LP039 -s C:\Users\Ryan\Documents\summer2014\WindSensor\TransmitReadings_freeSoC.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 10s.371ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.304ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  TransmitReadings_freeSoC.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\TransmitReadings_freeSoC.cydsn\TransmitReadings_freeSoC.cyprj -dcpsoc3 TransmitReadings_freeSoC.v -verilog
======================================================================

======================================================================
Compiling:  TransmitReadings_freeSoC.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\TransmitReadings_freeSoC.cydsn\TransmitReadings_freeSoC.cyprj -dcpsoc3 TransmitReadings_freeSoC.v -verilog
======================================================================

======================================================================
Compiling:  TransmitReadings_freeSoC.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\TransmitReadings_freeSoC.cydsn\TransmitReadings_freeSoC.cyprj -dcpsoc3 -verilog TransmitReadings_freeSoC.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Aug 22 15:59:44 2014


======================================================================
Compiling:  TransmitReadings_freeSoC.v
Program  :   vpp
Options  :    -yv2 -q10 TransmitReadings_freeSoC.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Aug 22 15:59:44 2014

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'TransmitReadings_freeSoC.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  TransmitReadings_freeSoC.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\TransmitReadings_freeSoC.cydsn\TransmitReadings_freeSoC.cyprj -dcpsoc3 -verilog TransmitReadings_freeSoC.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Aug 22 15:59:46 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ryan\Documents\summer2014\WindSensor\TransmitReadings_freeSoC.cydsn\codegentemp\TransmitReadings_freeSoC.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ryan\Documents\summer2014\WindSensor\TransmitReadings_freeSoC.cydsn\codegentemp\TransmitReadings_freeSoC.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  TransmitReadings_freeSoC.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\TransmitReadings_freeSoC.cydsn\TransmitReadings_freeSoC.cyprj -dcpsoc3 -verilog TransmitReadings_freeSoC.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Aug 22 15:59:50 2014

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ryan\Documents\summer2014\WindSensor\TransmitReadings_freeSoC.cydsn\codegentemp\TransmitReadings_freeSoC.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ryan\Documents\summer2014\WindSensor\TransmitReadings_freeSoC.cydsn\codegentemp\TransmitReadings_freeSoC.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bI2C_v3_30\bI2C_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_40\B_SPI_Master_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\psoc:bI2C_UDB:ctrl_hw_addr_en\
	\psoc:bI2C_UDB:scl_went_high\
	\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\psoc:bI2C_UDB:genblk6:MODULE_1:lt\
	\psoc:bI2C_UDB:genblk6:MODULE_1:eq\
	\psoc:bI2C_UDB:genblk6:MODULE_1:gt\
	\psoc:bI2C_UDB:genblk6:MODULE_1:gte\
	\psoc:bI2C_UDB:genblk6:MODULE_1:lte\
	\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\psoc:bI2C_UDB:genblk6:MODULE_2:lt\
	\psoc:bI2C_UDB:genblk6:MODULE_2:gt\
	\psoc:bI2C_UDB:genblk6:MODULE_2:gte\
	\psoc:bI2C_UDB:genblk6:MODULE_2:lte\
	\psoc:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_5
	\psoc:Net_973\
	Net_6
	\psoc:Net_974\
	\psoc:timeout_clk\
	Net_11
	\psoc:Net_975\
	Net_9
	Net_10
	\UART_Wind:BUART:reset_sr\
	Net_19
	\UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_14
	\UART_Wind:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_Wind:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_Wind:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_Wind:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_Wind:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_Wind:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_Wind:BUART:sRX:MODULE_7:lt\
	\UART_Wind:BUART:sRX:MODULE_7:eq\
	\UART_Wind:BUART:sRX:MODULE_7:gt\
	\UART_Wind:BUART:sRX:MODULE_7:gte\
	\UART_Wind:BUART:sRX:MODULE_7:lte\
	\UART_SBD:BUART:reset_sr\
	Net_42
	\UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_1\
	\UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:b_0\
	\UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\
	\UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_0\
	Net_39
	\UART_SBD:BUART:sRX:MODULE_11:g2:a0:gta_0\
	\UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_1\
	\UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_1\
	\UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:lt_0\
	\UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:gt_0\
	\UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:lti_0\
	\UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:gti_0\
	\UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:albi_0\
	\UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:agbi_0\
	\UART_SBD:BUART:sRX:MODULE_12:g1:a0:xeq\
	\UART_SBD:BUART:sRX:MODULE_12:g1:a0:xlt\
	\UART_SBD:BUART:sRX:MODULE_12:g1:a0:xlte\
	\UART_SBD:BUART:sRX:MODULE_12:g1:a0:xgt\
	\UART_SBD:BUART:sRX:MODULE_12:g1:a0:xgte\
	\UART_SBD:BUART:sRX:MODULE_12:lt\
	\UART_SBD:BUART:sRX:MODULE_12:eq\
	\UART_SBD:BUART:sRX:MODULE_12:gt\
	\UART_SBD:BUART:sRX:MODULE_12:gte\
	\UART_SBD:BUART:sRX:MODULE_12:lte\
	\master:BSPIM:mosi_after_ld\
	\master:BSPIM:so_send\
	Net_66
	\master:BSPIM:mosi_fin\
	\master:BSPIM:mosi_cpha_0\
	\master:BSPIM:mosi_cpha_1\
	\master:BSPIM:pre_mosi\
	\master:BSPIM:dpcounter_zero\
	\master:BSPIM:control_7\
	\master:BSPIM:control_6\
	\master:BSPIM:control_5\
	\master:BSPIM:control_4\
	\master:BSPIM:control_3\
	\master:BSPIM:control_2\
	\master:BSPIM:control_1\
	\master:BSPIM:control_0\
	\master:Net_253\
	Net_148


Deleted 117 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SDA_1_net_0
Aliasing tmpOE__SCL_1_net_0 to tmpOE__SDA_1_net_0
Aliasing \psoc:bI2C_UDB:status_6\ to zero
Aliasing \psoc:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \psoc:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \psoc:bI2C_UDB:bus_busy\ to zero
Aliasing \psoc:bI2C_UDB:lost_arb\ to zero
Aliasing \psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \psoc:sda_x_wire\
Aliasing \psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_1_net_0
Aliasing \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_1_net_0
Aliasing \psoc:scl_x_wire\ to \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \psoc:Net_969\ to tmpOE__SDA_1_net_0
Aliasing \psoc:Net_968\ to tmpOE__SDA_1_net_0
Aliasing Net_17 to zero
Aliasing \UART_Wind:BUART:tx_hd_send_break\ to zero
Aliasing \UART_Wind:BUART:HalfDuplexSend\ to zero
Aliasing \UART_Wind:BUART:FinalParityType_1\ to zero
Aliasing \UART_Wind:BUART:FinalParityType_0\ to zero
Aliasing \UART_Wind:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_Wind:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_Wind:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_Wind:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_Wind:BUART:tx_status_6\ to zero
Aliasing \UART_Wind:BUART:tx_status_5\ to zero
Aliasing \UART_Wind:BUART:tx_status_4\ to zero
Aliasing \UART_Wind:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_1_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to tmpOE__SDA_1_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to tmpOE__SDA_1_net_0
Aliasing \UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_Wind:BUART:rx_status_1\ to zero
Aliasing \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newb_2\ to tmpOE__SDA_1_net_0
Aliasing \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newb_1\ to tmpOE__SDA_1_net_0
Aliasing \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_1_net_0
Aliasing tmpOE__Wind_Rx_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__Wind_Tx_net_0 to tmpOE__SDA_1_net_0
Aliasing Net_30 to zero
Aliasing \UART_SBD:BUART:tx_hd_send_break\ to zero
Aliasing \UART_SBD:BUART:HalfDuplexSend\ to zero
Aliasing \UART_SBD:BUART:FinalParityType_1\ to zero
Aliasing \UART_SBD:BUART:FinalParityType_0\ to zero
Aliasing \UART_SBD:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_SBD:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_SBD:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_SBD:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_SBD:BUART:tx_status_6\ to zero
Aliasing \UART_SBD:BUART:tx_status_5\ to zero
Aliasing \UART_SBD:BUART:tx_status_4\ to zero
Aliasing \UART_SBD:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SDA_1_net_0
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODIN6_1\ to \UART_SBD:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODIN6_0\ to \UART_SBD:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ to zero
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ to tmpOE__SDA_1_net_0
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODIN7_1\ to \UART_SBD:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODIN7_0\ to \UART_SBD:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\ to tmpOE__SDA_1_net_0
Aliasing \UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\ to zero
Aliasing \UART_SBD:BUART:rx_status_1\ to zero
Aliasing \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newa_6\ to zero
Aliasing \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newa_5\ to zero
Aliasing \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newa_4\ to zero
Aliasing \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newb_6\ to zero
Aliasing \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newb_5\ to zero
Aliasing \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newb_4\ to zero
Aliasing \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newb_3\ to zero
Aliasing \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newb_2\ to tmpOE__SDA_1_net_0
Aliasing \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newb_1\ to tmpOE__SDA_1_net_0
Aliasing \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newb_0\ to zero
Aliasing \UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\ to tmpOE__SDA_1_net_0
Aliasing tmpOE__SBD_Rx_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__SBD_Tx_net_0 to tmpOE__SDA_1_net_0
Aliasing \master:BSPIM:pol_supprt\ to zero
Aliasing \master:BSPIM:tx_status_3\ to \master:BSPIM:load_rx_data\
Aliasing \master:BSPIM:tx_status_6\ to zero
Aliasing \master:BSPIM:tx_status_5\ to zero
Aliasing \master:BSPIM:rx_status_3\ to zero
Aliasing \master:BSPIM:rx_status_2\ to zero
Aliasing \master:BSPIM:rx_status_1\ to zero
Aliasing \master:BSPIM:rx_status_0\ to zero
Aliasing \master:Net_274\ to zero
Aliasing tmpOE__dataPin_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__selectPin_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__clockPin_net_0 to tmpOE__SDA_1_net_0
Aliasing tmpOE__Battery_in_net_0 to tmpOE__SDA_1_net_0
Aliasing \ADC:vp_ctl_0\ to zero
Aliasing \ADC:vp_ctl_2\ to zero
Aliasing \ADC:vn_ctl_1\ to zero
Aliasing \ADC:vn_ctl_3\ to zero
Aliasing \ADC:vp_ctl_1\ to zero
Aliasing \ADC:vp_ctl_3\ to zero
Aliasing \ADC:vn_ctl_0\ to zero
Aliasing \ADC:vn_ctl_2\ to zero
Aliasing \ADC:soc\ to zero
Aliasing \Timer:Net_260\ to zero
Aliasing Net_109 to zero
Aliasing \Timer:Net_102\ to tmpOE__SDA_1_net_0
Aliasing \psoc:bI2C_UDB:scl_in_reg\\D\ to \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \psoc:bI2C_UDB:sda_in_last_reg\\D\ to \psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \UART_Wind:BUART:rx_break_status\\D\ to zero
Aliasing \UART_SBD:BUART:rx_break_status\\D\ to zero
Aliasing \master:BSPIM:so_send_reg\\D\ to zero
Aliasing \master:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \master:BSPIM:dpcounter_one_reg\\D\ to \master:BSPIM:load_rx_data\
Removing Lhs of wire one[6] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__SCL_1_net_0[9] = tmpOE__SDA_1_net_0[1]
Removing Rhs of wire \psoc:sda_x_wire\[14] = \psoc:Net_643_4\[15]
Removing Rhs of wire \psoc:sda_x_wire\[14] = \psoc:bI2C_UDB:m_sda_out_reg\[227]
Removing Rhs of wire \psoc:Net_697\[17] = \psoc:Net_643_5\[18]
Removing Rhs of wire \psoc:Net_697\[17] = \psoc:bI2C_UDB:sts_irq\[41]
Removing Lhs of wire \psoc:udb_clk\[22] = \psoc:Net_970\[20]
Removing Lhs of wire \psoc:bI2C_UDB:status_6\[34] = zero[2]
Removing Rhs of wire \psoc:bI2C_UDB:status_5\[35] = \psoc:bI2C_UDB:stop_detect\[123]
Removing Rhs of wire \psoc:bI2C_UDB:status_3\[37] = \psoc:bI2C_UDB:m_address_reg\[129]
Removing Rhs of wire \psoc:bI2C_UDB:status_2\[38] = \psoc:bI2C_UDB:master_mode_reg\[130]
Removing Rhs of wire \psoc:bI2C_UDB:status_1\[39] = \psoc:bI2C_UDB:m_lrb_reg\[131]
Removing Rhs of wire \psoc:bI2C_UDB:status_0\[40] = \psoc:bI2C_UDB:m_byte_complete_reg\[132]
Removing Lhs of wire \psoc:bI2C_UDB:cs_addr_shifter_2\[43] = zero[2]
Removing Rhs of wire \psoc:bI2C_UDB:cs_addr_shifter_1\[44] = \psoc:bI2C_UDB:m_load_dummy\[152]
Removing Rhs of wire \psoc:bI2C_UDB:cs_addr_shifter_0\[45] = \psoc:bI2C_UDB:m_shift_en\[165]
Removing Lhs of wire \psoc:bI2C_UDB:cs_addr_clkgen_2\[80] = zero[2]
Removing Rhs of wire \psoc:bI2C_UDB:cs_addr_clkgen_0\[82] = \psoc:bI2C_UDB:clkgen_en\[164]
Removing Lhs of wire \psoc:bI2C_UDB:ctrl_start_gen\[115] = \psoc:bI2C_UDB:control_7\[25]
Removing Lhs of wire \psoc:bI2C_UDB:ctrl_stop_gen\[116] = \psoc:bI2C_UDB:control_6\[26]
Removing Lhs of wire \psoc:bI2C_UDB:ctrl_restart_gen\[117] = \psoc:bI2C_UDB:control_5\[27]
Removing Lhs of wire \psoc:bI2C_UDB:ctrl_nack\[118] = \psoc:bI2C_UDB:control_4\[28]
Removing Lhs of wire \psoc:bI2C_UDB:ctrl_transmit\[120] = \psoc:bI2C_UDB:control_2\[30]
Removing Lhs of wire \psoc:bI2C_UDB:ctrl_master_en\[121] = \psoc:bI2C_UDB:control_1\[31]
Removing Lhs of wire \psoc:bI2C_UDB:ctrl_slave_en\[122] = \psoc:bI2C_UDB:control_0\[32]
Removing Rhs of wire \psoc:Net_1109_0\[134] = \psoc:scl_yfb\[238]
Removing Rhs of wire \psoc:Net_1109_1\[137] = \psoc:sda_yfb\[239]
Removing Rhs of wire \psoc:bI2C_UDB:m_reset\[145] = \psoc:bI2C_UDB:master_rst_reg\[229]
Removing Lhs of wire \psoc:bI2C_UDB:bus_busy\[147] = zero[2]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[155] = \psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[186]
Removing Lhs of wire \psoc:bI2C_UDB:lost_arb\[157] = zero[2]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[162] = \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[215]
Removing Rhs of wire \psoc:Net_643_3\[163] = \psoc:bI2C_UDB:m_scl_out_reg\[226]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[166] = \psoc:sda_x_wire\[14]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[167] = \psoc:bI2C_UDB:sda_in_reg\[46]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[168] = \psoc:sda_x_wire\[14]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[169] = \psoc:bI2C_UDB:sda_in_reg\[46]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[170] = \psoc:sda_x_wire\[14]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[171] = \psoc:bI2C_UDB:sda_in_reg\[46]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[173] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[174] = \psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[172]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[175] = \psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[172]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[196] = \psoc:Net_643_3\[163]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[197] = \psoc:Net_1109_0\[134]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[198] = \psoc:Net_643_3\[163]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[199] = \psoc:Net_1109_0\[134]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[200] = \psoc:Net_643_3\[163]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[201] = \psoc:Net_1109_0\[134]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[203] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[204] = \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[202]
Removing Lhs of wire \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[205] = \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[202]
Removing Rhs of wire \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[215] = \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[206]
Removing Lhs of wire \psoc:scl_x_wire\[230] = \psoc:Net_643_3\[163]
Removing Lhs of wire \psoc:Net_969\[231] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \psoc:Net_968\[232] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \psoc:tmpOE__Bufoe_scl_net_0\[241] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \psoc:tmpOE__Bufoe_sda_net_0\[243] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_Wind:Net_61\[251] = \UART_Wind:Net_9\[250]
Removing Lhs of wire Net_17[255] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:tx_hd_send_break\[256] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:HalfDuplexSend\[257] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:FinalParityType_1\[258] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:FinalParityType_0\[259] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:FinalAddrMode_2\[260] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:FinalAddrMode_1\[261] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:FinalAddrMode_0\[262] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:tx_ctrl_mark\[263] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:reset_reg_dp\[264] = \UART_Wind:BUART:reset_reg\[254]
Removing Rhs of wire Net_20[271] = \UART_Wind:BUART:rx_interrupt_out\[272]
Removing Lhs of wire \UART_Wind:BUART:tx_status_6\[325] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:tx_status_5\[326] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:tx_status_4\[327] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:tx_status_1\[329] = \UART_Wind:BUART:tx_fifo_empty\[290]
Removing Lhs of wire \UART_Wind:BUART:tx_status_3\[331] = \UART_Wind:BUART:tx_fifo_notfull\[289]
Removing Lhs of wire \UART_Wind:BUART:rx_count7_bit8_wire\[390] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_3_1[398] = \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[409]
Removing Rhs of wire add_vv_vv_MODGEN_3_0[400] = \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[410]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[401] = \UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[426]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[402] = \UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[440]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[403] = MODIN1_1[404]
Removing Rhs of wire MODIN1_1[404] = \UART_Wind:BUART:pollcount_1\[396]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[405] = MODIN1_0[406]
Removing Rhs of wire MODIN1_0[406] = \UART_Wind:BUART:pollcount_0\[399]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[412] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[413] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[414] = MODIN1_1[404]
Removing Lhs of wire MODIN2_1[415] = MODIN1_1[404]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[416] = MODIN1_0[406]
Removing Lhs of wire MODIN2_0[417] = MODIN1_0[406]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[418] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[419] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[420] = MODIN1_1[404]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[421] = MODIN1_0[406]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[422] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[423] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[428] = MODIN1_1[404]
Removing Lhs of wire MODIN3_1[429] = MODIN1_1[404]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[430] = MODIN1_0[406]
Removing Lhs of wire MODIN3_0[431] = MODIN1_0[406]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[432] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[433] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[434] = MODIN1_1[404]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[435] = MODIN1_0[406]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[436] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[437] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:rx_status_1\[444] = zero[2]
Removing Rhs of wire \UART_Wind:BUART:rx_status_2\[445] = \UART_Wind:BUART:rx_parity_error_status\[446]
Removing Rhs of wire \UART_Wind:BUART:rx_status_3\[447] = \UART_Wind:BUART:rx_stop_bit_error\[448]
Removing Lhs of wire cmp_vv_vv_MODGEN_6[458] = \UART_Wind:BUART:sRX:MODULE_6:g2:a0:lta_0\[507]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[462] = \UART_Wind:BUART:sRX:MODULE_7:g1:a0:xneq\[529]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newa_6\[463] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newa_5\[464] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newa_4\[465] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newa_3\[466] = MODIN4_6[467]
Removing Rhs of wire MODIN4_6[467] = \UART_Wind:BUART:rx_count_6\[385]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newa_2\[468] = MODIN4_5[469]
Removing Rhs of wire MODIN4_5[469] = \UART_Wind:BUART:rx_count_5\[386]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newa_1\[470] = MODIN4_4[471]
Removing Rhs of wire MODIN4_4[471] = \UART_Wind:BUART:rx_count_4\[387]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newa_0\[472] = MODIN4_3[473]
Removing Rhs of wire MODIN4_3[473] = \UART_Wind:BUART:rx_count_3\[388]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newb_6\[474] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newb_5\[475] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newb_4\[476] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newb_3\[477] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newb_2\[478] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newb_1\[479] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:newb_0\[480] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:dataa_6\[481] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:dataa_5\[482] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:dataa_4\[483] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:dataa_3\[484] = MODIN4_6[467]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:dataa_2\[485] = MODIN4_5[469]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:dataa_1\[486] = MODIN4_4[471]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:dataa_0\[487] = MODIN4_3[473]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:datab_6\[488] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:datab_5\[489] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:datab_4\[490] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:datab_3\[491] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:datab_2\[492] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:datab_1\[493] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_6:g2:a0:datab_0\[494] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_7:g1:a0:newa_0\[509] = \UART_Wind:BUART:rx_postpoll\[344]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_7:g1:a0:newb_0\[510] = \UART_Wind:BUART:rx_parity_bit\[461]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_7:g1:a0:dataa_0\[511] = \UART_Wind:BUART:rx_postpoll\[344]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_7:g1:a0:datab_0\[512] = \UART_Wind:BUART:rx_parity_bit\[461]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[513] = \UART_Wind:BUART:rx_postpoll\[344]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[514] = \UART_Wind:BUART:rx_parity_bit\[461]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[516] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[517] = \UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[515]
Removing Lhs of wire \UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[518] = \UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[515]
Removing Lhs of wire tmpOE__Wind_Rx_net_0[540] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__Wind_Tx_net_0[545] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_SBD:Net_61\[553] = \UART_SBD:Net_9\[552]
Removing Lhs of wire Net_30[557] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:tx_hd_send_break\[558] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:HalfDuplexSend\[559] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:FinalParityType_1\[560] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:FinalParityType_0\[561] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:FinalAddrMode_2\[562] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:FinalAddrMode_1\[563] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:FinalAddrMode_0\[564] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:tx_ctrl_mark\[565] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:reset_reg_dp\[566] = \UART_SBD:BUART:reset_reg\[556]
Removing Rhs of wire Net_33[573] = \UART_SBD:BUART:rx_interrupt_out\[574]
Removing Lhs of wire \UART_SBD:BUART:tx_status_6\[627] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:tx_status_5\[628] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:tx_status_4\[629] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:tx_status_1\[631] = \UART_SBD:BUART:tx_fifo_empty\[592]
Removing Lhs of wire \UART_SBD:BUART:tx_status_3\[633] = \UART_SBD:BUART:tx_fifo_notfull\[591]
Removing Lhs of wire \UART_SBD:BUART:rx_count7_bit8_wire\[692] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_1\[700] = \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\[711]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:add_vv_vv_MODGEN_8_0\[702] = \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\[712]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\[703] = \UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\[728]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_10\[704] = \UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\[742]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_1\[705] = \UART_SBD:BUART:sRX:s23Poll:MODIN5_1\[706]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODIN5_1\[706] = \UART_SBD:BUART:pollcount_1\[698]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:a_0\[707] = \UART_SBD:BUART:sRX:s23Poll:MODIN5_0\[708]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODIN5_0\[708] = \UART_SBD:BUART:pollcount_0\[701]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[714] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[715] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\[716] = \UART_SBD:BUART:pollcount_1\[698]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODIN6_1\[717] = \UART_SBD:BUART:pollcount_1\[698]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\[718] = \UART_SBD:BUART:pollcount_0\[701]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODIN6_0\[719] = \UART_SBD:BUART:pollcount_0\[701]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\[720] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\[721] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\[722] = \UART_SBD:BUART:pollcount_1\[698]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\[723] = \UART_SBD:BUART:pollcount_0\[701]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\[724] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\[725] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_1\[730] = \UART_SBD:BUART:pollcount_1\[698]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODIN7_1\[731] = \UART_SBD:BUART:pollcount_1\[698]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:newa_0\[732] = \UART_SBD:BUART:pollcount_0\[701]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODIN7_0\[733] = \UART_SBD:BUART:pollcount_0\[701]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_1\[734] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:newb_0\[735] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_1\[736] = \UART_SBD:BUART:pollcount_1\[698]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:dataa_0\[737] = \UART_SBD:BUART:pollcount_0\[701]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_1\[738] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:datab_0\[739] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:rx_status_1\[746] = zero[2]
Removing Rhs of wire \UART_SBD:BUART:rx_status_2\[747] = \UART_SBD:BUART:rx_parity_error_status\[748]
Removing Rhs of wire \UART_SBD:BUART:rx_status_3\[749] = \UART_SBD:BUART:rx_stop_bit_error\[750]
Removing Lhs of wire \UART_SBD:BUART:sRX:cmp_vv_vv_MODGEN_11\[760] = \UART_SBD:BUART:sRX:MODULE_11:g2:a0:lta_0\[809]
Removing Lhs of wire \UART_SBD:BUART:sRX:cmp_vv_vv_MODGEN_12\[764] = \UART_SBD:BUART:sRX:MODULE_12:g1:a0:xneq\[831]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newa_6\[765] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newa_5\[766] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newa_4\[767] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newa_3\[768] = \UART_SBD:BUART:sRX:MODIN8_6\[769]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODIN8_6\[769] = \UART_SBD:BUART:rx_count_6\[687]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newa_2\[770] = \UART_SBD:BUART:sRX:MODIN8_5\[771]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODIN8_5\[771] = \UART_SBD:BUART:rx_count_5\[688]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newa_1\[772] = \UART_SBD:BUART:sRX:MODIN8_4\[773]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODIN8_4\[773] = \UART_SBD:BUART:rx_count_4\[689]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newa_0\[774] = \UART_SBD:BUART:sRX:MODIN8_3\[775]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODIN8_3\[775] = \UART_SBD:BUART:rx_count_3\[690]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newb_6\[776] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newb_5\[777] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newb_4\[778] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newb_3\[779] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newb_2\[780] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newb_1\[781] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:newb_0\[782] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:dataa_6\[783] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:dataa_5\[784] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:dataa_4\[785] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:dataa_3\[786] = \UART_SBD:BUART:rx_count_6\[687]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:dataa_2\[787] = \UART_SBD:BUART:rx_count_5\[688]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:dataa_1\[788] = \UART_SBD:BUART:rx_count_4\[689]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:dataa_0\[789] = \UART_SBD:BUART:rx_count_3\[690]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:datab_6\[790] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:datab_5\[791] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:datab_4\[792] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:datab_3\[793] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:datab_2\[794] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:datab_1\[795] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_11:g2:a0:datab_0\[796] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_12:g1:a0:newa_0\[811] = \UART_SBD:BUART:rx_postpoll\[646]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_12:g1:a0:newb_0\[812] = \UART_SBD:BUART:rx_parity_bit\[763]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_12:g1:a0:dataa_0\[813] = \UART_SBD:BUART:rx_postpoll\[646]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_12:g1:a0:datab_0\[814] = \UART_SBD:BUART:rx_parity_bit\[763]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:a_0\[815] = \UART_SBD:BUART:rx_postpoll\[646]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:b_0\[816] = \UART_SBD:BUART:rx_parity_bit\[763]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_0\[818] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:eq_0\[819] = \UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[817]
Removing Lhs of wire \UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:eqi_0\[820] = \UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\[817]
Removing Lhs of wire tmpOE__SBD_Rx_net_0[842] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__SBD_Tx_net_0[847] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \master:Net_276\[853] = Net_70[854]
Removing Rhs of wire \master:BSPIM:load_rx_data\[857] = \master:BSPIM:dpcounter_one\[858]
Removing Lhs of wire \master:BSPIM:pol_supprt\[859] = zero[2]
Removing Lhs of wire \master:BSPIM:miso_to_dp\[860] = \master:Net_244\[861]
Removing Lhs of wire \master:Net_244\[861] = Net_69[1003]
Removing Rhs of wire \master:BSPIM:mosi_from_dp\[872] = \master:BSPIM:mosi_from_dpL\[982]
Removing Rhs of wire \master:BSPIM:tx_status_1\[888] = \master:BSPIM:dpMOSI_fifo_empty\[889]
Removing Rhs of wire \master:BSPIM:tx_status_2\[890] = \master:BSPIM:dpMOSI_fifo_not_full\[891]
Removing Lhs of wire \master:BSPIM:tx_status_3\[892] = \master:BSPIM:load_rx_data\[857]
Removing Rhs of wire \master:BSPIM:rx_status_4\[894] = \master:BSPIM:dpMISO_fifo_full\[895]
Removing Rhs of wire \master:BSPIM:rx_status_5\[896] = \master:BSPIM:dpMISO_fifo_not_empty\[897]
Removing Lhs of wire \master:BSPIM:tx_status_6\[899] = zero[2]
Removing Lhs of wire \master:BSPIM:tx_status_5\[900] = zero[2]
Removing Lhs of wire \master:BSPIM:rx_status_3\[901] = zero[2]
Removing Lhs of wire \master:BSPIM:rx_status_2\[902] = zero[2]
Removing Lhs of wire \master:BSPIM:rx_status_1\[903] = zero[2]
Removing Lhs of wire \master:BSPIM:rx_status_0\[904] = zero[2]
Removing Lhs of wire \master:Net_273\[914] = zero[2]
Removing Lhs of wire \master:Net_274\[1004] = zero[2]
Removing Lhs of wire tmpOE__dataPin_net_0[1007] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__selectPin_net_0[1012] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__clockPin_net_0[1018] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire tmpOE__Battery_in_net_0[1024] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \ADC:vp_ctl_0\[1035] = zero[2]
Removing Lhs of wire \ADC:vp_ctl_2\[1036] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_1\[1037] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_3\[1038] = zero[2]
Removing Lhs of wire \ADC:vp_ctl_1\[1039] = zero[2]
Removing Lhs of wire \ADC:vp_ctl_3\[1040] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_0\[1041] = zero[2]
Removing Lhs of wire \ADC:vn_ctl_2\[1042] = zero[2]
Removing Lhs of wire \ADC:Net_188\[1045] = \ADC:Net_221\[1044]
Removing Lhs of wire \ADC:soc\[1050] = zero[2]
Removing Lhs of wire \Timer:Net_260\[1078] = zero[2]
Removing Lhs of wire \Timer:Net_266\[1079] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire Net_109[1080] = zero[2]
Removing Rhs of wire Net_110[1084] = \Timer:Net_57\[1083]
Removing Lhs of wire \Timer:Net_102\[1086] = tmpOE__SDA_1_net_0[1]
Removing Lhs of wire \psoc:bI2C_UDB:sda_in_reg\\D\[1089] = \psoc:Net_1109_1\[137]
Removing Lhs of wire \psoc:bI2C_UDB:scl_in_reg\\D\[1099] = \psoc:Net_1109_0\[134]
Removing Lhs of wire \psoc:bI2C_UDB:scl_in_last_reg\\D\[1100] = \psoc:bI2C_UDB:scl_in_reg\[133]
Removing Lhs of wire \psoc:bI2C_UDB:scl_in_last2_reg\\D\[1101] = \psoc:bI2C_UDB:scl_in_last_reg\[135]
Removing Lhs of wire \psoc:bI2C_UDB:sda_in_last_reg\\D\[1102] = \psoc:bI2C_UDB:sda_in_reg\[46]
Removing Lhs of wire \psoc:bI2C_UDB:sda_in_last2_reg\\D\[1103] = \psoc:bI2C_UDB:sda_in_last_reg\[138]
Removing Lhs of wire \psoc:bI2C_UDB:clk_eq_reg\\D\[1110] = \psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[215]
Removing Lhs of wire \UART_Wind:BUART:reset_reg\\D\[1115] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:tx_bitclk\\D\[1120] = \UART_Wind:BUART:tx_bitclk_enable_pre\[276]
Removing Lhs of wire \UART_Wind:BUART:rx_bitclk\\D\[1130] = \UART_Wind:BUART:rx_bitclk_pre\[379]
Removing Lhs of wire \UART_Wind:BUART:rx_parity_error_pre\\D\[1139] = \UART_Wind:BUART:rx_parity_error_pre\[456]
Removing Lhs of wire \UART_Wind:BUART:rx_break_status\\D\[1140] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:reset_reg\\D\[1144] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:tx_bitclk\\D\[1149] = \UART_SBD:BUART:tx_bitclk_enable_pre\[578]
Removing Lhs of wire \UART_SBD:BUART:rx_bitclk\\D\[1159] = \UART_SBD:BUART:rx_bitclk_pre\[681]
Removing Lhs of wire \UART_SBD:BUART:rx_parity_error_pre\\D\[1168] = \UART_SBD:BUART:rx_parity_error_pre\[758]
Removing Lhs of wire \UART_SBD:BUART:rx_break_status\\D\[1169] = zero[2]
Removing Lhs of wire \master:BSPIM:so_send_reg\\D\[1173] = zero[2]
Removing Lhs of wire \master:BSPIM:mosi_pre_reg\\D\[1179] = zero[2]
Removing Lhs of wire \master:BSPIM:dpcounter_one_reg\\D\[1181] = \master:BSPIM:load_rx_data\[857]
Removing Lhs of wire \master:BSPIM:mosi_from_dp_reg\\D\[1182] = \master:BSPIM:mosi_from_dp\[872]

------------------------------------------------------
Aliased 0 equations, 308 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SDA_1_net_0' (cost = 0):
tmpOE__SDA_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\psoc:bI2C_UDB:sda_went_high\' (cost = 1):
\psoc:bI2C_UDB:sda_went_high\ <= ((not \psoc:bI2C_UDB:sda_in_last2_reg\ and \psoc:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \psoc:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\psoc:bI2C_UDB:cs_addr_shifter_1\ <= ((not \psoc:bI2C_UDB:tx_reg_empty\ and \psoc:bI2C_UDB:m_state_0\ and \psoc:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \psoc:bI2C_UDB:tx_reg_empty\ and \psoc:bI2C_UDB:m_state_1\ and \psoc:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \psoc:bI2C_UDB:tx_reg_empty\ and \psoc:bI2C_UDB:m_state_2\ and \psoc:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \psoc:bI2C_UDB:tx_reg_empty\ and \psoc:bI2C_UDB:m_state_3\ and \psoc:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \psoc:bI2C_UDB:tx_reg_empty\ and \psoc:bI2C_UDB:m_state_4\ and \psoc:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\psoc:bI2C_UDB:txdata\' (cost = 54):
\psoc:bI2C_UDB:txdata\ <= ((not \psoc:bI2C_UDB:m_state_4\ and \psoc:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\psoc:bI2C_UDB:rxdata\' (cost = 2):
\psoc:bI2C_UDB:rxdata\ <= ((not \psoc:bI2C_UDB:m_state_3\ and \psoc:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\psoc:bI2C_UDB:sda_went_low\' (cost = 1):
\psoc:bI2C_UDB:sda_went_low\ <= ((not \psoc:bI2C_UDB:sda_in_last_reg\ and \psoc:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\psoc:bI2C_UDB:scl_went_low\' (cost = 4):
\psoc:bI2C_UDB:scl_went_low\ <= ((not \psoc:bI2C_UDB:scl_in_reg\ and \psoc:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\psoc:bI2C_UDB:start_detect\' (cost = 2):
\psoc:bI2C_UDB:start_detect\ <= ((not \psoc:bI2C_UDB:sda_in_last_reg\ and \psoc:bI2C_UDB:scl_in_reg\ and \psoc:bI2C_UDB:scl_in_last_reg\ and \psoc:bI2C_UDB:scl_in_last2_reg\ and \psoc:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\psoc:bI2C_UDB:stalled\' (cost = 16):
\psoc:bI2C_UDB:stalled\ <= ((not \psoc:bI2C_UDB:m_state_4\ and not \psoc:bI2C_UDB:m_state_3\ and \psoc:bI2C_UDB:m_state_2\ and \psoc:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \psoc:sda_x_wire\ and not \psoc:bI2C_UDB:sda_in_reg\)
	OR (\psoc:sda_x_wire\ and \psoc:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \psoc:sda_x_wire\ and not \psoc:bI2C_UDB:sda_in_reg\)
	OR (\psoc:sda_x_wire\ and \psoc:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \psoc:Net_1109_0\ and not \psoc:Net_643_3\)
	OR (\psoc:Net_1109_0\ and \psoc:Net_643_3\));

Note:  Expanding virtual equation for '\UART_Wind:BUART:counter_load\' (cost = 3):
\UART_Wind:BUART:counter_load\ <= ((not \UART_Wind:BUART:tx_state_1\ and not \UART_Wind:BUART:tx_state_0\ and \UART_Wind:BUART:tx_bitclk\)
	OR (not \UART_Wind:BUART:tx_state_1\ and not \UART_Wind:BUART:tx_state_0\ and not \UART_Wind:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_Wind:BUART:tx_counter_tc\' (cost = 0):
\UART_Wind:BUART:tx_counter_tc\ <= (not \UART_Wind:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_Wind:BUART:rx_addressmatch\' (cost = 0):
\UART_Wind:BUART:rx_addressmatch\ <= (\UART_Wind:BUART:rx_addressmatch2\
	OR \UART_Wind:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Wind:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Wind:BUART:rx_bitclk_pre\ <= ((not \UART_Wind:BUART:rx_count_2\ and not \UART_Wind:BUART:rx_count_1\ and not \UART_Wind:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Wind:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Wind:BUART:rx_bitclk_pre16x\ <= ((not \UART_Wind:BUART:rx_count_2\ and \UART_Wind:BUART:rx_count_1\ and \UART_Wind:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Wind:BUART:rx_poll_bit1\' (cost = 1):
\UART_Wind:BUART:rx_poll_bit1\ <= ((not \UART_Wind:BUART:rx_count_2\ and not \UART_Wind:BUART:rx_count_1\ and \UART_Wind:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Wind:BUART:rx_poll_bit2\' (cost = 1):
\UART_Wind:BUART:rx_poll_bit2\ <= ((not \UART_Wind:BUART:rx_count_2\ and not \UART_Wind:BUART:rx_count_1\ and not \UART_Wind:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Wind:BUART:pollingrange\' (cost = 4):
\UART_Wind:BUART:pollingrange\ <= ((not \UART_Wind:BUART:rx_count_2\ and not \UART_Wind:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Wind:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_0' (cost = 0):
add_vv_vv_MODGEN_3_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_Wind:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_Wind:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_Wind:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_Wind:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_Wind:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_Wind:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_Wind:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_Wind:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_Wind:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_Wind:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_Wind:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_Wind:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_Wind:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_SBD:BUART:counter_load\' (cost = 3):
\UART_SBD:BUART:counter_load\ <= ((not \UART_SBD:BUART:tx_state_1\ and not \UART_SBD:BUART:tx_state_0\ and \UART_SBD:BUART:tx_bitclk\)
	OR (not \UART_SBD:BUART:tx_state_1\ and not \UART_SBD:BUART:tx_state_0\ and not \UART_SBD:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:tx_counter_tc\' (cost = 0):
\UART_SBD:BUART:tx_counter_tc\ <= (not \UART_SBD:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:rx_addressmatch\' (cost = 0):
\UART_SBD:BUART:rx_addressmatch\ <= (\UART_SBD:BUART:rx_addressmatch2\
	OR \UART_SBD:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:rx_bitclk_pre\' (cost = 1):
\UART_SBD:BUART:rx_bitclk_pre\ <= ((not \UART_SBD:BUART:rx_count_2\ and not \UART_SBD:BUART:rx_count_1\ and not \UART_SBD:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_SBD:BUART:rx_bitclk_pre16x\ <= ((not \UART_SBD:BUART:rx_count_2\ and \UART_SBD:BUART:rx_count_1\ and \UART_SBD:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:rx_poll_bit1\' (cost = 1):
\UART_SBD:BUART:rx_poll_bit1\ <= ((not \UART_SBD:BUART:rx_count_2\ and not \UART_SBD:BUART:rx_count_1\ and \UART_SBD:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:rx_poll_bit2\' (cost = 1):
\UART_SBD:BUART:rx_poll_bit2\ <= ((not \UART_SBD:BUART:rx_count_2\ and not \UART_SBD:BUART:rx_count_1\ and not \UART_SBD:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:pollingrange\' (cost = 4):
\UART_SBD:BUART:pollingrange\ <= ((not \UART_SBD:BUART:rx_count_2\ and not \UART_SBD:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_SBD:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\' (cost = 0):
\UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_0\ <= (not \UART_SBD:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\' (cost = 0):
\UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ <= (\UART_SBD:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\' (cost = 0):
\UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_1\ <= (not \UART_SBD:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\' (cost = 0):
\UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_11:g2:a0:lta_6\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_11:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_11:g2:a0:gta_6\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_11:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_11:g2:a0:lta_5\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_11:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_11:g2:a0:gta_5\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_11:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_11:g2:a0:lta_4\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_11:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_11:g2:a0:gta_4\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_11:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_11:g2:a0:lta_3\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_11:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_11:g2:a0:gta_3\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_11:g2:a0:gta_3\ <= (\UART_SBD:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_11:g2:a0:lta_2\' (cost = 1):
\UART_SBD:BUART:sRX:MODULE_11:g2:a0:lta_2\ <= ((not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_11:g2:a0:gta_2\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_11:g2:a0:gta_2\ <= (\UART_SBD:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_11:g2:a0:lta_1\' (cost = 2):
\UART_SBD:BUART:sRX:MODULE_11:g2:a0:lta_1\ <= ((not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_4\)
	OR (not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_11:g2:a0:gta_1\' (cost = 0):
\UART_SBD:BUART:sRX:MODULE_11:g2:a0:gta_1\ <= (\UART_SBD:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_11:g2:a0:lta_0\' (cost = 8):
\UART_SBD:BUART:sRX:MODULE_11:g2:a0:lta_0\ <= ((not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_4\)
	OR (not \UART_SBD:BUART:rx_count_6\ and not \UART_SBD:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\master:BSPIM:load_rx_data\' (cost = 1):
\master:BSPIM:load_rx_data\ <= ((not \master:BSPIM:count_4\ and not \master:BSPIM:count_3\ and not \master:BSPIM:count_2\ and not \master:BSPIM:count_1\ and \master:BSPIM:count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\psoc:bI2C_UDB:status_5\' (cost = 10):
\psoc:bI2C_UDB:status_5\ <= ((not \psoc:bI2C_UDB:sda_in_last2_reg\ and \psoc:bI2C_UDB:scl_in_reg\ and \psoc:bI2C_UDB:scl_in_last_reg\ and \psoc:bI2C_UDB:scl_in_last2_reg\ and \psoc:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \psoc:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\psoc:bI2C_UDB:cnt_reset\ <= ((not \psoc:bI2C_UDB:scl_in_reg\ and not \psoc:bI2C_UDB:clkgen_tc1_reg\ and \psoc:bI2C_UDB:m_state_1\ and \psoc:bI2C_UDB:m_state_0\ and \psoc:bI2C_UDB:scl_in_last_reg\ and \psoc:Net_643_3\)
	OR (not \psoc:bI2C_UDB:scl_in_reg\ and not \psoc:bI2C_UDB:clkgen_tc1_reg\ and \psoc:bI2C_UDB:m_state_2\ and \psoc:bI2C_UDB:scl_in_last_reg\ and \psoc:Net_643_3\)
	OR (not \psoc:bI2C_UDB:scl_in_reg\ and not \psoc:bI2C_UDB:clkgen_tc1_reg\ and \psoc:bI2C_UDB:m_state_3\ and \psoc:bI2C_UDB:scl_in_last_reg\ and \psoc:Net_643_3\)
	OR (not \psoc:bI2C_UDB:scl_in_reg\ and not \psoc:bI2C_UDB:clkgen_tc1_reg\ and \psoc:bI2C_UDB:m_state_4\ and \psoc:bI2C_UDB:scl_in_last_reg\ and \psoc:Net_643_3\));

Note:  Expanding virtual equation for '\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\psoc:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \psoc:bI2C_UDB:sda_in_reg\ and \psoc:sda_x_wire\)
	OR (not \psoc:sda_x_wire\ and \psoc:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_Wind:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_Wind:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_3_1' (cost = 2):
add_vv_vv_MODGEN_3_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\' (cost = 4):
\UART_SBD:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ <= ((not \UART_SBD:BUART:pollcount_1\ and not \UART_SBD:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\' (cost = 0):
\UART_SBD:BUART:sRX:s23Poll:MODULE_10:g2:a0:lta_0\ <= (not \UART_SBD:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\' (cost = 2):
\UART_SBD:BUART:sRX:s23Poll:MODULE_8:g2:a0:s_1\ <= ((not \UART_SBD:BUART:pollcount_0\ and \UART_SBD:BUART:pollcount_1\)
	OR (not \UART_SBD:BUART:pollcount_1\ and \UART_SBD:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\psoc:bI2C_UDB:contention\' (cost = 8):
\psoc:bI2C_UDB:contention\ <= ((not \psoc:bI2C_UDB:sda_in_reg\ and not \psoc:bI2C_UDB:m_state_2\ and not \psoc:bI2C_UDB:m_state_1\ and not \psoc:bI2C_UDB:m_state_0\ and \psoc:sda_x_wire\ and \psoc:bI2C_UDB:m_state_3\ and \psoc:bI2C_UDB:cnt_reset\)
	OR (not \psoc:sda_x_wire\ and not \psoc:bI2C_UDB:m_state_2\ and not \psoc:bI2C_UDB:m_state_1\ and not \psoc:bI2C_UDB:m_state_0\ and \psoc:bI2C_UDB:sda_in_reg\ and \psoc:bI2C_UDB:m_state_3\ and \psoc:bI2C_UDB:cnt_reset\)
	OR (not \psoc:bI2C_UDB:sda_in_reg\ and not \psoc:bI2C_UDB:m_state_2\ and not \psoc:bI2C_UDB:m_state_1\ and not \psoc:bI2C_UDB:m_state_0\ and \psoc:sda_x_wire\ and \psoc:bI2C_UDB:clkgen_tc\ and \psoc:bI2C_UDB:m_state_3\)
	OR (not \psoc:sda_x_wire\ and not \psoc:bI2C_UDB:m_state_2\ and not \psoc:bI2C_UDB:m_state_1\ and not \psoc:bI2C_UDB:m_state_0\ and \psoc:bI2C_UDB:sda_in_reg\ and \psoc:bI2C_UDB:clkgen_tc\ and \psoc:bI2C_UDB:m_state_3\)
	OR (not \psoc:bI2C_UDB:sda_in_reg\ and not \psoc:bI2C_UDB:m_state_4\ and \psoc:sda_x_wire\ and \psoc:bI2C_UDB:m_state_3\ and \psoc:bI2C_UDB:cnt_reset\)
	OR (not \psoc:sda_x_wire\ and not \psoc:bI2C_UDB:m_state_4\ and \psoc:bI2C_UDB:sda_in_reg\ and \psoc:bI2C_UDB:m_state_3\ and \psoc:bI2C_UDB:cnt_reset\)
	OR (not \psoc:bI2C_UDB:sda_in_reg\ and not \psoc:bI2C_UDB:m_state_4\ and \psoc:sda_x_wire\ and \psoc:bI2C_UDB:clkgen_tc\ and \psoc:bI2C_UDB:m_state_3\)
	OR (not \psoc:sda_x_wire\ and not \psoc:bI2C_UDB:m_state_4\ and \psoc:bI2C_UDB:sda_in_reg\ and \psoc:bI2C_UDB:clkgen_tc\ and \psoc:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\UART_Wind:BUART:rx_postpoll\' (cost = 72):
\UART_Wind:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_18 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_18 and not MODIN1_1 and not \UART_Wind:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_Wind:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_Wind:BUART:rx_parity_bit\)
	OR (Net_18 and MODIN1_0 and \UART_Wind:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Wind:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not Net_18 and not MODIN1_1 and not \UART_Wind:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_Wind:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_Wind:BUART:rx_parity_bit\)
	OR (Net_18 and MODIN1_0 and \UART_Wind:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:rx_postpoll\' (cost = 72):
\UART_SBD:BUART:rx_postpoll\ <= (\UART_SBD:BUART:pollcount_1\
	OR (Net_31 and \UART_SBD:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_SBD:BUART:pollcount_1\ and not Net_31 and not \UART_SBD:BUART:rx_parity_bit\)
	OR (not \UART_SBD:BUART:pollcount_1\ and not \UART_SBD:BUART:pollcount_0\ and not \UART_SBD:BUART:rx_parity_bit\)
	OR (\UART_SBD:BUART:pollcount_1\ and \UART_SBD:BUART:rx_parity_bit\)
	OR (Net_31 and \UART_SBD:BUART:pollcount_0\ and \UART_SBD:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_SBD:BUART:sRX:MODULE_12:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_SBD:BUART:pollcount_1\ and not Net_31 and not \UART_SBD:BUART:rx_parity_bit\)
	OR (not \UART_SBD:BUART:pollcount_1\ and not \UART_SBD:BUART:pollcount_0\ and not \UART_SBD:BUART:rx_parity_bit\)
	OR (\UART_SBD:BUART:pollcount_1\ and \UART_SBD:BUART:rx_parity_bit\)
	OR (Net_31 and \UART_SBD:BUART:pollcount_0\ and \UART_SBD:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 82 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_Wind:BUART:rx_status_0\ to zero
Aliasing \UART_Wind:BUART:rx_status_6\ to zero
Aliasing \UART_SBD:BUART:rx_status_0\ to zero
Aliasing \UART_SBD:BUART:rx_status_6\ to zero
Aliasing \psoc:bI2C_UDB:lost_arb2_reg\\D\ to zero
Aliasing \UART_Wind:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Wind:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Wind:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_SBD:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_SBD:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_SBD:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_Wind:BUART:rx_bitclk_enable\[343] = \UART_Wind:BUART:rx_bitclk\[391]
Removing Lhs of wire \UART_Wind:BUART:rx_status_0\[442] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:rx_status_6\[451] = zero[2]
Removing Rhs of wire \UART_SBD:BUART:rx_bitclk_enable\[645] = \UART_SBD:BUART:rx_bitclk\[693]
Removing Lhs of wire \UART_SBD:BUART:rx_status_0\[744] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:rx_status_6\[753] = zero[2]
Removing Lhs of wire \psoc:bI2C_UDB:lost_arb2_reg\\D\[1106] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:tx_ctrl_mark_last\\D\[1122] = \UART_Wind:BUART:tx_ctrl_mark_last\[334]
Removing Lhs of wire \UART_Wind:BUART:rx_markspace_status\\D\[1134] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:rx_parity_error_status\\D\[1135] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:rx_addr_match_status\\D\[1137] = zero[2]
Removing Lhs of wire \UART_Wind:BUART:rx_markspace_pre\\D\[1138] = \UART_Wind:BUART:rx_markspace_pre\[455]
Removing Lhs of wire \UART_Wind:BUART:rx_parity_bit\\D\[1143] = \UART_Wind:BUART:rx_parity_bit\[461]
Removing Lhs of wire \UART_SBD:BUART:tx_ctrl_mark_last\\D\[1151] = \UART_SBD:BUART:tx_ctrl_mark_last\[636]
Removing Lhs of wire \UART_SBD:BUART:rx_markspace_status\\D\[1163] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:rx_parity_error_status\\D\[1164] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:rx_addr_match_status\\D\[1166] = zero[2]
Removing Lhs of wire \UART_SBD:BUART:rx_markspace_pre\\D\[1167] = \UART_SBD:BUART:rx_markspace_pre\[757]
Removing Lhs of wire \UART_SBD:BUART:rx_parity_bit\\D\[1172] = \UART_SBD:BUART:rx_parity_bit\[763]

------------------------------------------------------
Aliased 0 equations, 19 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_Wind:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_Wind:BUART:rx_parity_bit\ and Net_18 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_Wind:BUART:rx_parity_bit\)
	OR (not Net_18 and not MODIN1_1 and \UART_Wind:BUART:rx_parity_bit\)
	OR (not \UART_Wind:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_SBD:BUART:sRX:MODULE_12:g1:a0:xneq\ <= ((not \UART_SBD:BUART:rx_parity_bit\ and Net_31 and \UART_SBD:BUART:pollcount_0\)
	OR (not \UART_SBD:BUART:pollcount_1\ and not \UART_SBD:BUART:pollcount_0\ and \UART_SBD:BUART:rx_parity_bit\)
	OR (not \UART_SBD:BUART:pollcount_1\ and not Net_31 and \UART_SBD:BUART:rx_parity_bit\)
	OR (not \UART_SBD:BUART:rx_parity_bit\ and \UART_SBD:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\TransmitReadings_freeSoC.cydsn\TransmitReadings_freeSoC.cyprj -dcpsoc3 TransmitReadings_freeSoC.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 9s.494ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3023, Family: PSoC3, Started at: Friday, 22 August 2014 15:59:53
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ryan\Documents\summer2014\WindSensor\TransmitReadings_freeSoC.cydsn\TransmitReadings_freeSoC.cyprj -d CY8C5868LTI-LP039 TransmitReadings_freeSoC.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.106ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_SBD:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_SBD:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_SBD:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_SBD:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_SBD:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Wind:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_Wind:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Wind:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Wind:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Wind:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \master:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \master:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \psoc:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=2, Signal=\ADC:Net_221\
    Digital Clock 0: Automatic-assigning  clock 'psoc_IntClock'. Fanout=1, Signal=\psoc:Net_970\
    Digital Clock 1: Automatic-assigning  clock 'clock'. Fanout=1, Signal=Net_70
    Digital Clock 2: Automatic-assigning  clock 'UART_SBD_IntClock'. Fanout=1, Signal=\UART_SBD:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'UART_Wind_IntClock'. Fanout=1, Signal=\UART_Wind:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_116
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_15:macrocell'
    Removed unused cell/equation 'Net_40:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\master:BSPIM:dpcounter_one_reg\:macrocell'
    Removed unused cell/equation '\master:BSPIM:mosi_from_dp_reg\:macrocell'
    Removed unused cell/equation '\master:BSPIM:mosi_pre_reg\:macrocell'
    Removed unused cell/equation '\master:BSPIM:so_send_reg\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:contention1_reg\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:slave_rst_reg\:macrocell'
    Removed unused cell/equation 'Net_15D:macrocell'
    Removed unused cell/equation 'Net_40D:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:contention1_reg\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:slave_rst_reg\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_SBD:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_SBD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_SBD_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_Wind:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Wind_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Wind_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \master:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock, EnableOut: Constant 1
    UDB Clk/Enable \psoc:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: psoc_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: psoc_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_67D:macrocell'
    Removed unused cell/equation 'Net_68D:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_SBD:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_Wind:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:cnt_enable\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:ld_ident\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:load_cond\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:mosi_reg\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:state_0\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:state_1\\D\:macrocell'
    Removed unused cell/equation '\master:BSPIM:state_2\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:bus_busy_reg\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:clkgen_tc1_reg\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:clkgen_tc2_reg\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:lost_arb2_reg\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:lost_arb_reg\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:m_address_reg\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:m_byte_complete_reg\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:m_lrb_reg\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:m_scl_out_reg\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:m_sda_out_reg\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:m_state_0\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:m_state_1\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:m_state_2\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:m_state_3\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:m_state_4\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:master_mode_reg\\D\:macrocell'
    Removed unused cell/equation '\psoc:bI2C_UDB:master_rst_reg\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Wind:BUART:tx_parity_bit\, Duplicate of \UART_Wind:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Wind:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Wind:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Wind:BUART:tx_mark\, Duplicate of \UART_Wind:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Wind:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Wind:BUART:tx_mark\ (fanout=0)

    Removing \UART_Wind:BUART:tx_ctrl_mark_last\, Duplicate of \UART_Wind:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Wind:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Wind:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_Wind:BUART:rx_state_1\, Duplicate of \UART_Wind:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Wind:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Wind:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Wind:BUART:rx_parity_error_pre\, Duplicate of \UART_Wind:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Wind:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Wind:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Wind:BUART:rx_parity_bit\, Duplicate of \UART_Wind:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Wind:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Wind:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Wind:BUART:rx_markspace_pre\, Duplicate of \UART_Wind:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_Wind:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Wind:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_SBD:BUART:tx_parity_bit\, Duplicate of \UART_SBD:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SBD:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_SBD:BUART:tx_mark\, Duplicate of \UART_SBD:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SBD:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:tx_mark\ (fanout=0)

    Removing \UART_SBD:BUART:tx_ctrl_mark_last\, Duplicate of \UART_SBD:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SBD:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_SBD:BUART:rx_state_1\, Duplicate of \UART_SBD:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SBD:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:rx_state_1\ (fanout=8)

    Removing \UART_SBD:BUART:rx_parity_error_pre\, Duplicate of \UART_SBD:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SBD:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_SBD:BUART:rx_parity_bit\, Duplicate of \UART_SBD:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SBD:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_SBD:BUART:rx_markspace_pre\, Duplicate of \UART_SBD:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_SBD:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Battery_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Battery_in(0)__PA ,
            analog_term => Net_95 ,
            pad => Battery_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SBD_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SBD_Rx(0)__PA ,
            fb => Net_31 ,
            pad => SBD_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SBD_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SBD_Tx(0)__PA ,
            input => Net_26 ,
            pad => SBD_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \psoc:Net_1109_0\ ,
            input => \psoc:Net_643_3\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \psoc:Net_1109_1\ ,
            input => \psoc:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Wind_Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Wind_Rx(0)__PA ,
            fb => Net_18 ,
            pad => Wind_Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Wind_Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Wind_Tx(0)__PA ,
            input => Net_13 ,
            pad => Wind_Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = clockPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => clockPin(0)__PA ,
            input => Net_67 ,
            pad => clockPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = dataPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dataPin(0)__PA ,
            fb => Net_69 ,
            pad => dataPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = selectPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => selectPin(0)__PA ,
            input => Net_68 ,
            pad => selectPin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Wind:BUART:rx_count_2\ * !\UART_Wind:BUART:rx_count_1\ * 
              !Net_18 * MODIN1_0
            + !\UART_Wind:BUART:rx_count_2\ * !\UART_Wind:BUART:rx_count_1\ * 
              Net_18 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Wind:BUART:rx_count_2\ * !\UART_Wind:BUART:rx_count_1\ * 
              !Net_18 * MODIN1_1
            + !\UART_Wind:BUART:rx_count_2\ * !\UART_Wind:BUART:rx_count_1\ * 
              Net_18 * !MODIN1_1 * MODIN1_0
            + !\UART_Wind:BUART:rx_count_2\ * !\UART_Wind:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=Net_13, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Wind:BUART:txn\
        );
        Output = Net_13 (fanout=1)

    MacroCell: Name=Net_26, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:txn\
        );
        Output = Net_26 (fanout=1)

    MacroCell: Name=Net_67, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + \master:BSPIM:state_1\ * \master:BSPIM:state_0\ * Net_67
        );
        Output = Net_67 (fanout=2)

    MacroCell: Name=Net_68, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * !Net_68
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !Net_68
            + \master:BSPIM:state_1\ * \master:BSPIM:state_0\ * !Net_68
        );
        Output = Net_68 (fanout=2)

    MacroCell: Name=\UART_SBD:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              !Net_31 * \UART_SBD:BUART:pollcount_0\
            + !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              Net_31 * !\UART_SBD:BUART:pollcount_0\
        );
        Output = \UART_SBD:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_SBD:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              !\UART_SBD:BUART:pollcount_1\ * Net_31 * 
              \UART_SBD:BUART:pollcount_0\
            + !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              \UART_SBD:BUART:pollcount_1\ * !Net_31
            + !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              \UART_SBD:BUART:pollcount_1\ * !\UART_SBD:BUART:pollcount_0\
        );
        Output = \UART_SBD:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_SBD:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_SBD:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              !\UART_SBD:BUART:rx_count_0\
        );
        Output = \UART_SBD:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_SBD:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_31
        );
        Output = \UART_SBD:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_SBD:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_SBD:BUART:pollcount_1\
            + Net_31 * \UART_SBD:BUART:pollcount_0\
        );
        Output = \UART_SBD:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * 
              !\UART_SBD:BUART:rx_state_3\ * \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:pollcount_1\ * !Net_31 * 
              !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * 
              !\UART_SBD:BUART:rx_state_3\ * \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:pollcount_1\ * !\UART_SBD:BUART:pollcount_0\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_SBD:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !Net_31 * 
              !\UART_SBD:BUART:rx_address_detected\ * 
              \UART_SBD:BUART:rx_last\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_SBD:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_SBD:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_SBD:BUART:rx_state_0\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:pollcount_1\ * 
              !Net_31 * !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:pollcount_1\ * 
              !\UART_SBD:BUART:pollcount_0\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SBD:BUART:rx_load_fifo\ * \UART_SBD:BUART:rx_fifofull\
        );
        Output = \UART_SBD:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SBD:BUART:rx_fifonotempty\ * 
              \UART_SBD:BUART:rx_state_stop1_reg\
        );
        Output = \UART_SBD:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_bitclk_dp\
        );
        Output = \UART_SBD:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_SBD:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_bitclk_dp\
        );
        Output = \UART_SBD:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_fifo_empty\ * !\UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_fifo_empty\ * \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_fifo_empty\ * \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_0\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_SBD:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\ * !\UART_SBD:BUART:tx_counter_dp\
            + \UART_SBD:BUART:tx_state_0\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_SBD:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_state_2\ * \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\ * !\UART_SBD:BUART:tx_counter_dp\
        );
        Output = \UART_SBD:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_SBD:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_fifo_empty\ * \UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_fifo_notfull\
        );
        Output = \UART_SBD:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_SBD:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_SBD:BUART:txn\ * \UART_SBD:BUART:tx_state_1\ * 
              !\UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:txn\ * \UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_shift_out\ * !\UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_state_2\ * !\UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_shift_out\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\ * \UART_SBD:BUART:tx_counter_dp\
        );
        Output = \UART_SBD:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_Wind:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_0\ * 
              !\UART_Wind:BUART:tx_state_2\
            + !\UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_0\ * 
              \UART_Wind:BUART:tx_bitclk\
        );
        Output = \UART_Wind:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Wind:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Wind:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_Wind:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Wind:BUART:rx_count_2\ * !\UART_Wind:BUART:rx_count_1\ * 
              !\UART_Wind:BUART:rx_count_0\
        );
        Output = \UART_Wind:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Wind:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\
        );
        Output = \UART_Wind:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Wind:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_18
        );
        Output = \UART_Wind:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_Wind:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              \UART_Wind:BUART:rx_state_3\ * !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Wind:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Wind:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_18 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_Wind:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Wind:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              !\UART_Wind:BUART:rx_state_3\ * \UART_Wind:BUART:rx_state_2\ * 
              !Net_18 * !MODIN1_1 * !\UART_Wind:BUART:rx_address_detected\
            + !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              !\UART_Wind:BUART:rx_state_3\ * \UART_Wind:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_Wind:BUART:rx_address_detected\
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Wind:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Wind:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              \UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_address_detected\
            + !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              \UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\
            + !\UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * !Net_18 * 
              !\UART_Wind:BUART:rx_address_detected\ * 
              \UART_Wind:BUART:rx_last\
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Wind:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Wind:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              \UART_Wind:BUART:rx_state_3\ * \UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Wind:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Wind:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Wind:BUART:rx_state_0\ * \UART_Wind:BUART:rx_state_3\ * 
              \UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\
        );
        Output = \UART_Wind:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Wind:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              \UART_Wind:BUART:rx_state_3\ * \UART_Wind:BUART:rx_state_2\ * 
              !Net_18 * !MODIN1_1 * !\UART_Wind:BUART:rx_address_detected\
            + !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              \UART_Wind:BUART:rx_state_3\ * \UART_Wind:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_Wind:BUART:rx_address_detected\
        );
        Output = \UART_Wind:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Wind:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Wind:BUART:rx_load_fifo\ * \UART_Wind:BUART:rx_fifofull\
        );
        Output = \UART_Wind:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Wind:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Wind:BUART:rx_fifonotempty\ * 
              \UART_Wind:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Wind:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_Wind:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Wind:BUART:tx_bitclk_dp\
        );
        Output = \UART_Wind:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_Wind:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Wind:BUART:tx_bitclk_dp\
        );
        Output = \UART_Wind:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_Wind:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_0\ * 
              !\UART_Wind:BUART:tx_fifo_empty\ * 
              !\UART_Wind:BUART:tx_state_2\
            + !\UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_0\ * 
              !\UART_Wind:BUART:tx_fifo_empty\ * \UART_Wind:BUART:tx_bitclk\
            + \UART_Wind:BUART:tx_state_1\ * \UART_Wind:BUART:tx_state_0\ * 
              \UART_Wind:BUART:tx_fifo_empty\ * \UART_Wind:BUART:tx_bitclk\
            + \UART_Wind:BUART:tx_state_0\ * !\UART_Wind:BUART:tx_state_2\ * 
              \UART_Wind:BUART:tx_bitclk\
        );
        Output = \UART_Wind:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_Wind:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Wind:BUART:tx_state_1\ * \UART_Wind:BUART:tx_state_0\ * 
              \UART_Wind:BUART:tx_bitclk\
            + \UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_2\ * 
              \UART_Wind:BUART:tx_bitclk\ * !\UART_Wind:BUART:tx_counter_dp\
            + \UART_Wind:BUART:tx_state_0\ * !\UART_Wind:BUART:tx_state_2\ * 
              \UART_Wind:BUART:tx_bitclk\
        );
        Output = \UART_Wind:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_Wind:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_0\ * 
              \UART_Wind:BUART:tx_state_2\ * \UART_Wind:BUART:tx_bitclk\
            + \UART_Wind:BUART:tx_state_1\ * \UART_Wind:BUART:tx_state_0\ * 
              \UART_Wind:BUART:tx_bitclk\
            + \UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_2\ * 
              \UART_Wind:BUART:tx_bitclk\ * !\UART_Wind:BUART:tx_counter_dp\
        );
        Output = \UART_Wind:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_Wind:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_0\ * 
              \UART_Wind:BUART:tx_fifo_empty\ * \UART_Wind:BUART:tx_state_2\ * 
              \UART_Wind:BUART:tx_bitclk\
        );
        Output = \UART_Wind:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Wind:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Wind:BUART:tx_fifo_notfull\
        );
        Output = \UART_Wind:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Wind:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Wind:BUART:txn\ * \UART_Wind:BUART:tx_state_1\ * 
              !\UART_Wind:BUART:tx_bitclk\
            + \UART_Wind:BUART:txn\ * \UART_Wind:BUART:tx_state_2\
            + !\UART_Wind:BUART:tx_state_1\ * \UART_Wind:BUART:tx_state_0\ * 
              !\UART_Wind:BUART:tx_shift_out\ * !\UART_Wind:BUART:tx_state_2\
            + !\UART_Wind:BUART:tx_state_1\ * \UART_Wind:BUART:tx_state_0\ * 
              !\UART_Wind:BUART:tx_state_2\ * !\UART_Wind:BUART:tx_bitclk\
            + \UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_0\ * 
              !\UART_Wind:BUART:tx_shift_out\ * !\UART_Wind:BUART:tx_state_2\ * 
              \UART_Wind:BUART:tx_bitclk\ * \UART_Wind:BUART:tx_counter_dp\
        );
        Output = \UART_Wind:BUART:txn\ (fanout=2)

    MacroCell: Name=\master:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\ * !\master:BSPIM:cnt_enable\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
        );
        Output = \master:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\master:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:ld_ident\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:ld_ident\
            + \master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * \master:BSPIM:ld_ident\
        );
        Output = \master:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\master:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:load_cond\
            + \master:BSPIM:state_1\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
            + \master:BSPIM:state_0\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
        );
        Output = \master:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\master:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\
        );
        Output = \master:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\master:BSPIM:mosi_reg\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\master:BSPIM:mosi_reg\ * !\master:BSPIM:state_2\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * !\master:BSPIM:ld_ident\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
            + \master:BSPIM:state_2\ * !\master:BSPIM:mosi_from_dp\
            + !\master:BSPIM:state_0\ * !\master:BSPIM:mosi_from_dp\
        );
        Output = \master:BSPIM:mosi_reg\ (fanout=1)

    MacroCell: Name=\master:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * \master:BSPIM:rx_status_4\
        );
        Output = \master:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\master:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\master:BSPIM:state_2\ * \master:BSPIM:state_1\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\
            + !\master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:tx_status_1\
        );
        Output = \master:BSPIM:state_0\ (fanout=13)

    MacroCell: Name=\master:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              \master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * !\master:BSPIM:tx_status_1\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_0\
            + \master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * !\master:BSPIM:ld_ident\
        );
        Output = \master:BSPIM:state_1\ (fanout=13)

    MacroCell: Name=\master:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              \master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              !\master:BSPIM:ld_ident\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              \master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * !\master:BSPIM:tx_status_1\
        );
        Output = \master:BSPIM:state_2\ (fanout=13)

    MacroCell: Name=\master:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
        );
        Output = \master:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\master:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
        );
        Output = \master:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\psoc:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\psoc:bI2C_UDB:clkgen_cl1\ * \psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:clkgen_cl1\ * \psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:clkgen_cl1\ * \psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_reset\ * !\psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:clkgen_cl1\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:cnt_reset\
        );
        Output = \psoc:Net_643_3\ (fanout=3)

    MacroCell: Name=\psoc:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \psoc:bI2C_UDB:scl_in_reg\ * \psoc:bI2C_UDB:scl_in_last_reg\ * 
              \psoc:bI2C_UDB:scl_in_last2_reg\ * 
              !\psoc:bI2C_UDB:sda_in_last_reg\ * 
              \psoc:bI2C_UDB:sda_in_last2_reg\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:bus_busy_reg\
            + \psoc:bI2C_UDB:scl_in_reg\ * \psoc:bI2C_UDB:scl_in_last_reg\ * 
              \psoc:bI2C_UDB:scl_in_last2_reg\ * 
              \psoc:bI2C_UDB:sda_in_last_reg\ * 
              !\psoc:bI2C_UDB:sda_in_last2_reg\ * 
              \psoc:bI2C_UDB:bus_busy_reg\
            + \psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:bus_busy_reg\
        );
        Output = \psoc:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\psoc:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\psoc:Net_1109_0\ * !\psoc:Net_643_3\
            + \psoc:Net_1109_0\ * \psoc:Net_643_3\
        );
        Output = \psoc:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\psoc:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\psoc:bI2C_UDB:clkgen_tc\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:cnt_reset\
        );
        Output = \psoc:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\psoc:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\psoc:bI2C_UDB:m_reset\ * !\psoc:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \psoc:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\psoc:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:scl_in_reg\ * 
              \psoc:bI2C_UDB:scl_in_last_reg\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\ * \psoc:Net_643_3\
            + \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:scl_in_reg\ * 
              \psoc:bI2C_UDB:scl_in_last_reg\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\ * \psoc:Net_643_3\
            + \psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:scl_in_reg\ * 
              \psoc:bI2C_UDB:scl_in_last_reg\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\ * \psoc:Net_643_3\
            + \psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:scl_in_reg\ * \psoc:bI2C_UDB:scl_in_last_reg\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\ * \psoc:Net_643_3\
        );
        Output = \psoc:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\psoc:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\
            + !\psoc:bI2C_UDB:clk_eq_reg\
        );
        Output = \psoc:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\psoc:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\psoc:bI2C_UDB:clkgen_tc\ * !\psoc:bI2C_UDB:cnt_reset\
        );
        Output = \psoc:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\psoc:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\psoc:bI2C_UDB:clkgen_tc\ * !\psoc:bI2C_UDB:cnt_reset\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\
            + \psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\
        );
        Output = \psoc:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\psoc:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \psoc:bI2C_UDB:tx_reg_empty\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_state_0\
            + !\psoc:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \psoc:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\psoc:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\psoc:bI2C_UDB:cs_addr_shifter_1\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:lost_arb_reg\
        );
        Output = \psoc:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\psoc:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\psoc:bI2C_UDB:control_1\
        );
        Output = \psoc:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=\psoc:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_0_split\
        );
        Output = \psoc:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\psoc:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \psoc:bI2C_UDB:control_7\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:control_6\ * !\psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:lost_arb_reg\
            + !\psoc:bI2C_UDB:control_5\ * \psoc:bI2C_UDB:control_4\ * 
              \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:m_state_3\ * \psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \psoc:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\psoc:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \psoc:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\psoc:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:m_state_2_split\
        );
        Output = \psoc:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\psoc:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\psoc:bI2C_UDB:control_6\ * !\psoc:bI2C_UDB:control_5\ * 
              !\psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * \psoc:bI2C_UDB:m_state_2\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:control_4\ * \psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * \psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_0\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * \psoc:bI2C_UDB:m_state_2\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\ * \psoc:bI2C_UDB:lost_arb_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \psoc:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\psoc:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\psoc:bI2C_UDB:control_6\ * !\psoc:bI2C_UDB:control_5\ * 
              \psoc:bI2C_UDB:control_2\ * !\psoc:bI2C_UDB:tx_reg_empty\ * 
              !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\ * !\psoc:bI2C_UDB:lost_arb_reg\
            + !\psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\ * !\psoc:bI2C_UDB:lost_arb_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_2\ * 
              \psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \psoc:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\psoc:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\psoc:bI2C_UDB:control_4\ * \psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:m_state_4_split\
        );
        Output = \psoc:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\psoc:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\psoc:bI2C_UDB:control_6\ * !\psoc:bI2C_UDB:control_5\ * 
              !\psoc:bI2C_UDB:control_2\ * !\psoc:bI2C_UDB:tx_reg_empty\ * 
              !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_2\ * 
              \psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\ * 
              !\psoc:bI2C_UDB:lost_arb_reg\
            + !\psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\ * !\psoc:bI2C_UDB:lost_arb_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \psoc:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=\psoc:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \psoc:bI2C_UDB:scl_in_last_reg\
        );
        Output = \psoc:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\psoc:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \psoc:bI2C_UDB:scl_in_reg\
        );
        Output = \psoc:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\psoc:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \psoc:Net_1109_0\
        );
        Output = \psoc:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\psoc:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \psoc:bI2C_UDB:sda_in_last_reg\
        );
        Output = \psoc:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\psoc:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \psoc:bI2C_UDB:sda_in_reg\
        );
        Output = \psoc:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\psoc:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \psoc:Net_1109_1\
        );
        Output = \psoc:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\psoc:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \psoc:bI2C_UDB:status_0\ * !\psoc:bI2C_UDB:cs_addr_shifter_1\ * 
              !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:cs_addr_shifter_1\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * \psoc:bI2C_UDB:m_state_2\ * 
              \psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_reset\
        );
        Output = \psoc:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\psoc:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\psoc:bI2C_UDB:status_1\ * \psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              \psoc:Net_1109_1\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:status_1\ * \psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:Net_1109_1\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:status_1\ * \psoc:bI2C_UDB:m_reset\
        );
        Output = \psoc:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\psoc:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\psoc:bI2C_UDB:status_2\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              \psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:status_2\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\
            + \psoc:bI2C_UDB:status_2\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * \psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\
            + \psoc:bI2C_UDB:status_2\ * \psoc:bI2C_UDB:m_reset\
        );
        Output = \psoc:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\psoc:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\psoc:bI2C_UDB:status_3\ * !\psoc:bI2C_UDB:cs_addr_shifter_1\ * 
              !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:status_3\ * \psoc:bI2C_UDB:cs_addr_shifter_1\
            + \psoc:bI2C_UDB:status_3\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\
            + \psoc:bI2C_UDB:status_3\ * \psoc:bI2C_UDB:m_reset\
        );
        Output = \psoc:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\psoc:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_state_0\
        );
        Output = \psoc:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\psoc:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \psoc:bI2C_UDB:scl_in_reg\ * \psoc:bI2C_UDB:scl_in_last_reg\ * 
              \psoc:bI2C_UDB:scl_in_last2_reg\ * 
              \psoc:bI2C_UDB:sda_in_last_reg\ * 
              !\psoc:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \psoc:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\psoc:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\psoc:sda_x_wire\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:clkgen_tc2_reg\
            + !\psoc:bI2C_UDB:control_4\ * \psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * !\psoc:bI2C_UDB:lost_arb_reg\ * 
              \psoc:bI2C_UDB:clkgen_tc2_reg\
            + !\psoc:bI2C_UDB:shift_data_out\ * !\psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:lost_arb_reg\ * \psoc:bI2C_UDB:clkgen_tc2_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc2_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \psoc:sda_x_wire\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_SBD:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_SBD:Net_9\ ,
            cs_addr_2 => \UART_SBD:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_SBD:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_SBD:BUART:rx_bitclk_enable\ ,
            route_si => \UART_SBD:BUART:rx_postpoll\ ,
            f0_load => \UART_SBD:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_SBD:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_SBD:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_SBD:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_SBD:Net_9\ ,
            cs_addr_2 => \UART_SBD:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_SBD:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_SBD:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_SBD:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_SBD:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_SBD:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_SBD:Net_9\ ,
            cs_addr_0 => \UART_SBD:BUART:counter_load_not\ ,
            cl0_comb => \UART_SBD:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_SBD:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Wind:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Wind:Net_9\ ,
            cs_addr_2 => \UART_Wind:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_Wind:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Wind:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Wind:BUART:rx_postpoll\ ,
            f0_load => \UART_Wind:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Wind:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Wind:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Wind:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Wind:Net_9\ ,
            cs_addr_2 => \UART_Wind:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Wind:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Wind:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Wind:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Wind:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Wind:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Wind:Net_9\ ,
            cs_addr_0 => \UART_Wind:BUART:counter_load_not\ ,
            cl0_comb => \UART_Wind:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_Wind:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\master:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => Net_70 ,
            cs_addr_2 => \master:BSPIM:state_2\ ,
            cs_addr_1 => \master:BSPIM:state_1\ ,
            cs_addr_0 => \master:BSPIM:state_0\ ,
            route_si => Net_69 ,
            f1_load => \master:BSPIM:load_rx_data\ ,
            f0_bus_stat_comb => \master:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \master:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \master:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \master:BSPIM:rx_status_4\ ,
            chain_out => \master:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \master:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\master:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => Net_70 ,
            cs_addr_2 => \master:BSPIM:state_2\ ,
            cs_addr_1 => \master:BSPIM:state_1\ ,
            cs_addr_0 => \master:BSPIM:state_0\ ,
            route_si => Net_69 ,
            f1_load => \master:BSPIM:load_rx_data\ ,
            so_comb => \master:BSPIM:mosi_from_dp\ ,
            chain_in => \master:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000000111111000000001111111111111111000000000010001100001000110100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \master:BSPIM:sR16:Dp:u0\

    datapathcell: Name =\psoc:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \psoc:Net_970\ ,
            cs_addr_1 => \psoc:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \psoc:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \psoc:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \psoc:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\psoc:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \psoc:Net_970\ ,
            cs_addr_1 => \psoc:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \psoc:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \psoc:bI2C_UDB:sda_in_reg\ ,
            so_comb => \psoc:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \psoc:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_SBD:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_SBD:Net_9\ ,
            status_5 => \UART_SBD:BUART:rx_status_5\ ,
            status_4 => \UART_SBD:BUART:rx_status_4\ ,
            status_3 => \UART_SBD:BUART:rx_status_3\ ,
            interrupt => Net_33 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_SBD:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_SBD:Net_9\ ,
            status_3 => \UART_SBD:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_SBD:BUART:tx_status_2\ ,
            status_1 => \UART_SBD:BUART:tx_fifo_empty\ ,
            status_0 => \UART_SBD:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Wind:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Wind:Net_9\ ,
            status_5 => \UART_Wind:BUART:rx_status_5\ ,
            status_4 => \UART_Wind:BUART:rx_status_4\ ,
            status_3 => \UART_Wind:BUART:rx_status_3\ ,
            interrupt => Net_20 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Wind:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Wind:Net_9\ ,
            status_3 => \UART_Wind:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Wind:BUART:tx_status_2\ ,
            status_1 => \UART_Wind:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Wind:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\master:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_70 ,
            status_6 => \master:BSPIM:rx_status_6\ ,
            status_5 => \master:BSPIM:rx_status_5\ ,
            status_4 => \master:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\master:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_70 ,
            status_4 => \master:BSPIM:tx_status_4\ ,
            status_3 => \master:BSPIM:load_rx_data\ ,
            status_2 => \master:BSPIM:tx_status_2\ ,
            status_1 => \master:BSPIM:tx_status_1\ ,
            status_0 => \master:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\psoc:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \psoc:Net_970\ ,
            status_5 => \psoc:bI2C_UDB:status_5\ ,
            status_4 => \psoc:bI2C_UDB:status_4\ ,
            status_3 => \psoc:bI2C_UDB:status_3\ ,
            status_2 => \psoc:bI2C_UDB:status_2\ ,
            status_1 => \psoc:bI2C_UDB:status_1\ ,
            status_0 => \psoc:bI2C_UDB:status_0\ ,
            interrupt => \psoc:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\psoc:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \psoc:Net_970\ ,
            control_7 => \psoc:bI2C_UDB:control_7\ ,
            control_6 => \psoc:bI2C_UDB:control_6\ ,
            control_5 => \psoc:bI2C_UDB:control_5\ ,
            control_4 => \psoc:bI2C_UDB:control_4\ ,
            control_3 => \psoc:bI2C_UDB:control_3\ ,
            control_2 => \psoc:bI2C_UDB:control_2\ ,
            control_1 => \psoc:bI2C_UDB:control_1\ ,
            control_0 => \psoc:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_SBD:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_SBD:Net_9\ ,
            load => \UART_SBD:BUART:rx_counter_load\ ,
            count_6 => \UART_SBD:BUART:rx_count_6\ ,
            count_5 => \UART_SBD:BUART:rx_count_5\ ,
            count_4 => \UART_SBD:BUART:rx_count_4\ ,
            count_3 => \UART_SBD:BUART:rx_count_3\ ,
            count_2 => \UART_SBD:BUART:rx_count_2\ ,
            count_1 => \UART_SBD:BUART:rx_count_1\ ,
            count_0 => \UART_SBD:BUART:rx_count_0\ ,
            tc => \UART_SBD:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_Wind:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Wind:Net_9\ ,
            load => \UART_Wind:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_Wind:BUART:rx_count_2\ ,
            count_1 => \UART_Wind:BUART:rx_count_1\ ,
            count_0 => \UART_Wind:BUART:rx_count_0\ ,
            tc => \UART_Wind:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\master:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_70 ,
            enable => \master:BSPIM:cnt_enable\ ,
            count_6 => \master:BSPIM:count_6\ ,
            count_5 => \master:BSPIM:count_5\ ,
            count_4 => \master:BSPIM:count_4\ ,
            count_3 => \master:BSPIM:count_3\ ,
            count_2 => \master:BSPIM:count_2\ ,
            count_1 => \master:BSPIM:count_1\ ,
            count_0 => \master:BSPIM:count_0\ ,
            tc => \master:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011011"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =SBD_reply
        PORT MAP (
            interrupt => Net_33 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_105 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\psoc:I2C_IRQ\
        PORT MAP (
            interrupt => \psoc:Net_697\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =isr_Wind
        PORT MAP (
            interrupt => Net_20 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =timeout_isr
        PORT MAP (
            interrupt => Net_110 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    5 :    3 :    8 :  62.50%
Analog clock dividers         :    1 :    3 :    4 :  25.00%
Pins                          :   13 :   35 :   48 :  27.08%
UDB Macrocells                :   97 :   95 :  192 :  50.52%
UDB Unique Pterms             :  215 :  169 :  384 :  55.99%
UDB Total Pterms              :  242 :      :      : 
UDB Datapath Cells            :   10 :   14 :   24 :  41.67%
UDB Status Cells              :    7 :   17 :   24 :  29.17%
            StatusI Registers :    7 
UDB Control Cells             :    4 :   20 :   24 :  16.67%
            Control Registers :    1 
                 Count7 Cells :    3 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    5 :   27 :   32 :  15.63%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    1 :    3 :    4 :  25.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    1 :    1 :    2 :  50.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.247ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 1s.533ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : Battery_in(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SBD_Rx(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : SBD_Tx(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SDA_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Wind_Rx(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Wind_Tx(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : clockPin(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : dataPin(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : selectPin(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC:vRef_1024\
Log: apr.M0058: The analog placement iterative improvement is 44% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : Battery_in(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SBD_Rx(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : SBD_Tx(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL_1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SDA_1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Wind_Rx(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Wind_Tx(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : clockPin(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : dataPin(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : selectPin(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC:ADC_SAR\
Vref[3]@[FFB(Vref,3)] : \ADC:vRef_1024\

Analog Placement phase: Elapsed time ==> 2s.397ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_95 {
    sar_0_vplus
    agl4_x_sar_0_vplus
    agl4
    agl4_x_p0_0
    p0_0
  }
  Net: \ADC:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC:Net_215\ {
  }
  Net: \ADC:Net_248\ {
    common_vref_1024
    sar_0_vref_1024
    sar_0_vref_x_sar_0_vref_1024
    sar_0_vref
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_95
  agl4_x_sar_0_vplus                               -> Net_95
  agl4                                             -> Net_95
  agl4_x_p0_0                                      -> Net_95
  p0_0                                             -> Net_95
  sar_0_vrefhi                                     -> \ADC:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC:Net_126\
  sar_0_vminus                                     -> \ADC:Net_126\
  common_vref_1024                                 -> \ADC:Net_248\
  sar_0_vref_1024                                  -> \ADC:Net_248\
  sar_0_vref_x_sar_0_vref_1024                     -> \ADC:Net_248\
  sar_0_vref                                       -> \ADC:Net_248\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 8.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   36 :   12 :   48 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.86
                   Pterms :            6.28
               Macrocells :            2.69
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.346ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.005ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 1252, final cost is 1252 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :      14.06 :       5.39
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\psoc:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\psoc:bI2C_UDB:clkgen_tc\ * !\psoc:bI2C_UDB:cnt_reset\
        );
        Output = \psoc:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\psoc:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\psoc:bI2C_UDB:control_1\
        );
        Output = \psoc:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\psoc:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\psoc:bI2C_UDB:clkgen_tc\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:cnt_reset\
        );
        Output = \psoc:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\psoc:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\psoc:bI2C_UDB:status_2\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              \psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:status_2\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\
            + \psoc:bI2C_UDB:status_2\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * \psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\
            + \psoc:bI2C_UDB:status_2\ * \psoc:bI2C_UDB:m_reset\
        );
        Output = \psoc:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\psoc:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:m_state_2_split\
        );
        Output = \psoc:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_67, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + \master:BSPIM:state_1\ * \master:BSPIM:state_0\ * Net_67
        );
        Output = Net_67 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_68, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * !Net_68
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !Net_68
            + \master:BSPIM:state_1\ * \master:BSPIM:state_0\ * !Net_68
        );
        Output = Net_68 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\psoc:Net_643_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\psoc:bI2C_UDB:clkgen_cl1\ * \psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:clkgen_cl1\ * \psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:clkgen_cl1\ * \psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_reset\ * !\psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:clkgen_cl1\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:cnt_reset\
        );
        Output = \psoc:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\psoc:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \psoc:bI2C_UDB:status_0\ * !\psoc:bI2C_UDB:cs_addr_shifter_1\ * 
              !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:cs_addr_shifter_1\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * \psoc:bI2C_UDB:m_state_2\ * 
              \psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_reset\
        );
        Output = \psoc:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\psoc:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \psoc:Net_970\ ,
        cs_addr_1 => \psoc:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \psoc:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \psoc:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \psoc:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\psoc:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_0_split\
        );
        Output = \psoc:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\psoc:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\
            + !\psoc:bI2C_UDB:clk_eq_reg\
        );
        Output = \psoc:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Wind:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Wind:BUART:rx_load_fifo\ * \UART_Wind:BUART:rx_fifofull\
        );
        Output = \UART_Wind:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Wind:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Wind:BUART:rx_fifonotempty\ * 
              \UART_Wind:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Wind:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Wind:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Wind:Net_9\ ,
        cs_addr_2 => \UART_Wind:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_Wind:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Wind:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Wind:BUART:rx_postpoll\ ,
        f0_load => \UART_Wind:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Wind:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Wind:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Wind:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Wind:Net_9\ ,
        status_5 => \UART_Wind:BUART:rx_status_5\ ,
        status_4 => \UART_Wind:BUART:rx_status_4\ ,
        status_3 => \UART_Wind:BUART:rx_status_3\ ,
        interrupt => Net_20 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_SBD:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              !\UART_SBD:BUART:pollcount_1\ * Net_31 * 
              \UART_SBD:BUART:pollcount_0\
            + !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              \UART_SBD:BUART:pollcount_1\ * !Net_31
            + !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              \UART_SBD:BUART:pollcount_1\ * !\UART_SBD:BUART:pollcount_0\
        );
        Output = \UART_SBD:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SBD:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              !Net_31 * \UART_SBD:BUART:pollcount_0\
            + !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              Net_31 * !\UART_SBD:BUART:pollcount_0\
        );
        Output = \UART_SBD:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SBD:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_SBD:BUART:pollcount_1\
            + Net_31 * \UART_SBD:BUART:pollcount_0\
        );
        Output = \UART_SBD:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SBD:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:rx_count_2\ * !\UART_SBD:BUART:rx_count_1\ * 
              !\UART_SBD:BUART:rx_count_0\
        );
        Output = \UART_SBD:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Wind:BUART:rx_count_2\ * !\UART_Wind:BUART:rx_count_1\ * 
              !Net_18 * MODIN1_1
            + !\UART_Wind:BUART:rx_count_2\ * !\UART_Wind:BUART:rx_count_1\ * 
              Net_18 * !MODIN1_1 * MODIN1_0
            + !\UART_Wind:BUART:rx_count_2\ * !\UART_Wind:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Wind:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Wind:BUART:rx_count_2\ * !\UART_Wind:BUART:rx_count_1\ * 
              !\UART_Wind:BUART:rx_count_0\
        );
        Output = \UART_Wind:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Wind:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_18 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_Wind:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Wind:BUART:rx_count_2\ * !\UART_Wind:BUART:rx_count_1\ * 
              !Net_18 * MODIN1_0
            + !\UART_Wind:BUART:rx_count_2\ * !\UART_Wind:BUART:rx_count_1\ * 
              Net_18 * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_SBD:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_SBD:Net_9\ ,
        cs_addr_2 => \UART_SBD:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_SBD:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_SBD:BUART:rx_bitclk_enable\ ,
        route_si => \UART_SBD:BUART:rx_postpoll\ ,
        f0_load => \UART_SBD:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_SBD:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_SBD:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Wind:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              !\UART_Wind:BUART:rx_state_3\ * \UART_Wind:BUART:rx_state_2\ * 
              !Net_18 * !MODIN1_1 * !\UART_Wind:BUART:rx_address_detected\
            + !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              !\UART_Wind:BUART:rx_state_3\ * \UART_Wind:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_Wind:BUART:rx_address_detected\
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Wind:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Wind:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Wind:BUART:rx_state_0\ * \UART_Wind:BUART:rx_state_3\ * 
              \UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\
        );
        Output = \UART_Wind:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Wind:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_18
        );
        Output = \UART_Wind:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Wind:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              \UART_Wind:BUART:rx_state_3\ * \UART_Wind:BUART:rx_state_2\ * 
              !Net_18 * !MODIN1_1 * !\UART_Wind:BUART:rx_address_detected\
            + !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              \UART_Wind:BUART:rx_state_3\ * \UART_Wind:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0 * !\UART_Wind:BUART:rx_address_detected\
        );
        Output = \UART_Wind:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_SBD:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * 
              !\UART_SBD:BUART:rx_state_3\ * \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:pollcount_1\ * !Net_31 * 
              !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * 
              !\UART_SBD:BUART:rx_state_3\ * \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:pollcount_1\ * !\UART_SBD:BUART:pollcount_0\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SBD:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SBD:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_31
        );
        Output = \UART_SBD:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SBD:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:pollcount_1\ * 
              !Net_31 * !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:pollcount_1\ * 
              !\UART_SBD:BUART:pollcount_0\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_SBD:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_SBD:Net_9\ ,
        load => \UART_SBD:BUART:rx_counter_load\ ,
        count_6 => \UART_SBD:BUART:rx_count_6\ ,
        count_5 => \UART_SBD:BUART:rx_count_5\ ,
        count_4 => \UART_SBD:BUART:rx_count_4\ ,
        count_3 => \UART_SBD:BUART:rx_count_3\ ,
        count_2 => \UART_SBD:BUART:rx_count_2\ ,
        count_1 => \UART_SBD:BUART:rx_count_1\ ,
        count_0 => \UART_SBD:BUART:rx_count_0\ ,
        tc => \UART_SBD:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_SBD:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + !\UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !Net_31 * 
              !\UART_SBD:BUART:rx_address_detected\ * 
              \UART_SBD:BUART:rx_last\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SBD:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_SBD:BUART:rx_state_0\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SBD:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SBD:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:rx_state_0\ * 
              \UART_SBD:BUART:rx_bitclk_enable\ * \UART_SBD:BUART:rx_state_3\ * 
              \UART_SBD:BUART:rx_state_2\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_5\ * 
              !\UART_SBD:BUART:rx_address_detected\
            + \UART_SBD:BUART:rx_state_0\ * !\UART_SBD:BUART:rx_state_3\ * 
              !\UART_SBD:BUART:rx_state_2\ * !\UART_SBD:BUART:rx_count_6\ * 
              !\UART_SBD:BUART:rx_count_4\ * 
              !\UART_SBD:BUART:rx_address_detected\
        );
        Output = \UART_SBD:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Wind:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              \UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_address_detected\
            + !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              \UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\
            + !\UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * !Net_18 * 
              !\UART_Wind:BUART:rx_address_detected\ * 
              \UART_Wind:BUART:rx_last\
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Wind:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Wind:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\
        );
        Output = \UART_Wind:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Wind:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              \UART_Wind:BUART:rx_state_3\ * \UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Wind:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Wind:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Wind:BUART:rx_state_0\ * 
              \UART_Wind:BUART:rx_bitclk_enable\ * 
              \UART_Wind:BUART:rx_state_3\ * !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_5
            + \UART_Wind:BUART:rx_state_0\ * !\UART_Wind:BUART:rx_state_3\ * 
              !\UART_Wind:BUART:rx_state_2\ * 
              !\UART_Wind:BUART:rx_address_detected\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Wind:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_Wind:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Wind:Net_9\ ,
        load => \UART_Wind:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_Wind:BUART:rx_count_2\ ,
        count_1 => \UART_Wind:BUART:rx_count_1\ ,
        count_0 => \UART_Wind:BUART:rx_count_0\ ,
        tc => \UART_Wind:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\psoc:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\psoc:bI2C_UDB:control_6\ * !\psoc:bI2C_UDB:control_5\ * 
              !\psoc:bI2C_UDB:control_2\ * !\psoc:bI2C_UDB:tx_reg_empty\ * 
              !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_2\ * 
              \psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\ * 
              !\psoc:bI2C_UDB:lost_arb_reg\
            + !\psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\ * !\psoc:bI2C_UDB:lost_arb_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \psoc:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\psoc:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\psoc:bI2C_UDB:m_reset\ * !\psoc:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \psoc:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\psoc:sda_x_wire\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\psoc:sda_x_wire\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:clkgen_tc2_reg\
            + !\psoc:bI2C_UDB:control_4\ * \psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * !\psoc:bI2C_UDB:lost_arb_reg\ * 
              \psoc:bI2C_UDB:clkgen_tc2_reg\
            + !\psoc:bI2C_UDB:shift_data_out\ * !\psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:lost_arb_reg\ * \psoc:bI2C_UDB:clkgen_tc2_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc2_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \psoc:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\psoc:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\psoc:bI2C_UDB:control_4\ * \psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:m_state_4_split\
        );
        Output = \psoc:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\psoc:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \psoc:Net_970\ ,
        control_7 => \psoc:bI2C_UDB:control_7\ ,
        control_6 => \psoc:bI2C_UDB:control_6\ ,
        control_5 => \psoc:bI2C_UDB:control_5\ ,
        control_4 => \psoc:bI2C_UDB:control_4\ ,
        control_3 => \psoc:bI2C_UDB:control_3\ ,
        control_2 => \psoc:bI2C_UDB:control_2\ ,
        control_1 => \psoc:bI2C_UDB:control_1\ ,
        control_0 => \psoc:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\master:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\ * !\master:BSPIM:cnt_enable\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:cnt_enable\
        );
        Output = \master:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\master:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
        );
        Output = \master:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\master:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\master:BSPIM:state_2\ * \master:BSPIM:state_1\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\
            + !\master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:tx_status_1\
        );
        Output = \master:BSPIM:state_0\ (fanout=13)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\psoc:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\psoc:bI2C_UDB:control_6\ * !\psoc:bI2C_UDB:control_5\ * 
              \psoc:bI2C_UDB:control_2\ * !\psoc:bI2C_UDB:tx_reg_empty\ * 
              !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\ * !\psoc:bI2C_UDB:lost_arb_reg\
            + !\psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\ * !\psoc:bI2C_UDB:lost_arb_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_2\ * 
              \psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \psoc:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\psoc:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \psoc:bI2C_UDB:tx_reg_empty\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_state_0\
            + !\psoc:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \psoc:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\psoc:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_state_0\
        );
        Output = \psoc:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\psoc:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \psoc:Net_970\ ,
        status_5 => \psoc:bI2C_UDB:status_5\ ,
        status_4 => \psoc:bI2C_UDB:status_4\ ,
        status_3 => \psoc:bI2C_UDB:status_3\ ,
        status_2 => \psoc:bI2C_UDB:status_2\ ,
        status_1 => \psoc:bI2C_UDB:status_1\ ,
        status_0 => \psoc:bI2C_UDB:status_0\ ,
        interrupt => \psoc:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\master:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:ld_ident\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * \master:BSPIM:ld_ident\
            + \master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * \master:BSPIM:ld_ident\
        );
        Output = \master:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\master:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              \master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * !\master:BSPIM:tx_status_1\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_0\
            + \master:BSPIM:state_1\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * !\master:BSPIM:ld_ident\
        );
        Output = \master:BSPIM:state_1\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\master:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              \master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              !\master:BSPIM:ld_ident\
            + !\master:BSPIM:state_2\ * \master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              \master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * !\master:BSPIM:tx_status_1\
        );
        Output = \master:BSPIM:state_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\master:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
        );
        Output = \master:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\master:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\master:BSPIM:state_2\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\ * !\master:BSPIM:load_cond\
            + \master:BSPIM:state_1\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
            + \master:BSPIM:state_0\ * !\master:BSPIM:count_4\ * 
              !\master:BSPIM:count_3\ * !\master:BSPIM:count_2\ * 
              !\master:BSPIM:count_1\ * !\master:BSPIM:count_0\ * 
              \master:BSPIM:load_cond\
        );
        Output = \master:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\master:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_70 ,
        status_4 => \master:BSPIM:tx_status_4\ ,
        status_3 => \master:BSPIM:load_rx_data\ ,
        status_2 => \master:BSPIM:tx_status_2\ ,
        status_1 => \master:BSPIM:tx_status_1\ ,
        status_0 => \master:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_SBD:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_bitclk_dp\
        );
        Output = \UART_SBD:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SBD:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_bitclk_dp\
        );
        Output = \UART_SBD:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\master:BSPIM:mosi_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !\master:BSPIM:mosi_reg\ * !\master:BSPIM:state_2\ * 
              \master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
            + !\master:BSPIM:state_2\ * !\master:BSPIM:state_0\ * 
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * \master:BSPIM:count_1\ * 
              !\master:BSPIM:count_0\ * !\master:BSPIM:ld_ident\
            + \master:BSPIM:state_2\ * !\master:BSPIM:state_1\ * 
              \master:BSPIM:state_0\
            + \master:BSPIM:state_2\ * \master:BSPIM:state_1\ * 
              !\master:BSPIM:state_0\
            + \master:BSPIM:state_2\ * !\master:BSPIM:mosi_from_dp\
            + !\master:BSPIM:state_0\ * !\master:BSPIM:mosi_from_dp\
        );
        Output = \master:BSPIM:mosi_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\master:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => Net_70 ,
        cs_addr_2 => \master:BSPIM:state_2\ ,
        cs_addr_1 => \master:BSPIM:state_1\ ,
        cs_addr_0 => \master:BSPIM:state_0\ ,
        route_si => Net_69 ,
        f1_load => \master:BSPIM:load_rx_data\ ,
        f0_bus_stat_comb => \master:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \master:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \master:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \master:BSPIM:rx_status_4\ ,
        chain_out => \master:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \master:BSPIM:sR16:Dp:u1\

count7cell: Name =\master:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_70 ,
        enable => \master:BSPIM:cnt_enable\ ,
        count_6 => \master:BSPIM:count_6\ ,
        count_5 => \master:BSPIM:count_5\ ,
        count_4 => \master:BSPIM:count_4\ ,
        count_3 => \master:BSPIM:count_3\ ,
        count_2 => \master:BSPIM:count_2\ ,
        count_1 => \master:BSPIM:count_1\ ,
        count_0 => \master:BSPIM:count_0\ ,
        tc => \master:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011011"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Wind:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Wind:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_SBD:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_SBD:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\master:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\ * \master:BSPIM:rx_status_4\
        );
        Output = \master:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\master:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\master:BSPIM:count_4\ * !\master:BSPIM:count_3\ * 
              !\master:BSPIM:count_2\ * !\master:BSPIM:count_1\ * 
              \master:BSPIM:count_0\
        );
        Output = \master:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\master:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => Net_70 ,
        cs_addr_2 => \master:BSPIM:state_2\ ,
        cs_addr_1 => \master:BSPIM:state_1\ ,
        cs_addr_0 => \master:BSPIM:state_0\ ,
        route_si => Net_69 ,
        f1_load => \master:BSPIM:load_rx_data\ ,
        so_comb => \master:BSPIM:mosi_from_dp\ ,
        chain_in => \master:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000000111111000000001111111111111111000000000010001100001000110100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \master:BSPIM:sR16:Dp:u0\

statusicell: Name =\master:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_70 ,
        status_6 => \master:BSPIM:rx_status_6\ ,
        status_5 => \master:BSPIM:rx_status_5\ ,
        status_4 => \master:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_Wind:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Wind:BUART:tx_bitclk_dp\
        );
        Output = \UART_Wind:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SBD:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SBD:BUART:rx_load_fifo\ * \UART_SBD:BUART:rx_fifofull\
        );
        Output = \UART_SBD:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Wind:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Wind:BUART:tx_bitclk_dp\
        );
        Output = \UART_Wind:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_SBD:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_SBD:BUART:rx_fifonotempty\ * 
              \UART_SBD:BUART:rx_state_stop1_reg\
        );
        Output = \UART_SBD:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\psoc:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \psoc:Net_1109_0\
        );
        Output = \psoc:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\psoc:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \psoc:bI2C_UDB:sda_in_reg\
        );
        Output = \psoc:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\psoc:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\psoc:Net_1109_0\ * !\psoc:Net_643_3\
            + \psoc:Net_1109_0\ * \psoc:Net_643_3\
        );
        Output = \psoc:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_SBD:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_SBD:Net_9\ ,
        status_5 => \UART_SBD:BUART:rx_status_5\ ,
        status_4 => \UART_SBD:BUART:rx_status_4\ ,
        status_3 => \UART_SBD:BUART:rx_status_3\ ,
        interrupt => Net_33 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\psoc:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \psoc:bI2C_UDB:control_7\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:control_6\ * !\psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:lost_arb_reg\
            + !\psoc:bI2C_UDB:control_5\ * \psoc:bI2C_UDB:control_4\ * 
              \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:m_state_3\ * \psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \psoc:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\psoc:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\psoc:bI2C_UDB:status_3\ * !\psoc:bI2C_UDB:cs_addr_shifter_1\ * 
              !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:status_3\ * \psoc:bI2C_UDB:cs_addr_shifter_1\
            + \psoc:bI2C_UDB:status_3\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\
            + \psoc:bI2C_UDB:status_3\ * \psoc:bI2C_UDB:m_reset\
        );
        Output = \psoc:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\psoc:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\psoc:bI2C_UDB:status_1\ * \psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              \psoc:Net_1109_1\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:status_1\ * \psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:Net_1109_1\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:status_1\ * \psoc:bI2C_UDB:m_reset\
        );
        Output = \psoc:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\psoc:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\psoc:bI2C_UDB:cs_addr_shifter_1\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:lost_arb_reg\
        );
        Output = \psoc:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\psoc:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \psoc:Net_970\ ,
        cs_addr_1 => \psoc:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \psoc:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \psoc:bI2C_UDB:sda_in_reg\ ,
        so_comb => \psoc:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \psoc:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_SBD:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_fifo_empty\ * !\UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_fifo_empty\ * \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_fifo_empty\ * \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_0\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SBD:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_fifo_empty\ * \UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_SBD:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\ * !\UART_SBD:BUART:tx_counter_dp\
            + \UART_SBD:BUART:tx_state_0\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_SBD:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:tx_fifo_notfull\
        );
        Output = \UART_SBD:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\psoc:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\psoc:bI2C_UDB:control_6\ * !\psoc:bI2C_UDB:control_5\ * 
              !\psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * \psoc:bI2C_UDB:m_state_2\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:control_4\ * \psoc:bI2C_UDB:m_state_4\ * 
              \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * \psoc:bI2C_UDB:m_state_2\ * 
              !\psoc:bI2C_UDB:m_state_0\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_4\ * 
              !\psoc:bI2C_UDB:m_state_3\ * \psoc:bI2C_UDB:m_state_2\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\ * \psoc:bI2C_UDB:lost_arb_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \psoc:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_SBD:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_SBD:Net_9\ ,
        cs_addr_2 => \UART_SBD:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_SBD:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_SBD:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_SBD:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_SBD:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_SBD:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_SBD:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_SBD:Net_9\ ,
        status_3 => \UART_SBD:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_SBD:BUART:tx_status_2\ ,
        status_1 => \UART_SBD:BUART:tx_fifo_empty\ ,
        status_0 => \UART_SBD:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\psoc:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\psoc:bI2C_UDB:clkgen_tc\ * !\psoc:bI2C_UDB:cnt_reset\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\
            + \psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\
        );
        Output = \psoc:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\psoc:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:scl_in_reg\ * 
              \psoc:bI2C_UDB:scl_in_last_reg\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\ * \psoc:Net_643_3\
            + \psoc:bI2C_UDB:m_state_3\ * !\psoc:bI2C_UDB:scl_in_reg\ * 
              \psoc:bI2C_UDB:scl_in_last_reg\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\ * \psoc:Net_643_3\
            + \psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:scl_in_reg\ * 
              \psoc:bI2C_UDB:scl_in_last_reg\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\ * \psoc:Net_643_3\
            + \psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:scl_in_reg\ * \psoc:bI2C_UDB:scl_in_last_reg\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\ * \psoc:Net_643_3\
        );
        Output = \psoc:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=\psoc:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \psoc:bI2C_UDB:scl_in_last_reg\
        );
        Output = \psoc:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\psoc:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \psoc:bI2C_UDB:scl_in_reg\ * \psoc:bI2C_UDB:scl_in_last_reg\ * 
              \psoc:bI2C_UDB:scl_in_last2_reg\ * 
              !\psoc:bI2C_UDB:sda_in_last_reg\ * 
              \psoc:bI2C_UDB:sda_in_last2_reg\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:bus_busy_reg\
            + \psoc:bI2C_UDB:scl_in_reg\ * \psoc:bI2C_UDB:scl_in_last_reg\ * 
              \psoc:bI2C_UDB:scl_in_last2_reg\ * 
              \psoc:bI2C_UDB:sda_in_last_reg\ * 
              !\psoc:bI2C_UDB:sda_in_last2_reg\ * 
              \psoc:bI2C_UDB:bus_busy_reg\
            + \psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:bus_busy_reg\
        );
        Output = \psoc:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\psoc:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \psoc:bI2C_UDB:sda_in_last_reg\
        );
        Output = \psoc:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\psoc:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \psoc:bI2C_UDB:scl_in_reg\ * \psoc:bI2C_UDB:scl_in_last_reg\ * 
              \psoc:bI2C_UDB:scl_in_last2_reg\ * 
              \psoc:bI2C_UDB:sda_in_last_reg\ * 
              !\psoc:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \psoc:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\psoc:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \psoc:bI2C_UDB:scl_in_reg\
        );
        Output = \psoc:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Wind:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Wind:Net_9\ ,
        cs_addr_0 => \UART_Wind:BUART:counter_load_not\ ,
        cl0_comb => \UART_Wind:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_Wind:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\psoc:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \psoc:bI2C_UDB:tx_reg_empty\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              !\psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              !\psoc:bI2C_UDB:m_state_1\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + !\psoc:bI2C_UDB:m_state_4\ * \psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_2\ * \psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\ * \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_4\ * !\psoc:bI2C_UDB:m_state_3\ * 
              \psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_state_0\ * 
              !\psoc:bI2C_UDB:m_reset\
            + !\psoc:bI2C_UDB:m_state_2\ * !\psoc:bI2C_UDB:m_state_1\ * 
              \psoc:bI2C_UDB:m_state_0\ * !\psoc:bI2C_UDB:m_reset\ * 
              \psoc:bI2C_UDB:clkgen_tc1_reg\
            + \psoc:bI2C_UDB:m_state_1\ * !\psoc:bI2C_UDB:m_reset\ * 
              !\psoc:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \psoc:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_SBD:BUART:txn\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_SBD:BUART:txn\ * \UART_SBD:BUART:tx_state_1\ * 
              !\UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:txn\ * \UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_shift_out\ * !\UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_state_2\ * !\UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_shift_out\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\ * \UART_SBD:BUART:tx_counter_dp\
        );
        Output = \UART_SBD:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_SBD:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_SBD:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_state_2\ * \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * \UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_bitclk\
            + \UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_2\ * 
              \UART_SBD:BUART:tx_bitclk\ * !\UART_SBD:BUART:tx_counter_dp\
        );
        Output = \UART_SBD:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_SBD:Net_9\ ,
        cs_addr_0 => \UART_SBD:BUART:counter_load_not\ ,
        cl0_comb => \UART_SBD:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_SBD:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_SBD:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              !\UART_SBD:BUART:tx_state_2\
            + !\UART_SBD:BUART:tx_state_1\ * !\UART_SBD:BUART:tx_state_0\ * 
              \UART_SBD:BUART:tx_bitclk\
        );
        Output = \UART_SBD:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\psoc:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\psoc:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \psoc:Net_1109_1\
        );
        Output = \psoc:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_26, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_SBD:BUART:txn\
        );
        Output = Net_26 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Wind:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Wind:BUART:tx_fifo_notfull\
        );
        Output = \UART_Wind:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_Wind:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Wind:BUART:tx_state_1\ * \UART_Wind:BUART:tx_state_0\ * 
              \UART_Wind:BUART:tx_bitclk\
            + \UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_2\ * 
              \UART_Wind:BUART:tx_bitclk\ * !\UART_Wind:BUART:tx_counter_dp\
            + \UART_Wind:BUART:tx_state_0\ * !\UART_Wind:BUART:tx_state_2\ * 
              \UART_Wind:BUART:tx_bitclk\
        );
        Output = \UART_Wind:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Wind:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_0\ * 
              \UART_Wind:BUART:tx_state_2\ * \UART_Wind:BUART:tx_bitclk\
            + \UART_Wind:BUART:tx_state_1\ * \UART_Wind:BUART:tx_state_0\ * 
              \UART_Wind:BUART:tx_bitclk\
            + \UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_2\ * 
              \UART_Wind:BUART:tx_bitclk\ * !\UART_Wind:BUART:tx_counter_dp\
        );
        Output = \UART_Wind:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_13, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Wind:BUART:txn\
        );
        Output = Net_13 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Wind:BUART:txn\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Wind:BUART:txn\ * \UART_Wind:BUART:tx_state_1\ * 
              !\UART_Wind:BUART:tx_bitclk\
            + \UART_Wind:BUART:txn\ * \UART_Wind:BUART:tx_state_2\
            + !\UART_Wind:BUART:tx_state_1\ * \UART_Wind:BUART:tx_state_0\ * 
              !\UART_Wind:BUART:tx_shift_out\ * !\UART_Wind:BUART:tx_state_2\
            + !\UART_Wind:BUART:tx_state_1\ * \UART_Wind:BUART:tx_state_0\ * 
              !\UART_Wind:BUART:tx_state_2\ * !\UART_Wind:BUART:tx_bitclk\
            + \UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_0\ * 
              !\UART_Wind:BUART:tx_shift_out\ * !\UART_Wind:BUART:tx_state_2\ * 
              \UART_Wind:BUART:tx_bitclk\ * \UART_Wind:BUART:tx_counter_dp\
        );
        Output = \UART_Wind:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Wind:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_0\ * 
              !\UART_Wind:BUART:tx_state_2\
            + !\UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_0\ * 
              \UART_Wind:BUART:tx_bitclk\
        );
        Output = \UART_Wind:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_Wind:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Wind:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_0\ * 
              !\UART_Wind:BUART:tx_fifo_empty\ * 
              !\UART_Wind:BUART:tx_state_2\
            + !\UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_0\ * 
              !\UART_Wind:BUART:tx_fifo_empty\ * \UART_Wind:BUART:tx_bitclk\
            + \UART_Wind:BUART:tx_state_1\ * \UART_Wind:BUART:tx_state_0\ * 
              \UART_Wind:BUART:tx_fifo_empty\ * \UART_Wind:BUART:tx_bitclk\
            + \UART_Wind:BUART:tx_state_0\ * !\UART_Wind:BUART:tx_state_2\ * 
              \UART_Wind:BUART:tx_bitclk\
        );
        Output = \UART_Wind:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Wind:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Wind:BUART:tx_state_1\ * !\UART_Wind:BUART:tx_state_0\ * 
              \UART_Wind:BUART:tx_fifo_empty\ * \UART_Wind:BUART:tx_state_2\ * 
              \UART_Wind:BUART:tx_bitclk\
        );
        Output = \UART_Wind:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Wind:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Wind:Net_9\ ,
        cs_addr_2 => \UART_Wind:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Wind:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Wind:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Wind:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Wind:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Wind:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Wind:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Wind:Net_9\ ,
        status_3 => \UART_Wind:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Wind:BUART:tx_status_2\ ,
        status_1 => \UART_Wind:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Wind:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =SBD_reply
        PORT MAP (
            interrupt => Net_33 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_105 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\psoc:I2C_IRQ\
        PORT MAP (
            interrupt => \psoc:Net_697\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =isr_Wind
        PORT MAP (
            interrupt => Net_20 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(17)] 
    interrupt: Name =timeout_isr
        PORT MAP (
            interrupt => Net_110 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Battery_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Battery_in(0)__PA ,
        analog_term => Net_95 ,
        pad => Battery_in(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = SBD_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SBD_Rx(0)__PA ,
        fb => Net_31 ,
        pad => SBD_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SBD_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SBD_Tx(0)__PA ,
        input => Net_26 ,
        pad => SBD_Tx(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = dataPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dataPin(0)__PA ,
        fb => Net_69 ,
        pad => dataPin(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = selectPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => selectPin(0)__PA ,
        input => Net_68 ,
        pad => selectPin(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = clockPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => clockPin(0)__PA ,
        input => Net_67 ,
        pad => clockPin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Wind_Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Wind_Rx(0)__PA ,
        fb => Net_18 ,
        pad => Wind_Rx(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Wind_Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Wind_Tx(0)__PA ,
        input => Net_13 ,
        pad => Wind_Tx(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 contains the following IO cells:
[IoId=3]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \psoc:Net_1109_1\ ,
        input => \psoc:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \psoc:Net_1109_0\ ,
        input => \psoc:Net_643_3\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            aclk_glb_0 => \ADC:Net_221\ ,
            aclk_0 => \ADC:Net_221_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_221_adig\ ,
            clk_a_dig_0 => \ADC:Net_221_adig_local\ ,
            dclk_glb_0 => \psoc:Net_970\ ,
            dclk_0 => \psoc:Net_970_local\ ,
            dclk_glb_1 => Net_70 ,
            dclk_1 => Net_70_local ,
            dclk_glb_2 => \UART_SBD:Net_9\ ,
            dclk_2 => \UART_SBD:Net_9_local\ ,
            dclk_glb_3 => \UART_Wind:Net_9\ ,
            dclk_3 => \UART_Wind:Net_9_local\ ,
            dclk_glb_4 => Net_116 ,
            dclk_4 => Net_116_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Timer:TimerHW\
        PORT MAP (
            clock => Net_116 ,
            enable => __ONE__ ,
            tc => \Timer:Net_51\ ,
            cmp => \Timer:Net_261\ ,
            irq => Net_110 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(OpAmp,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,3)]: 
    vrefcell: Name =\ADC:vRef_1024\
        PORT MAP (
            vout => \ADC:Net_248\ );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: 
    SAR @ [FFB(SAR,0)]: 
    sarcell: Name =\ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_95 ,
            vminus => \ADC:Net_126\ ,
            ext_pin => \ADC:Net_215\ ,
            vrefhi_out => \ADC:Net_126\ ,
            vref => \ADC:Net_248\ ,
            clock => \ADC:Net_221\ ,
            pump_clock => \ADC:Net_221\ ,
            irq => \ADC:Net_252\ ,
            next => Net_108 ,
            data_out_udb_11 => \ADC:Net_207_11\ ,
            data_out_udb_10 => \ADC:Net_207_10\ ,
            data_out_udb_9 => \ADC:Net_207_9\ ,
            data_out_udb_8 => \ADC:Net_207_8\ ,
            data_out_udb_7 => \ADC:Net_207_7\ ,
            data_out_udb_6 => \ADC:Net_207_6\ ,
            data_out_udb_5 => \ADC:Net_207_5\ ,
            data_out_udb_4 => \ADC:Net_207_4\ ,
            data_out_udb_3 => \ADC:Net_207_3\ ,
            data_out_udb_2 => \ADC:Net_207_2\ ,
            data_out_udb_1 => \ADC:Net_207_1\ ,
            data_out_udb_0 => \ADC:Net_207_0\ ,
            eof_udb => Net_105 );
        Properties:
        {
            cy_registers = ""
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |               | 
Port | Pin | Fixed |      Type |       Drive Mode |          Name | Connections
-----+-----+-------+-----------+------------------+---------------+---------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG | Battery_in(0) | Analog(Net_95)
-----+-----+-------+-----------+------------------+---------------+---------------------------------------------
   2 |   0 |     * |      NONE |     HI_Z_DIGITAL |     SBD_Rx(0) | FB(Net_31)
     |   1 |     * |      NONE |         CMOS_OUT |     SBD_Tx(0) | In(Net_26)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    dataPin(0) | FB(Net_69)
     |   3 |     * |      NONE |         CMOS_OUT |  selectPin(0) | In(Net_68)
     |   4 |     * |      NONE |         CMOS_OUT |   clockPin(0) | In(Net_67)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |    Wind_Rx(0) | FB(Net_18)
     |   6 |     * |      NONE |         CMOS_OUT |    Wind_Tx(0) | In(Net_13)
-----+-----+-------+-----------+------------------+---------------+---------------------------------------------
  12 |   3 |     * |      NONE |    OPEN_DRAIN_LO |      SDA_1(0) | FB(\psoc:Net_1109_1\), In(\psoc:sda_x_wire\)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |      SCL_1(0) | FB(\psoc:Net_1109_0\), In(\psoc:Net_643_3\)
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.013ms
Digital Placement phase: Elapsed time ==> 10s.680ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 13s.252ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.804ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.165ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in TransmitReadings_freeSoC_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.566ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.742ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 33s.435ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 33s.523ms
API generation phase: Elapsed time ==> 6s.040ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.002ms
