{"Source Block": ["oh/common/hdl/oh_lat1.v@32:44@HdlStmProcess", "   reg  [DW-1:0]    out_real_sl;\n   wire [DW-1:0]    out_sl;\n\n   /* verilator lint_off COMBDLY */\n   // # Real lat1\n   always @ (/*AUTOSENSE*/in_sh or lat_clk)\n\tif (lat_clk)\n\t  out_real_sl[DW-1:0] <= in_sh[DW-1:0];\n   /* verilator lint_on COMBDLY */\n\n`ifdef DV_FAKELAT\n   // # posedge FF\n   reg [DW-1:0]    out_dv_sl;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[37, "   always @ (/*AUTOSENSE*/in_sh or lat_clk)\n"], [38, "\tif (lat_clk)\n"], [39, "\t  out_real_sl[DW-1:0] <= in_sh[DW-1:0];\n"]], "Add": [[39, "   always @ (clk or in_sh)\n"], [39, "     if (clk)\n"], [39, "       out_real_sl[DW-1:0] <= in_sh[DW-1:0];\n"]]}}