#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC_DEC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DSM */
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1

/* ADC_Ext_CP_Clk */
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u

/* ADC_IRQ */
#define ADC_IRQ__ES2_PATCH 0u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define ADC_IRQ__INTC_MASK 0x20u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define ADC_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define ADC_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Au)

/* ADC_theACLK */
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* Rx_1 */
#define Rx_1__0__MASK 0x80u
#define Rx_1__0__PC CYREG_PRT2_PC7
#define Rx_1__0__PORT 2u
#define Rx_1__0__SHIFT 7
#define Rx_1__AG CYREG_PRT2_AG
#define Rx_1__AMUX CYREG_PRT2_AMUX
#define Rx_1__BIE CYREG_PRT2_BIE
#define Rx_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Rx_1__BYP CYREG_PRT2_BYP
#define Rx_1__CTL CYREG_PRT2_CTL
#define Rx_1__DM0 CYREG_PRT2_DM0
#define Rx_1__DM1 CYREG_PRT2_DM1
#define Rx_1__DM2 CYREG_PRT2_DM2
#define Rx_1__DR CYREG_PRT2_DR
#define Rx_1__INP_DIS CYREG_PRT2_INP_DIS
#define Rx_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT2_LCD_EN
#define Rx_1__MASK 0x80u
#define Rx_1__PORT 2u
#define Rx_1__PRT CYREG_PRT2_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Rx_1__PS CYREG_PRT2_PS
#define Rx_1__SHIFT 7
#define Rx_1__SLW CYREG_PRT2_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x40u
#define Tx_1__0__PC CYREG_PRT2_PC6
#define Tx_1__0__PORT 2u
#define Tx_1__0__SHIFT 6
#define Tx_1__AG CYREG_PRT2_AG
#define Tx_1__AMUX CYREG_PRT2_AMUX
#define Tx_1__BIE CYREG_PRT2_BIE
#define Tx_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Tx_1__BYP CYREG_PRT2_BYP
#define Tx_1__CTL CYREG_PRT2_CTL
#define Tx_1__DM0 CYREG_PRT2_DM0
#define Tx_1__DM1 CYREG_PRT2_DM1
#define Tx_1__DM2 CYREG_PRT2_DM2
#define Tx_1__DR CYREG_PRT2_DR
#define Tx_1__INP_DIS CYREG_PRT2_INP_DIS
#define Tx_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT2_LCD_EN
#define Tx_1__MASK 0x40u
#define Tx_1__PORT 2u
#define Tx_1__PRT CYREG_PRT2_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Tx_1__PS CYREG_PRT2_PS
#define Tx_1__SHIFT 6
#define Tx_1__SLW CYREG_PRT2_SLW

/* UART_BUART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB10_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB14_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB14_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB14_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB14_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB14_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB14_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB14_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB14_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB08_ST

/* UART_IntClock */
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* Timer_TimerHW */
#define Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_TimerHW__PM_ACT_MSK 0x01u
#define Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_TimerHW__PM_STBY_MSK 0x01u
#define Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* Vin_1 */
#define Vin_1__0__MASK 0x01u
#define Vin_1__0__PC CYREG_PRT0_PC0
#define Vin_1__0__PORT 0u
#define Vin_1__0__SHIFT 0
#define Vin_1__AG CYREG_PRT0_AG
#define Vin_1__AMUX CYREG_PRT0_AMUX
#define Vin_1__BIE CYREG_PRT0_BIE
#define Vin_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vin_1__BYP CYREG_PRT0_BYP
#define Vin_1__CTL CYREG_PRT0_CTL
#define Vin_1__DM0 CYREG_PRT0_DM0
#define Vin_1__DM1 CYREG_PRT0_DM1
#define Vin_1__DM2 CYREG_PRT0_DM2
#define Vin_1__DR CYREG_PRT0_DR
#define Vin_1__INP_DIS CYREG_PRT0_INP_DIS
#define Vin_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vin_1__LCD_EN CYREG_PRT0_LCD_EN
#define Vin_1__MASK 0x01u
#define Vin_1__PORT 0u
#define Vin_1__PRT CYREG_PRT0_PRT
#define Vin_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vin_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vin_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vin_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vin_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vin_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vin_1__PS CYREG_PRT0_PS
#define Vin_1__SHIFT 0
#define Vin_1__SLW CYREG_PRT0_SLW

/* Vin_2 */
#define Vin_2__0__MASK 0x02u
#define Vin_2__0__PC CYREG_PRT0_PC1
#define Vin_2__0__PORT 0u
#define Vin_2__0__SHIFT 1
#define Vin_2__AG CYREG_PRT0_AG
#define Vin_2__AMUX CYREG_PRT0_AMUX
#define Vin_2__BIE CYREG_PRT0_BIE
#define Vin_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vin_2__BYP CYREG_PRT0_BYP
#define Vin_2__CTL CYREG_PRT0_CTL
#define Vin_2__DM0 CYREG_PRT0_DM0
#define Vin_2__DM1 CYREG_PRT0_DM1
#define Vin_2__DM2 CYREG_PRT0_DM2
#define Vin_2__DR CYREG_PRT0_DR
#define Vin_2__INP_DIS CYREG_PRT0_INP_DIS
#define Vin_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vin_2__LCD_EN CYREG_PRT0_LCD_EN
#define Vin_2__MASK 0x02u
#define Vin_2__PORT 0u
#define Vin_2__PRT CYREG_PRT0_PRT
#define Vin_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vin_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vin_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vin_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vin_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vin_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vin_2__PS CYREG_PRT0_PS
#define Vin_2__SHIFT 1
#define Vin_2__SLW CYREG_PRT0_SLW

/* Vin_3 */
#define Vin_3__0__MASK 0x04u
#define Vin_3__0__PC CYREG_PRT0_PC2
#define Vin_3__0__PORT 0u
#define Vin_3__0__SHIFT 2
#define Vin_3__AG CYREG_PRT0_AG
#define Vin_3__AMUX CYREG_PRT0_AMUX
#define Vin_3__BIE CYREG_PRT0_BIE
#define Vin_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vin_3__BYP CYREG_PRT0_BYP
#define Vin_3__CTL CYREG_PRT0_CTL
#define Vin_3__DM0 CYREG_PRT0_DM0
#define Vin_3__DM1 CYREG_PRT0_DM1
#define Vin_3__DM2 CYREG_PRT0_DM2
#define Vin_3__DR CYREG_PRT0_DR
#define Vin_3__INP_DIS CYREG_PRT0_INP_DIS
#define Vin_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vin_3__LCD_EN CYREG_PRT0_LCD_EN
#define Vin_3__MASK 0x04u
#define Vin_3__PORT 0u
#define Vin_3__PRT CYREG_PRT0_PRT
#define Vin_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vin_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vin_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vin_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vin_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vin_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vin_3__PS CYREG_PRT0_PS
#define Vin_3__SHIFT 2
#define Vin_3__SLW CYREG_PRT0_SLW

/* Vin_4 */
#define Vin_4__0__MASK 0x08u
#define Vin_4__0__PC CYREG_PRT0_PC3
#define Vin_4__0__PORT 0u
#define Vin_4__0__SHIFT 3
#define Vin_4__AG CYREG_PRT0_AG
#define Vin_4__AMUX CYREG_PRT0_AMUX
#define Vin_4__BIE CYREG_PRT0_BIE
#define Vin_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vin_4__BYP CYREG_PRT0_BYP
#define Vin_4__CTL CYREG_PRT0_CTL
#define Vin_4__DM0 CYREG_PRT0_DM0
#define Vin_4__DM1 CYREG_PRT0_DM1
#define Vin_4__DM2 CYREG_PRT0_DM2
#define Vin_4__DR CYREG_PRT0_DR
#define Vin_4__INP_DIS CYREG_PRT0_INP_DIS
#define Vin_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vin_4__LCD_EN CYREG_PRT0_LCD_EN
#define Vin_4__MASK 0x08u
#define Vin_4__PORT 0u
#define Vin_4__PRT CYREG_PRT0_PRT
#define Vin_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vin_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vin_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vin_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vin_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vin_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vin_4__PS CYREG_PRT0_PS
#define Vin_4__SHIFT 3
#define Vin_4__SLW CYREG_PRT0_SLW

/* Vin_5 */
#define Vin_5__0__MASK 0x10u
#define Vin_5__0__PC CYREG_PRT1_PC4
#define Vin_5__0__PORT 1u
#define Vin_5__0__SHIFT 4
#define Vin_5__AG CYREG_PRT1_AG
#define Vin_5__AMUX CYREG_PRT1_AMUX
#define Vin_5__BIE CYREG_PRT1_BIE
#define Vin_5__BIT_MASK CYREG_PRT1_BIT_MASK
#define Vin_5__BYP CYREG_PRT1_BYP
#define Vin_5__CTL CYREG_PRT1_CTL
#define Vin_5__DM0 CYREG_PRT1_DM0
#define Vin_5__DM1 CYREG_PRT1_DM1
#define Vin_5__DM2 CYREG_PRT1_DM2
#define Vin_5__DR CYREG_PRT1_DR
#define Vin_5__INP_DIS CYREG_PRT1_INP_DIS
#define Vin_5__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Vin_5__LCD_EN CYREG_PRT1_LCD_EN
#define Vin_5__MASK 0x10u
#define Vin_5__PORT 1u
#define Vin_5__PRT CYREG_PRT1_PRT
#define Vin_5__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Vin_5__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Vin_5__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Vin_5__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Vin_5__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Vin_5__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Vin_5__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Vin_5__PS CYREG_PRT1_PS
#define Vin_5__SHIFT 4
#define Vin_5__SLW CYREG_PRT1_SLW

/* Vin_6 */
#define Vin_6__0__MASK 0x20u
#define Vin_6__0__PC CYREG_PRT1_PC5
#define Vin_6__0__PORT 1u
#define Vin_6__0__SHIFT 5
#define Vin_6__AG CYREG_PRT1_AG
#define Vin_6__AMUX CYREG_PRT1_AMUX
#define Vin_6__BIE CYREG_PRT1_BIE
#define Vin_6__BIT_MASK CYREG_PRT1_BIT_MASK
#define Vin_6__BYP CYREG_PRT1_BYP
#define Vin_6__CTL CYREG_PRT1_CTL
#define Vin_6__DM0 CYREG_PRT1_DM0
#define Vin_6__DM1 CYREG_PRT1_DM1
#define Vin_6__DM2 CYREG_PRT1_DM2
#define Vin_6__DR CYREG_PRT1_DR
#define Vin_6__INP_DIS CYREG_PRT1_INP_DIS
#define Vin_6__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Vin_6__LCD_EN CYREG_PRT1_LCD_EN
#define Vin_6__MASK 0x20u
#define Vin_6__PORT 1u
#define Vin_6__PRT CYREG_PRT1_PRT
#define Vin_6__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Vin_6__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Vin_6__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Vin_6__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Vin_6__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Vin_6__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Vin_6__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Vin_6__PS CYREG_PRT1_PS
#define Vin_6__SHIFT 5
#define Vin_6__SLW CYREG_PRT1_SLW

/* Vin_7 */
#define Vin_7__0__MASK 0x01u
#define Vin_7__0__PC CYREG_PRT2_PC0
#define Vin_7__0__PORT 2u
#define Vin_7__0__SHIFT 0
#define Vin_7__AG CYREG_PRT2_AG
#define Vin_7__AMUX CYREG_PRT2_AMUX
#define Vin_7__BIE CYREG_PRT2_BIE
#define Vin_7__BIT_MASK CYREG_PRT2_BIT_MASK
#define Vin_7__BYP CYREG_PRT2_BYP
#define Vin_7__CTL CYREG_PRT2_CTL
#define Vin_7__DM0 CYREG_PRT2_DM0
#define Vin_7__DM1 CYREG_PRT2_DM1
#define Vin_7__DM2 CYREG_PRT2_DM2
#define Vin_7__DR CYREG_PRT2_DR
#define Vin_7__INP_DIS CYREG_PRT2_INP_DIS
#define Vin_7__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Vin_7__LCD_EN CYREG_PRT2_LCD_EN
#define Vin_7__MASK 0x01u
#define Vin_7__PORT 2u
#define Vin_7__PRT CYREG_PRT2_PRT
#define Vin_7__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Vin_7__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Vin_7__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Vin_7__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Vin_7__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Vin_7__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Vin_7__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Vin_7__PS CYREG_PRT2_PS
#define Vin_7__SHIFT 0
#define Vin_7__SLW CYREG_PRT2_SLW

/* Vin_8 */
#define Vin_8__0__MASK 0x02u
#define Vin_8__0__PC CYREG_PRT2_PC1
#define Vin_8__0__PORT 2u
#define Vin_8__0__SHIFT 1
#define Vin_8__AG CYREG_PRT2_AG
#define Vin_8__AMUX CYREG_PRT2_AMUX
#define Vin_8__BIE CYREG_PRT2_BIE
#define Vin_8__BIT_MASK CYREG_PRT2_BIT_MASK
#define Vin_8__BYP CYREG_PRT2_BYP
#define Vin_8__CTL CYREG_PRT2_CTL
#define Vin_8__DM0 CYREG_PRT2_DM0
#define Vin_8__DM1 CYREG_PRT2_DM1
#define Vin_8__DM2 CYREG_PRT2_DM2
#define Vin_8__DR CYREG_PRT2_DR
#define Vin_8__INP_DIS CYREG_PRT2_INP_DIS
#define Vin_8__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Vin_8__LCD_EN CYREG_PRT2_LCD_EN
#define Vin_8__MASK 0x02u
#define Vin_8__PORT 2u
#define Vin_8__PRT CYREG_PRT2_PRT
#define Vin_8__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Vin_8__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Vin_8__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Vin_8__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Vin_8__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Vin_8__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Vin_8__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Vin_8__PS CYREG_PRT2_PS
#define Vin_8__SHIFT 1
#define Vin_8__SLW CYREG_PRT2_SLW

/* Vin_9 */
#define Vin_9__0__MASK 0x04u
#define Vin_9__0__PC CYREG_PRT2_PC2
#define Vin_9__0__PORT 2u
#define Vin_9__0__SHIFT 2
#define Vin_9__AG CYREG_PRT2_AG
#define Vin_9__AMUX CYREG_PRT2_AMUX
#define Vin_9__BIE CYREG_PRT2_BIE
#define Vin_9__BIT_MASK CYREG_PRT2_BIT_MASK
#define Vin_9__BYP CYREG_PRT2_BYP
#define Vin_9__CTL CYREG_PRT2_CTL
#define Vin_9__DM0 CYREG_PRT2_DM0
#define Vin_9__DM1 CYREG_PRT2_DM1
#define Vin_9__DM2 CYREG_PRT2_DM2
#define Vin_9__DR CYREG_PRT2_DR
#define Vin_9__INP_DIS CYREG_PRT2_INP_DIS
#define Vin_9__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Vin_9__LCD_EN CYREG_PRT2_LCD_EN
#define Vin_9__MASK 0x04u
#define Vin_9__PORT 2u
#define Vin_9__PRT CYREG_PRT2_PRT
#define Vin_9__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Vin_9__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Vin_9__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Vin_9__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Vin_9__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Vin_9__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Vin_9__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Vin_9__PS CYREG_PRT2_PS
#define Vin_9__SHIFT 2
#define Vin_9__SLW CYREG_PRT2_SLW

/* isr_1 */
#define isr_1__ES2_PATCH 0u
#define isr_1__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_1__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_1__INTC_MASK 0x01u
#define isr_1__INTC_NUMBER 0u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define isr_1__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_1__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_1__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* Status */
#define Status_sts_sts_reg__0__MASK 0x01u
#define Status_sts_sts_reg__0__POS 0
#define Status_sts_sts_reg__MASK 0x01u
#define Status_sts_sts_reg__MASK_REG CYREG_B0_UDB15_MSK
#define Status_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Status_sts_sts_reg__STATUS_REG CYREG_B0_UDB15_ST

/* Vin_10 */
#define Vin_10__0__MASK 0x08u
#define Vin_10__0__PC CYREG_PRT2_PC3
#define Vin_10__0__PORT 2u
#define Vin_10__0__SHIFT 3
#define Vin_10__AG CYREG_PRT2_AG
#define Vin_10__AMUX CYREG_PRT2_AMUX
#define Vin_10__BIE CYREG_PRT2_BIE
#define Vin_10__BIT_MASK CYREG_PRT2_BIT_MASK
#define Vin_10__BYP CYREG_PRT2_BYP
#define Vin_10__CTL CYREG_PRT2_CTL
#define Vin_10__DM0 CYREG_PRT2_DM0
#define Vin_10__DM1 CYREG_PRT2_DM1
#define Vin_10__DM2 CYREG_PRT2_DM2
#define Vin_10__DR CYREG_PRT2_DR
#define Vin_10__INP_DIS CYREG_PRT2_INP_DIS
#define Vin_10__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Vin_10__LCD_EN CYREG_PRT2_LCD_EN
#define Vin_10__MASK 0x08u
#define Vin_10__PORT 2u
#define Vin_10__PRT CYREG_PRT2_PRT
#define Vin_10__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Vin_10__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Vin_10__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Vin_10__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Vin_10__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Vin_10__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Vin_10__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Vin_10__PS CYREG_PRT2_PS
#define Vin_10__SHIFT 3
#define Vin_10__SLW CYREG_PRT2_SLW

/* Vin_11 */
#define Vin_11__0__MASK 0x10u
#define Vin_11__0__PC CYREG_PRT2_PC4
#define Vin_11__0__PORT 2u
#define Vin_11__0__SHIFT 4
#define Vin_11__AG CYREG_PRT2_AG
#define Vin_11__AMUX CYREG_PRT2_AMUX
#define Vin_11__BIE CYREG_PRT2_BIE
#define Vin_11__BIT_MASK CYREG_PRT2_BIT_MASK
#define Vin_11__BYP CYREG_PRT2_BYP
#define Vin_11__CTL CYREG_PRT2_CTL
#define Vin_11__DM0 CYREG_PRT2_DM0
#define Vin_11__DM1 CYREG_PRT2_DM1
#define Vin_11__DM2 CYREG_PRT2_DM2
#define Vin_11__DR CYREG_PRT2_DR
#define Vin_11__INP_DIS CYREG_PRT2_INP_DIS
#define Vin_11__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Vin_11__LCD_EN CYREG_PRT2_LCD_EN
#define Vin_11__MASK 0x10u
#define Vin_11__PORT 2u
#define Vin_11__PRT CYREG_PRT2_PRT
#define Vin_11__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Vin_11__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Vin_11__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Vin_11__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Vin_11__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Vin_11__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Vin_11__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Vin_11__PS CYREG_PRT2_PS
#define Vin_11__SHIFT 4
#define Vin_11__SLW CYREG_PRT2_SLW

/* Vin_12 */
#define Vin_12__0__MASK 0x20u
#define Vin_12__0__PC CYREG_PRT2_PC5
#define Vin_12__0__PORT 2u
#define Vin_12__0__SHIFT 5
#define Vin_12__AG CYREG_PRT2_AG
#define Vin_12__AMUX CYREG_PRT2_AMUX
#define Vin_12__BIE CYREG_PRT2_BIE
#define Vin_12__BIT_MASK CYREG_PRT2_BIT_MASK
#define Vin_12__BYP CYREG_PRT2_BYP
#define Vin_12__CTL CYREG_PRT2_CTL
#define Vin_12__DM0 CYREG_PRT2_DM0
#define Vin_12__DM1 CYREG_PRT2_DM1
#define Vin_12__DM2 CYREG_PRT2_DM2
#define Vin_12__DR CYREG_PRT2_DR
#define Vin_12__INP_DIS CYREG_PRT2_INP_DIS
#define Vin_12__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Vin_12__LCD_EN CYREG_PRT2_LCD_EN
#define Vin_12__MASK 0x20u
#define Vin_12__PORT 2u
#define Vin_12__PRT CYREG_PRT2_PRT
#define Vin_12__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Vin_12__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Vin_12__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Vin_12__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Vin_12__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Vin_12__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Vin_12__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Vin_12__PS CYREG_PRT2_PS
#define Vin_12__SHIFT 5
#define Vin_12__SLW CYREG_PRT2_SLW

/* Vin_13 */
#define Vin_13__0__MASK 0x01u
#define Vin_13__0__PC CYREG_PRT4_PC0
#define Vin_13__0__PORT 4u
#define Vin_13__0__SHIFT 0
#define Vin_13__AG CYREG_PRT4_AG
#define Vin_13__AMUX CYREG_PRT4_AMUX
#define Vin_13__BIE CYREG_PRT4_BIE
#define Vin_13__BIT_MASK CYREG_PRT4_BIT_MASK
#define Vin_13__BYP CYREG_PRT4_BYP
#define Vin_13__CTL CYREG_PRT4_CTL
#define Vin_13__DM0 CYREG_PRT4_DM0
#define Vin_13__DM1 CYREG_PRT4_DM1
#define Vin_13__DM2 CYREG_PRT4_DM2
#define Vin_13__DR CYREG_PRT4_DR
#define Vin_13__INP_DIS CYREG_PRT4_INP_DIS
#define Vin_13__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Vin_13__LCD_EN CYREG_PRT4_LCD_EN
#define Vin_13__MASK 0x01u
#define Vin_13__PORT 4u
#define Vin_13__PRT CYREG_PRT4_PRT
#define Vin_13__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Vin_13__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Vin_13__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Vin_13__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Vin_13__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Vin_13__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Vin_13__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Vin_13__PS CYREG_PRT4_PS
#define Vin_13__SHIFT 0
#define Vin_13__SLW CYREG_PRT4_SLW

/* Vin_14 */
#define Vin_14__0__MASK 0x02u
#define Vin_14__0__PC CYREG_PRT4_PC1
#define Vin_14__0__PORT 4u
#define Vin_14__0__SHIFT 1
#define Vin_14__AG CYREG_PRT4_AG
#define Vin_14__AMUX CYREG_PRT4_AMUX
#define Vin_14__BIE CYREG_PRT4_BIE
#define Vin_14__BIT_MASK CYREG_PRT4_BIT_MASK
#define Vin_14__BYP CYREG_PRT4_BYP
#define Vin_14__CTL CYREG_PRT4_CTL
#define Vin_14__DM0 CYREG_PRT4_DM0
#define Vin_14__DM1 CYREG_PRT4_DM1
#define Vin_14__DM2 CYREG_PRT4_DM2
#define Vin_14__DR CYREG_PRT4_DR
#define Vin_14__INP_DIS CYREG_PRT4_INP_DIS
#define Vin_14__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Vin_14__LCD_EN CYREG_PRT4_LCD_EN
#define Vin_14__MASK 0x02u
#define Vin_14__PORT 4u
#define Vin_14__PRT CYREG_PRT4_PRT
#define Vin_14__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Vin_14__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Vin_14__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Vin_14__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Vin_14__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Vin_14__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Vin_14__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Vin_14__PS CYREG_PRT4_PS
#define Vin_14__SHIFT 1
#define Vin_14__SLW CYREG_PRT4_SLW

/* isr_RX */
#define isr_RX__ES2_PATCH 0u
#define isr_RX__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isr_RX__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isr_RX__INTC_MASK 0x02u
#define isr_RX__INTC_NUMBER 1u
#define isr_RX__INTC_PRIOR_NUM 7u
#define isr_RX__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define isr_RX__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isr_RX__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isr_RX__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* Control */
#define Control_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Sync_ctrl_reg__0__POS 0
#define Control_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Sync_ctrl_reg__1__POS 1
#define Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Control_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Sync_ctrl_reg__2__POS 2
#define Control_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Sync_ctrl_reg__3__POS 3
#define Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Control_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Control_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Control_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define Control_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Control_Sync_ctrl_reg__MASK 0x0Fu
#define Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Control_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "ADC_4ch_DAC_renew"
#define CY_VERSION "PSoC Creator  3.2"
#define CYDEV_CHIP_DIE_GEN4 2u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 12u
#define CYDEV_CHIP_DIE_PSOC4A 5u
#define CYDEV_CHIP_DIE_PSOC5LP 11u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 5u
#define CYDEV_CHIP_MEMBER_4C 9u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 6u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4L 8u
#define CYDEV_CHIP_MEMBER_4M 7u
#define CYDEV_CHIP_MEMBER_5A 11u
#define CYDEV_CHIP_MEMBER_5B 10u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_GEN4_ES 17u
#define CYDEV_CHIP_REV_GEN4_ES2 33u
#define CYDEV_CHIP_REV_GEN4_PRODUCTION 17u
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000002u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_DP8051_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
