#Build: Synplify Pro (R) S-2021.09M, Build 223R, Feb 23 2022
#install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-TDPVUTD

# Tue May  9 22:18:27 2023

#Implementation: synthesis


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys HDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys VHDL Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @

@N|Running in 64-bit mode
@N:"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd":6:7:6:9|Top entity is set to mko.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Synchronizer.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\ADI_SPI.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\cmd_table.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Communication_ANW_MUX.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Communication_CMD_MUX.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\REGISTERS.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\FIFOs_Reader.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Test_Generator.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\cmd_table_trigger.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_RX_Protocol.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_TX_Protocol.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Answer_Encoder.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Command_Decoder.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Control.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
Options changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)


Process completed successfully.
# Tue May  9 22:18:28 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Verilog Compiler, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v" (library work)
@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4065:13:4065:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4096:13:4096:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4142:13:4142:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4252:13:4252:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4436:13:4436:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4477:13:4477:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4503:13:4503:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4520:13:4520:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4597:13:4597:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":5361:13:5361:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":6171:13:6171:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":6280:13:6280:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":6318:13:6318:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":6391:13:6391:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":7280:13:7280:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":8337:13:8337:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":9296:13:9296:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":10032:13:10032:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":10747:13:10747:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":10781:13:10781:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":10817:13:10817:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":10864:13:10864:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":10898:13:10898:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":11764:13:11764:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":12807:13:12807:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":12819:15:12819:27|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":12830:13:12830:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":12843:13:12843:25|User defined pragma syn_black_box detected

@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Clock_Reset\Clock_Reset.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Controler\Controler.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Data_Block\Data_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\UART_Protocol\UART_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Top\Top.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Process completed successfully.
# Tue May  9 22:18:28 2023

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v" (library work)
@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4065:13:4065:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4096:13:4096:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4142:13:4142:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4252:13:4252:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4436:13:4436:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4477:13:4477:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4503:13:4503:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4520:13:4520:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":4597:13:4597:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":5361:13:5361:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":6171:13:6171:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":6280:13:6280:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":6318:13:6318:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":6391:13:6391:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":7280:13:7280:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":8337:13:8337:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":9296:13:9296:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":10032:13:10032:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":10747:13:10747:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":10781:13:10781:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":10817:13:10817:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":10864:13:10864:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":10898:13:10898:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":11764:13:11764:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":12807:13:12807:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":12819:15:12819:27|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":12830:13:12830:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":12843:13:12843:25|User defined pragma syn_black_box detected

@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Clock_Reset\Clock_Reset.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Controler\Controler.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Data_Block\Data_Block.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v" (library work)
@N: CG334 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":447:13:447:25|Read directive translate_off.
@N: CG333 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":459:13:459:24|Read directive translate_on.
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\fifo_256x8_54sxa.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\UART_Protocol\UART_Protocol.v" (library work)
@I::"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Top\Top.v" (library work)
Verilog syntax check successful!
File C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\synwork\_verilog_hintfile changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Data_Block\Data_Block.v changed - recompiling
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v":21:7:21:52|Synthesizing module CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF in library work.
Running optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v":21:7:21:21|Synthesizing module CORERESET_PF_C0 in library work.
Running optimization stage 1 on CORERESET_PF_C0 .......
Finished optimization stage 1 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":489:7:489:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v":41:12:41:21|Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":3694:7:3694:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":504:7:504:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":500:7:500:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v":5:7:5:34|Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_CCC_C0\PF_CCC_C0.v":263:7:263:15|Synthesizing module PF_CCC_C0 in library work.
Running optimization stage 1 on PF_CCC_C0 .......
Finished optimization stage 1 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":1702:7:1702:10|Synthesizing module INIT in library work.
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":5:7:5:61|Synthesizing module PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR in library work.
Running optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR .......
Finished optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v":83:7:83:24|Synthesizing module PF_INIT_MONITOR_C0 in library work.
Running optimization stage 1 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 1 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\polarfire_syn_comps.v":2199:7:2199:18|Synthesizing module OSC_RC160MHZ in library work.
Running optimization stage 1 on OSC_RC160MHZ .......
Finished optimization stage 1 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v":5:7:5:34|Synthesizing module PF_OSC_C0_PF_OSC_C0_0_PF_OSC in library work.
Running optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
Finished optimization stage 1 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_OSC_C0\PF_OSC_C0.v":27:7:27:15|Synthesizing module PF_OSC_C0 in library work.
Running optimization stage 1 on PF_OSC_C0 .......
Finished optimization stage 1 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Clock_Reset\Clock_Reset.v":9:7:9:17|Synthesizing module Clock_Reset in library work.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Clock_Reset\Clock_Reset.v":124:13:124:26|Using module Synchronizer from library work
Running optimization stage 1 on Clock_Reset .......
Finished optimization stage 1 on Clock_Reset (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 127MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":29:7:29:40|Synthesizing module COREFIFO_C1_COREFIFO_C1_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":613:16:613:39|Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":28:7:28:51|Synthesizing module COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":170:29:170:46|Removing wire almostfulli_assert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":171:29:171:48|Removing wire almostfulli_deassert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":172:29:172:40|Removing wire fulli_assert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":173:29:173:42|Removing wire fulli_deassert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":181:29:181:37|Removing wire neg_reset, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":182:29:182:36|Removing wire re_top_p, as it has the load but no drivers.
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 .......
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":493:4:493:9|Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":493:4:493:9|Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":471:3:471:8|Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":471:3:471:8|Pruning unused register full_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":471:3:471:8|Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":471:3:471:8|Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":392:3:392:8|Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":379:4:379:9|Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":339:6:339:11|Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":546:7:546:12|All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":546:7:546:12|All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":493:4:493:9|All reachable assignments to underflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":493:4:493:9|All reachable assignments to dvld_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":283:3:283:8|All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":256:3:256:8|All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":578:7:578:13|Synthesizing module RAM1K20 in library work.
Running optimization stage 1 on RAM1K20 .......
Finished optimization stage 1 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 127MB peak: 128MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v":5:7:5:41|Synthesizing module COREFIFO_C1_COREFIFO_C1_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 128MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v":4:7:4:43|Synthesizing module COREFIFO_C1_COREFIFO_C1_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v":46:26:46:37|*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v":47:26:47:37|*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v":48:26:48:36|*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v":49:26:49:36|*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 128MB)
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":215:36:215:41|Removing wire EMPTY2, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":216:36:216:42|Removing wire AEMPTY2, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":217:36:217:45|Removing wire fifo_rd_en, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":221:36:221:46|Removing wire pf_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":222:36:222:48|Removing wire fwft_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":227:36:227:39|Removing wire pf_Q, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":228:36:228:41|Removing wire fwft_Q, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":246:36:246:45|Removing wire DVLD_async, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":248:36:248:44|Removing wire DVLD_sync, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":249:36:249:44|Removing wire fwft_dvld, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":250:36:250:49|Removing wire fwft_reg_valid, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":251:36:251:42|Removing wire pf_dvld, as there is no assignment to it.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":260:36:260:44|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":274:36:274:41|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":293:8:293:17|Removing wire reset_rclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":294:8:294:17|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":295:8:295:19|Removing wire reset_sync_r, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":296:8:296:19|Removing wire reset_sync_w, as there is no assignment to it.
Running optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 .......
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":1185:3:1185:8|Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":1175:3:1175:8|Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":1098:3:1098:8|Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":1088:3:1088:8|Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":1078:3:1078:8|Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":1068:3:1068:8|Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":513:3:513:8|Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":513:3:513:8|Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":513:3:513:8|Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":500:3:500:8|Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":500:3:500:8|Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 128MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1.v":49:7:49:17|Synthesizing module COREFIFO_C1 in library work.
Running optimization stage 1 on COREFIFO_C1 .......
Finished optimization stage 1 on COREFIFO_C1 (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 128MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":29:7:29:40|Synthesizing module COREFIFO_C3_COREFIFO_C3_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":613:16:613:39|Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":28:7:28:51|Synthesizing module COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":170:29:170:46|Removing wire almostfulli_assert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":171:29:171:48|Removing wire almostfulli_deassert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":172:29:172:40|Removing wire fulli_assert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":173:29:173:42|Removing wire fulli_deassert, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":181:29:181:37|Removing wire neg_reset, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":182:29:182:36|Removing wire re_top_p, as it has the load but no drivers.
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 .......
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":493:4:493:9|Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":493:4:493:9|Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":471:3:471:8|Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":471:3:471:8|Pruning unused register full_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":471:3:471:8|Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":471:3:471:8|Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":392:3:392:8|Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":379:4:379:9|Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":339:6:339:11|Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":546:7:546:12|All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":546:7:546:12|All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":493:4:493:9|All reachable assignments to underflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":493:4:493:9|All reachable assignments to dvld_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":283:3:283:8|All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":256:3:256:8|All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v":5:7:5:41|Synthesizing module COREFIFO_C3_COREFIFO_C3_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v":4:7:4:43|Synthesizing module COREFIFO_C3_COREFIFO_C3_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v":46:26:46:37|*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v":47:26:47:37|*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v":48:26:48:36|*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v":49:26:49:36|*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":215:36:215:41|Removing wire EMPTY2, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":216:36:216:42|Removing wire AEMPTY2, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":217:36:217:45|Removing wire fifo_rd_en, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":221:36:221:46|Removing wire pf_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":222:36:222:48|Removing wire fwft_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":227:36:227:39|Removing wire pf_Q, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":228:36:228:41|Removing wire fwft_Q, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":246:36:246:45|Removing wire DVLD_async, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":248:36:248:44|Removing wire DVLD_sync, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":249:36:249:44|Removing wire fwft_dvld, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":250:36:250:49|Removing wire fwft_reg_valid, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":251:36:251:42|Removing wire pf_dvld, as there is no assignment to it.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":260:36:260:44|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":274:36:274:41|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":293:8:293:17|Removing wire reset_rclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":294:8:294:17|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":295:8:295:19|Removing wire reset_sync_r, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":296:8:296:19|Removing wire reset_sync_w, as there is no assignment to it.
Running optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 .......
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":1185:3:1185:8|Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":1175:3:1175:8|Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":1098:3:1098:8|Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":1088:3:1088:8|Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":1078:3:1078:8|Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":1068:3:1068:8|Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":513:3:513:8|Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":513:3:513:8|Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":513:3:513:8|Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":500:3:500:8|Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":500:3:500:8|Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3.v":49:7:49:17|Synthesizing module COREFIFO_C3 in library work.
Running optimization stage 1 on COREFIFO_C3 .......
Finished optimization stage 1 on COREFIFO_C3 (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Controler\Controler.v":9:7:9:15|Synthesizing module Controler in library work.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Controler\Controler.v":191:8:191:16|Using module ADI_SPI from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Controler\Controler.v":209:15:209:30|Using module Answer_Encoder from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Controler\Controler.v":229:16:229:32|Using module Command_Decoder from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Controler\Controler.v":265:22:265:44|Using module Communication_ANW_MUX from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Controler\Controler.v":286:22:286:44|Using module Communication_CMD_MUX from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Controler\Controler.v":335:10:335:20|Using module REGISTERS from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Controler\Controler.v":350:17:350:34|Using module System_Controler from library work
Running optimization stage 1 on Controler .......
Finished optimization stage 1 on Controler (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7_0\PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM.v":5:7:5:43|Synthesizing module PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM in library work.
Running optimization stage 1 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM .......
Finished optimization stage 1 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C7\PF_DPSRAM_C7.v":75:7:75:18|Synthesizing module PF_DPSRAM_C7 in library work.
Running optimization stage 1 on PF_DPSRAM_C7 .......
Finished optimization stage 1 on PF_DPSRAM_C7 (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status_0\PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM.v":5:7:5:69|Synthesizing module PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM in library work.
Running optimization stage 1 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM .......
Finished optimization stage 1 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C8_Event_Status\PF_DPSRAM_C8_Event_Status.v":75:7:75:31|Synthesizing module PF_DPSRAM_C8_Event_Status in library work.
Running optimization stage 1 on PF_DPSRAM_C8_Event_Status .......
Finished optimization stage 1 on PF_DPSRAM_C8_Event_Status (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Event_Info_RAM_Block\Event_Info_RAM_Block.v":9:7:9:26|Synthesizing module Event_Info_RAM_Block in library work.
Running optimization stage 1 on Event_Info_RAM_Block .......
Finished optimization stage 1 on Event_Info_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 128MB peak: 129MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":29:7:29:40|Synthesizing module COREFIFO_C4_COREFIFO_C4_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000010000
	WWIDTH=32'b00000000000000000000000000010000
	RDEPTH=32'b00000000000000010000000000000000
	WDEPTH=32'b00000000000000010000000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000001111111111111110
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000010000
	RMSB_DEPTH=32'b00000000000000000000000000010000
	WDEPTH_CAL=32'b00000000000000000000000000001111
	RDEPTH_CAL=32'b00000000000000000000000000001111
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":613:16:613:39|Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v":28:7:28:51|Synthesizing module COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000010000
	WRITE_DEPTH=32'b00000000000000000000000000010000
	FULL_WRITE_DEPTH=32'b00000000000000010000000000000000
	READ_WIDTH=32'b00000000000000000000000000010000
	READ_DEPTH=32'b00000000000000000000000000010000
	FULL_READ_DEPTH=32'b00000000000000010000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000001111111111111110
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001111
	RDEPTH_CAL=32'b00000000000000000000000000001111
   Generated name = COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v":181:29:181:37|Removing wire neg_reset, as there is no assignment to it.
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0 .......
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v":493:4:493:9|Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v":493:4:493:9|Pruning unused register dvld_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v":471:3:471:8|Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v":471:3:471:8|Pruning unused register full_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v":471:3:471:8|Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v":379:4:379:9|Pruning unused register sc_w[16:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v":339:6:339:11|Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v":587:9:587:14|All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v":587:9:587:14|All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v":493:4:493:9|All reachable assignments to underflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v":283:3:283:8|All reachable assignments to rdcnt[16:0] assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v":256:3:256:8|All reachable assignments to wrcnt[16:0] assign 0, register removed by optimization.
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 130MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":28:7:28:45|Synthesizing module COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000010000
	WWIDTH=32'b00000000000000000000000000010000
	RWIDTH=32'b00000000000000000000000000010000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001111
   Generated name = COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":262:38:262:55|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":127:27:127:32|Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":133:27:133:33|Removing wire aresetn, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":140:27:140:32|Removing wire empty1, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":148:8:148:17|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":149:8:149:17|Removing wire reset_rclk, as there is no assignment to it.
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0 .......
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":366:3:366:8|Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":252:3:252:8|Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":241:4:241:9|Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":222:3:222:8|Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":222:3:222:8|Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 130MB peak: 130MB)
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":199:7:199:9|Synthesizing module OR4 in library work.
Running optimization stage 1 on OR4 .......
Finished optimization stage 1 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 131MB)
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":223:7:223:9|Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
Finished optimization stage 1 on INV (CPU Time 0h:00m:00s, Memory Used current: 131MB peak: 131MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_LSRAM_top.v":5:7:5:41|Synthesizing module COREFIFO_C4_COREFIFO_C4_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 135MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v":4:7:4:43|Synthesizing module COREFIFO_C4_COREFIFO_C4_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000010000
	WWIDTH=32'b00000000000000000000000000010000
	RDEPTH=32'b00000000000000000000000000010000
	WDEPTH=32'b00000000000000000000000000010000
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_16_16_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_16_16_1s_1s_2s_0s_0s .......
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v":46:26:46:37|*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v":47:26:47:37|*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v":48:26:48:36|*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v":49:26:49:36|*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_16_16_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 134MB peak: 135MB)
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":221:36:221:46|Removing wire pf_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":227:36:227:39|Removing wire pf_Q, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":246:36:246:45|Removing wire DVLD_async, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":248:36:248:44|Removing wire DVLD_sync, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":251:36:251:42|Removing wire pf_dvld, as there is no assignment to it.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":260:36:260:44|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":274:36:274:41|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":293:8:293:17|Removing wire reset_rclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":294:8:294:17|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":295:8:295:19|Removing wire reset_sync_r, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":296:8:296:19|Removing wire reset_sync_w, as there is no assignment to it.
Running optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0 .......
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":1185:3:1185:8|Pruning unused register RDATA_ext_r1[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":1175:3:1175:8|Pruning unused register RDATA_ext_r[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":1098:3:1098:8|Pruning unused register RDATA_r2[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":1088:3:1088:8|Pruning unused register RDATA_r1[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":1078:3:1078:8|Pruning unused register RDATA_r_pre[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":513:3:513:8|Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":513:3:513:8|Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":513:3:513:8|Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":500:3:500:8|Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":500:3:500:8|Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 135MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4.v":49:7:49:17|Synthesizing module COREFIFO_C4 in library work.
Running optimization stage 1 on COREFIFO_C4 .......
Finished optimization stage 1 on COREFIFO_C4 (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 135MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v":9:7:9:21|Synthesizing module Input_Data_Part in library work.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Input_Data_Part\Input_Data_Part.v":177:0:177:13|Using module Trigger_Unit from library work
Running optimization stage 1 on Input_Data_Part .......
Finished optimization stage 1 on Input_Data_Part (CPU Time 0h:00m:00s, Memory Used current: 135MB peak: 135MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v":5:7:5:43|Synthesizing module PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM in library work.
Running optimization stage 1 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM .......
Finished optimization stage 1 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 154MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5.v":75:7:75:18|Synthesizing module PF_DPSRAM_C5 in library work.
Running optimization stage 1 on PF_DPSRAM_C5 .......
Finished optimization stage 1 on PF_DPSRAM_C5 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 154MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v":9:7:9:22|Synthesizing module Sample_RAM_Block in library work.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v":277:25:277:50|Using module Sample_RAM_Block_Decoder from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Sample_RAM_Block\Sample_RAM_Block.v":285:21:285:42|Using module Sample_RAM_Block_MUX from library work
Running optimization stage 1 on Sample_RAM_Block .......
Finished optimization stage 1 on Sample_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 154MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":29:7:29:40|Synthesizing module COREFIFO_C5_COREFIFO_C5_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000010010
	WWIDTH=32'b00000000000000000000000000010010
	RDEPTH=32'b00000000000000010000000000000000
	WDEPTH=32'b00000000000000010000000000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000001111111111111110
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000010000
	RMSB_DEPTH=32'b00000000000000000000000000010000
	WDEPTH_CAL=32'b00000000000000000000000000001111
	RDEPTH_CAL=32'b00000000000000000000000000001111
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0
@W: CG168 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":613:16:613:39|Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v":28:7:28:51|Synthesizing module COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000010010
	WRITE_DEPTH=32'b00000000000000000000000000010000
	FULL_WRITE_DEPTH=32'b00000000000000010000000000000000
	READ_WIDTH=32'b00000000000000000000000000010010
	READ_DEPTH=32'b00000000000000000000000000010000
	FULL_READ_DEPTH=32'b00000000000000010000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000001111111111111110
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	WDEPTH_CAL=32'b00000000000000000000000000001111
	RDEPTH_CAL=32'b00000000000000000000000000001111
   Generated name = COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v":181:29:181:37|Removing wire neg_reset, as there is no assignment to it.
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0 .......
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v":493:4:493:9|Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v":493:4:493:9|Pruning unused register dvld_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v":471:3:471:8|Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v":471:3:471:8|Pruning unused register full_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v":471:3:471:8|Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v":379:4:379:9|Pruning unused register sc_w[16:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v":339:6:339:11|Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v":587:9:587:14|All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v":587:9:587:14|All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v":493:4:493:9|All reachable assignments to underflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v":283:3:283:8|All reachable assignments to rdcnt[16:0] assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v":256:3:256:8|All reachable assignments to wrcnt[16:0] assign 0, register removed by optimization.
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 155MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":28:7:28:45|Synthesizing module COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000010000
	WWIDTH=32'b00000000000000000000000000010010
	RWIDTH=32'b00000000000000000000000000010010
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000001
	FWFT=32'b00000000000000000000000000000000
	SYNC=32'b00000000000000000000000000000001
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001111
   Generated name = COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":262:38:262:55|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":127:27:127:32|Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":133:27:133:33|Removing wire aresetn, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":140:27:140:32|Removing wire empty1, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":148:8:148:17|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":149:8:149:17|Removing wire reset_rclk, as there is no assignment to it.
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0 .......
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":366:3:366:8|Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":252:3:252:8|Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":241:4:241:9|Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":222:3:222:8|Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":222:3:222:8|Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 154MB peak: 155MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v":5:7:5:41|Synthesizing module COREFIFO_C5_COREFIFO_C5_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v":4:7:4:43|Synthesizing module COREFIFO_C5_COREFIFO_C5_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000010010
	WWIDTH=32'b00000000000000000000000000010010
	RDEPTH=32'b00000000000000000000000000010000
	WDEPTH=32'b00000000000000000000000000010000
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s .......
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v":46:26:46:37|*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v":47:26:47:37|*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v":48:26:48:36|*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v":49:26:49:36|*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":221:36:221:46|Removing wire pf_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":227:36:227:39|Removing wire pf_Q, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":246:36:246:45|Removing wire DVLD_async, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":248:36:248:44|Removing wire DVLD_sync, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":251:36:251:42|Removing wire pf_dvld, as there is no assignment to it.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":260:36:260:44|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":274:36:274:41|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":293:8:293:17|Removing wire reset_rclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":294:8:294:17|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":295:8:295:19|Removing wire reset_sync_r, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":296:8:296:19|Removing wire reset_sync_w, as there is no assignment to it.
Running optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0 .......
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":1185:3:1185:8|Pruning unused register RDATA_ext_r1[17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":1175:3:1175:8|Pruning unused register RDATA_ext_r[17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":1110:3:1110:8|Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\synlog\Top_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5.v":49:7:49:17|Synthesizing module COREFIFO_C5 in library work.
Running optimization stage 1 on COREFIFO_C5 .......
Finished optimization stage 1 on COREFIFO_C5 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v":9:7:9:22|Synthesizing module Trigger_Top_Part in library work.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v":137:16:137:32|Using module Trigger_Control from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Trigger_Top_Part\Trigger_Top_Part.v":158:13:158:26|Using module Trigger_Main from library work
Running optimization stage 1 on Trigger_Top_Part .......
Finished optimization stage 1 on Trigger_Top_Part (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Data_Block\Data_Block.v":9:7:9:16|Synthesizing module Data_Block in library work.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Data_Block\Data_Block.v":164:13:164:26|Using module FIFOs_Reader from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Data_Block\Data_Block.v":270:15:270:30|Using module Test_Generator from library work
Running optimization stage 1 on Data_Block .......
Finished optimization stage 1 on Data_Block (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":29:7:29:40|Synthesizing module COREFIFO_C0_COREFIFO_C0_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011010
	SYNC=32'b00000000000000000000000000000000
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000010000000000
	WDEPTH=32'b00000000000000000000010000000000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000000
	AF_STATIC_EN=32'b00000000000000000000000000000000
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000001111111100
	PIPE=32'b00000000000000000000000000000001
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000001
	ECC=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
	DIE_SIZE=32'b00000000000000000000000000001111
	WMSB_DEPTH=32'b00000000000000000000000000001010
	RMSB_DEPTH=32'b00000000000000000000000000001010
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	RESET_POLARITY=32'b00000000000000000000000000000000
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
   Generated name = COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_NstagesSync.v":29:7:29:52|Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync in library work.

	NUM_STAGES=32'b00000000000000000000000000000010
	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_grayToBinConv.v":29:7:29:54|Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv in library work.

	ADDRWIDTH=32'b00000000000000000000000000001010
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 156MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":28:7:28:46|Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_async in library work.

	WRITE_WIDTH=32'b00000000000000000000000000101000
	WRITE_DEPTH=32'b00000000000000000000000000001010
	FULL_WRITE_DEPTH=32'b00000000000000000000010000000000
	READ_WIDTH=32'b00000000000000000000000000101000
	READ_DEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_WRDEPTH=32'b00000000000000000000000000001010
	VAR_ASPECT_RDDEPTH=32'b00000000000000000000000000001010
	FULL_READ_DEPTH=32'b00000000000000000000010000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000001
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000000
	AE_FLAG_STATIC=32'b00000000000000000000000000000000
	AFULL_VAL=32'b00000000000000000000001111111100
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000001
	REGISTER_RADDR=32'b00000000000000000000000000000001
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000000
	RDCNT_EN=32'b00000000000000000000000000000000
	NUM_STAGES=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001001
	RDEPTH_CAL=32'b00000000000000000000000000001001
	HIGH_FREQUENCY=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":761:35:761:41|Removing redundant assignment.
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":803:35:803:41|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":148:34:148:42|Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":214:34:214:40|Removing wire aresetn, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":215:34:215:40|Removing wire sresetn, as there is no assignment to it.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":655:10:655:10|Object k is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0 .......
@W: CL168 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":490:19:490:43|Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":475:16:475:38|Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 156MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v":28:7:28:45|Synthesizing module COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft in library work.

	RDEPTH=32'b00000000000000000000000000001010
	WWIDTH=32'b00000000000000000000000000101000
	RWIDTH=32'b00000000000000000000000000101000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000001
	SYNC=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	RDEPTH_CAL=32'b00000000000000000000000000001001
   Generated name = COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v":262:38:262:55|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v":127:27:127:32|Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v":133:27:133:33|Removing wire aresetn, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v":140:27:140:32|Removing wire empty1, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v":148:8:148:17|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v":149:8:149:17|Removing wire reset_rclk, as there is no assignment to it.
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0 .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v":5:7:5:41|Synthesizing module COREFIFO_C0_COREFIFO_C0_0_LSRAM_top in library work.
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v":4:7:4:43|Synthesizing module COREFIFO_C0_COREFIFO_C0_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000101000
	WWIDTH=32'b00000000000000000000000000101000
	RDEPTH=32'b00000000000000000000000000001010
	WDEPTH=32'b00000000000000000000000000001010
	SYNC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	CTRL_TYPE=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
	RAM_OPT=32'b00000000000000000000000000000000
   Generated name = COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v":46:26:46:37|*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v":47:26:47:37|*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v":48:26:48:36|*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v":49:26:49:36|*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":221:36:221:46|Removing wire pf_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":227:36:227:39|Removing wire pf_Q, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":244:36:244:42|Removing wire aresetn, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":245:36:245:42|Removing wire sresetn, as there is no assignment to it.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":247:36:247:45|Removing wire DVLD_scntr, as it has the load but no drivers.
@W: CG184 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":248:36:248:44|Removing wire DVLD_sync, as it has the load but no drivers.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":251:36:251:42|Removing wire pf_dvld, as there is no assignment to it.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":260:36:260:44|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":274:36:274:41|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":293:8:293:17|Removing wire reset_rclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":294:8:294:17|Removing wire reset_wclk, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":295:8:295:19|Removing wire reset_sync_r, as there is no assignment to it.
@W: CG360 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":296:8:296:19|Removing wire reset_sync_w, as there is no assignment to it.
Running optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0 .......
Finished optimization stage 1 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0.v":49:7:49:17|Synthesizing module COREFIFO_C0 in library work.
Running optimization stage 1 on COREFIFO_C0 .......
Finished optimization stage 1 on COREFIFO_C0 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v":38:7:38:41|Synthesizing module COREUART_C0_COREUART_C0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s .......
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":31:7:31:40|Synthesizing module COREUART_C0_COREUART_C0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":356:21:356:29|Removing redundant assignment.
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v":30:7:30:40|Synthesizing module COREUART_C0_COREUART_C0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v":254:23:254:35|Removing redundant assignment.
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v":280:18:280:25|Removing redundant assignment.
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@W: CL177 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":31:7:31:40|Synthesizing module COREUART_C0_COREUART_C0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000001000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s
@N: CG179 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":390:22:390:33|Removing redundant assignment.
@W: CG133 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v":136:8:136:17|Object data_ready is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s .......
Finished optimization stage 1 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0.v":26:7:26:17|Synthesizing module COREUART_C0 in library work.
Running optimization stage 1 on COREUART_C0 .......
Finished optimization stage 1 on COREUART_C0 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\generic\acg5.v":133:7:133:9|Synthesizing module OR2 in library work.
Running optimization stage 1 on OR2 .......
Finished optimization stage 1 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\UART_Protocol\UART_Protocol.v":9:7:9:19|Synthesizing module UART_Protocol in library work.
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\UART_Protocol\UART_Protocol.v":181:0:181:4|Using module mko from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\UART_Protocol\UART_Protocol.v":200:17:200:34|Using module UART_RX_Protocol from library work
@N: CG794 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\UART_Protocol\UART_Protocol.v":216:17:216:34|Using module UART_TX_Protocol from library work
Running optimization stage 1 on UART_Protocol .......
Finished optimization stage 1 on UART_Protocol (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\Top\Top.v":9:7:9:9|Synthesizing module Top in library work.
Running optimization stage 1 on Top .......
Finished optimization stage 1 on Top (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
Running optimization stage 2 on Top .......
Finished optimization stage 2 on Top (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
Running optimization stage 2 on UART_Protocol .......
Finished optimization stage 2 on UART_Protocol (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
Running optimization stage 2 on OR2 .......
Finished optimization stage 2 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
Running optimization stage 2 on COREUART_C0 .......
Finished optimization stage 2 on COREUART_C0 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s .......
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N: CL201 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v":286:0:286:5|Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N: CL201 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":44:11:44:21|Input tx_dout_reg is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":45:6:45:15|Input fifo_empty is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v":46:6:46:14|Input fifo_full is unused.
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 158MB)
Running optimization stage 2 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s .......
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v":51:15:51:31|Input BAUD_VAL_FRACTION is unused.
Finished optimization stage 2 on COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
Running optimization stage 2 on COREFIFO_C0 .......
Finished optimization stage 2 on COREFIFO_C0 (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s .......
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v":43:25:43:31|Input RESET_N is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v":50:25:50:29|Input CLOCK is unused.
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0 .......
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v":81:26:81:31|Input wr_clk is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v":83:26:83:28|Input clk is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v":96:14:96:25|Input aresetn_wclk is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v":98:14:98:25|Input sresetn_wclk is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v":86:26:86:30|Input wr_en is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v":92:26:92:28|Input din is unused.
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0 .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 .......
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0 .......
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":174:36:174:42|Input RESET_N is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v":181:36:181:40|Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on Data_Block .......
Finished optimization stage 2 on Data_Block (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on Trigger_Top_Part .......
Finished optimization stage 2 on Trigger_Top_Part (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C5 .......
Finished optimization stage 2 on COREFIFO_C5 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s .......
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v":43:25:43:31|Input RESET_N is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v":44:25:44:30|Input WCLOCK is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v":45:25:45:30|Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0 .......
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":81:26:81:31|Input wr_clk is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":82:26:82:31|Input rd_clk is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":96:14:96:25|Input aresetn_wclk is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":98:14:98:25|Input sresetn_wclk is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":86:26:86:30|Input wr_en is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v":92:26:92:28|Input din is unused.
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0 .......
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0 .......
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":175:15:175:22|Input WRESET_N is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":176:15:176:22|Input RRESET_N is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v":181:36:181:40|Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on Sample_RAM_Block .......
Finished optimization stage 2 on Sample_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on PF_DPSRAM_C5 .......
Finished optimization stage 2 on PF_DPSRAM_C5 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM .......
Finished optimization stage 2 on PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on Input_Data_Part .......
Finished optimization stage 2 on Input_Data_Part (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C4 .......
Finished optimization stage 2 on COREFIFO_C4 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_16_16_1s_1s_2s_0s_0s .......
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v":43:25:43:31|Input RESET_N is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v":44:25:44:30|Input WCLOCK is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v":45:25:45:30|Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_16_16_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on INV .......
Finished optimization stage 2 on INV (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on OR4 .......
Finished optimization stage 2 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0 .......
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":81:26:81:31|Input wr_clk is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":82:26:82:31|Input rd_clk is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":96:14:96:25|Input aresetn_wclk is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":98:14:98:25|Input sresetn_wclk is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":86:26:86:30|Input wr_en is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v":92:26:92:28|Input din is unused.
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0 .......
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0 .......
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":175:15:175:22|Input WRESET_N is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":176:15:176:22|Input RRESET_N is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v":181:36:181:40|Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on Event_Info_RAM_Block .......
Finished optimization stage 2 on Event_Info_RAM_Block (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on PF_DPSRAM_C8_Event_Status .......
Finished optimization stage 2 on PF_DPSRAM_C8_Event_Status (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM .......
Finished optimization stage 2 on PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on PF_DPSRAM_C7 .......
Finished optimization stage 2 on PF_DPSRAM_C7 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM .......
Finished optimization stage 2 on PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on Controler .......
Finished optimization stage 2 on Controler (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C3 .......
Finished optimization stage 2 on COREFIFO_C3 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v":43:25:43:31|Input RESET_N is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v":44:25:44:30|Input WCLOCK is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v":45:25:45:30|Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 .......
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":102:29:102:34|Input re_top is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v":103:29:103:42|Input empty_top_fwft is unused.
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 .......
@W: CL156 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":215:36:215:41|*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":175:15:175:22|Input WRESET_N is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":176:15:176:22|Input RRESET_N is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v":181:36:181:40|Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C1 .......
Finished optimization stage 2 on COREFIFO_C1 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s .......
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v":43:25:43:31|Input RESET_N is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v":44:25:44:30|Input WCLOCK is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v":45:25:45:30|Input RCLOCK is unused.
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top .......
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_LSRAM_top (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on RAM1K20 .......
Finished optimization stage 2 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 .......
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":102:29:102:34|Input re_top is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v":103:29:103:42|Input empty_top_fwft is unused.
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 .......
@W: CL156 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":215:36:215:41|*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":175:15:175:22|Input WRESET_N is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":176:15:176:22|Input RRESET_N is unused.
@N: CL159 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v":181:36:181:40|Input MEMRD is unused.
Finished optimization stage 2 on COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on Clock_Reset .......
Finished optimization stage 2 on Clock_Reset (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on PF_OSC_C0 .......
Finished optimization stage 2 on PF_OSC_C0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC .......
Finished optimization stage 2 on PF_OSC_C0_PF_OSC_C0_0_PF_OSC (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on OSC_RC160MHZ .......
Finished optimization stage 2 on OSC_RC160MHZ (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on PF_CCC_C0 .......
Finished optimization stage 2 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on CORERESET_PF_C0 .......
Finished optimization stage 2 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)
Running optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
@N: CL135 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v":58:0:58:5|Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 161MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 159MB peak: 161MB)


Process completed successfully.
# Tue May  9 22:18:41 2023

###########################################################]
###########################################################[
@N:"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Synchronizer.vhd":4:7:4:18|Top entity is set to Synchronizer.
Options changed - recompiling
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Synchronizer.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\ADI_SPI.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\cmd_table.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Communication_ANW_MUX.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Communication_CMD_MUX.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\REGISTERS.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\FIFOs_Reader.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Test_Generator.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\cmd_table_trigger.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_RX_Protocol.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_TX_Protocol.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Answer_Encoder.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Command_Decoder.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Control.vhd'.
VHDL syntax check successful!
@N: CD231 :"C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_TX_Protocol.vhd":7:7:7:22|Synthesizing work.uart_tx_protocol.rtl.
@N: CD231 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_TX_Protocol.vhd":29:19:29:20|Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_TX_Protocol.vhd":269:12:269:25|OTHERS clause is not synthesized.
Post processing for work.uart_tx_protocol.rtl
Running optimization stage 1 on UART_TX_Protocol .......
Finished optimization stage 1 on UART_TX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_RX_Protocol.vhd":6:7:6:22|Synthesizing work.uart_rx_protocol.rtl.
@N: CD231 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_RX_Protocol.vhd":36:19:36:20|Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".
@N: CD233 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_RX_Protocol.vhd":41:26:41:27|Using sequential encoding for type detect_fsm_state.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_RX_Protocol.vhd":323:12:323:25|OTHERS clause is not synthesized.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_RX_Protocol.vhd":481:16:481:29|OTHERS clause is not synthesized.
Post processing for work.uart_rx_protocol.rtl
Running optimization stage 1 on UART_RX_Protocol .......
Finished optimization stage 1 on UART_RX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: Setting default value for generic time_period to 330000;
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd":6:7:6:9|Synthesizing work.mko.rtl.
Post processing for work.mko.rtl
Running optimization stage 1 on work_mko_rtl_330000_1_Time_Period .......
Finished optimization stage 1 on work_mko_rtl_330000_1_Time_Period (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Test_Generator.vhd":6:7:6:20|Synthesizing work.test_generator.rtl.
Post processing for work.test_generator.rtl
Running optimization stage 1 on Test_Generator .......
Finished optimization stage 1 on Test_Generator (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\FIFOs_Reader.vhd":6:7:6:18|Synthesizing work.fifos_reader.rtl.
@N: CD231 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\FIFOs_Reader.vhd":67:19:67:20|Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@W: CD434 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\FIFOs_Reader.vhd":128:127:128:155|Signal sample_ram_w_address_unsigned in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\FIFOs_Reader.vhd":326:12:326:25|OTHERS clause is not synthesized.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\FIFOs_Reader.vhd":416:12:416:25|OTHERS clause is not synthesized.
Post processing for work.fifos_reader.rtl
Running optimization stage 1 on FIFOs_Reader .......
@W: CL240 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\FIFOs_Reader.vhd":48:8:48:17|Signal Diag_Valid is floating; a simulation mismatch is possible.
Finished optimization stage 1 on FIFOs_Reader (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 97MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":6:7:6:18|Synthesizing work.trigger_main.rtl.
Post processing for work.trigger_main.rtl
Running optimization stage 1 on Trigger_Main .......
@A: CL282 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":158:8:158:9|Feedback mux created for signal Remaining_Number_Of_Samples[19:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL111 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":158:8:158:9|All reachable assignments to Event_Reserved_Bit are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":84:8:84:9|Optimizing register bit FIFO_Event_Data(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":158:8:158:9|Optimizing register bit Event_End_Location(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":158:8:158:9|Optimizing register bit Event_End_Location(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":158:8:158:9|Optimizing register bit Event_End_Location(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":158:8:158:9|Optimizing register bit Event_End_Location(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":158:8:158:9|Optimizing register bit Event_Start_Location(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":158:8:158:9|Optimizing register bit Event_Start_Location(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":158:8:158:9|Optimizing register bit Event_Start_Location(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":158:8:158:9|Optimizing register bit Event_Start_Location(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":158:8:158:9|Pruning register bits 6 to 3 of Event_Start_Location(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":158:8:158:9|Pruning register bits 6 to 3 of Event_End_Location(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":84:8:84:9|Pruning register bit 3 of FIFO_Event_Data(17 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":102:8:102:9|Pruning register bits 6 to 0 of Last_TRG_Detect_Vector(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on Trigger_Main (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Control.vhd":9:7:9:21|Synthesizing work.trigger_control.rtl.
@N: CD231 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Control.vhd":47:19:47:20|Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Control.vhd":195:12:195:25|OTHERS clause is not synthesized.
Post processing for work.trigger_control.rtl
Running optimization stage 1 on Trigger_Control .......
@A: CL282 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Control.vhd":347:8:347:9|Feedback mux created for signal last_Control_Trigger_Out. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Control.vhd":347:8:347:9|Feedback mux created for signal last_Control_Busy_Out. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL111 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Control.vhd":391:8:391:9|All reachable assignments to Control_Abort are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
Finished optimization stage 1 on Trigger_Control (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Sample_RAM_Block_MUX.vhd":6:7:6:26|Synthesizing work.sample_ram_block_mux.rtl.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Sample_RAM_Block_MUX.vhd":91:12:91:25|OTHERS clause is not synthesized.
Post processing for work.sample_ram_block_mux.rtl
Running optimization stage 1 on Sample_RAM_Block_MUX .......
Finished optimization stage 1 on Sample_RAM_Block_MUX (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 105MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd":6:7:6:30|Synthesizing work.sample_ram_block_decoder.rtl.
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd":74:12:74:25|OTHERS clause is not synthesized.
Post processing for work.sample_ram_block_decoder.rtl
Running optimization stage 1 on Sample_RAM_Block_Decoder .......
Finished optimization stage 1 on Sample_RAM_Block_Decoder (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N: Setting default value for generic g_num_of_trg_units to 8;
@N: Setting default value for generic g_order_vector_length to 3;
@N: Setting default value for generic g_data_length to 12;
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd":6:7:6:18|Synthesizing work.trigger_unit.rtl.
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd":128:19:128:58|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd":131:23:131:62|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd":134:22:134:61|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd":144:19:144:58|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd":147:23:147:62|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd":150:22:150:61|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd":160:19:160:58|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd":163:23:163:62|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
@W: CD749 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd":166:22:166:61|Index value of type natural (or large positive integer) could be out of prefix range 7 to 0 
Post processing for work.trigger_unit.rtl
Running optimization stage 1 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length .......
Finished optimization stage 1 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":6:7:6:22|Synthesizing work.system_controler.rtl.
@N: CD231 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":35:19:35:20|Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":141:12:141:25|OTHERS clause is not synthesized.
Post processing for work.system_controler.rtl
Running optimization stage 1 on System_Controler .......
@W: CL240 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":21:8:21:17|Signal Diag_Valid is floating; a simulation mismatch is possible.
@W: CL111 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":186:8:186:9|All reachable assignments to internal_write_signal are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":156:8:156:9|Optimizing register bit read_data_frame(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":156:8:156:9|Optimizing register bit read_data_frame(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":156:8:156:9|Optimizing register bit read_data_frame(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":156:8:156:9|Optimizing register bit read_data_frame(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":156:8:156:9|Optimizing register bit read_data_frame(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":156:8:156:9|Optimizing register bit read_data_frame(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":156:8:156:9|Pruning register bit 14 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":156:8:156:9|Pruning register bit 12 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":156:8:156:9|Pruning register bit 10 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":156:8:156:9|Pruning register bits 5 to 4 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":156:8:156:9|Pruning register bit 1 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on System_Controler (CPU Time 0h:00m:00s, Memory Used current: 105MB peak: 106MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\REGISTERS.vhd":6:7:6:15|Synthesizing work.registers.rtl.
@N: CD231 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\REGISTERS.vhd":30:19:30:20|Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\REGISTERS.vhd":133:12:133:25|OTHERS clause is not synthesized.
Post processing for work.registers.rtl
Running optimization stage 1 on REGISTERS .......
@W: CL240 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\REGISTERS.vhd":19:8:19:17|Signal Diag_Valid is floating; a simulation mismatch is possible.
@N: CL134 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\REGISTERS.vhd":28:11:28:16|Found RAM memory, depth=256, width=8
Finished optimization stage 1 on REGISTERS (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 106MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Communication_CMD_MUX.vhd":5:7:5:27|Synthesizing work.communication_cmd_mux.rtl.
@N: CD233 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Communication_CMD_MUX.vhd":39:19:39:20|Using sequential encoding for type fsm_state.
Post processing for work.communication_cmd_mux.rtl
Running optimization stage 1 on Communication_CMD_MUX .......
@A: CL282 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Communication_CMD_MUX.vhd":128:8:128:9|Feedback mux created for signal Communication_REQ. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on Communication_CMD_MUX (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 106MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Communication_ANW_MUX.vhd":5:7:5:27|Synthesizing work.communication_anw_mux.rtl.
@N: CD233 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Communication_ANW_MUX.vhd":39:19:39:20|Using sequential encoding for type fsm_state.
Post processing for work.communication_anw_mux.rtl
Running optimization stage 1 on Communication_ANW_MUX .......
Finished optimization stage 1 on Communication_ANW_MUX (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 106MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Command_Decoder.vhd":8:7:8:21|Synthesizing work.command_decoder.rtl.
@N: CD231 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Command_Decoder.vhd":67:19:67:20|Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000000".
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Command_Decoder.vhd":308:12:308:25|OTHERS clause is not synthesized.
Post processing for work.command_decoder.rtl
Running optimization stage 1 on Command_Decoder .......
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Command_Decoder.vhd":328:8:328:9|Pruning unused register cmd_status_comm_4(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Command_Decoder.vhd":328:8:328:9|Pruning unused register cmd_status_dummy_4(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Command_Decoder.vhd":328:8:328:9|Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Command_Decoder.vhd":328:8:328:9|Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on Command_Decoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Answer_Encoder.vhd":9:7:9:20|Synthesizing work.answer_encoder.rtl.
@N: CD231 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Answer_Encoder.vhd":46:19:46:20|Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".
@N: CD604 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Answer_Encoder.vhd":174:12:174:25|OTHERS clause is not synthesized.
@W: CD434 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Answer_Encoder.vhd":248:46:248:56|Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Answer_Encoder.vhd":248:4:248:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Answer_Encoder.vhd":263:49:263:59|Referenced variable sys_rx_data is not in sensitivity list.
Post processing for work.answer_encoder.rtl
Running optimization stage 1 on Answer_Encoder .......
@W: CL169 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Answer_Encoder.vhd":211:8:211:9|Pruning unused register cmd_all_data_4(39 downto 0). Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Answer_Encoder.vhd":211:8:211:9|Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Answer_Encoder.vhd":211:8:211:9|Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on Answer_Encoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 107MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\ADI_SPI.vhd":6:7:6:13|Synthesizing work.adi_spi.rtl.
@N: CD231 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\ADI_SPI.vhd":36:19:36:20|Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".
Post processing for work.adi_spi.rtl
Running optimization stage 1 on ADI_SPI .......
@A: CL282 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\ADI_SPI.vhd":59:8:59:9|Feedback mux created for signal wr_addr_buffer[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\ADI_SPI.vhd":59:8:59:9|Feedback mux created for signal tx_data_buffer[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\ADI_SPI.vhd":59:8:59:9|Feedback mux created for signal write_read_buffer. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\ADI_SPI.vhd":59:8:59:9|Feedback mux created for signal rx_data_frame[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on ADI_SPI (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
@N: CD630 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Synchronizer.vhd":4:7:4:18|Synthesizing work.synchronizer.arch.
Post processing for work.synchronizer.arch
Running optimization stage 1 on Synchronizer .......
Finished optimization stage 1 on Synchronizer (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 108MB)
Running optimization stage 2 on Synchronizer .......
Finished optimization stage 2 on Synchronizer (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 108MB)
Running optimization stage 2 on ADI_SPI .......
@N: CL201 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\ADI_SPI.vhd":59:8:59:9|Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Finished optimization stage 2 on ADI_SPI (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
Running optimization stage 2 on Answer_Encoder .......
@N: CL201 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Answer_Encoder.vhd":89:8:89:9|Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
Finished optimization stage 2 on Answer_Encoder (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
Running optimization stage 2 on Command_Decoder .......
@N: CL201 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Command_Decoder.vhd":130:8:130:9|Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 10 reachable states with original encodings of:
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
   1000000000
Finished optimization stage 2 on Command_Decoder (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
Running optimization stage 2 on Communication_ANW_MUX .......
@N: CL201 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Communication_ANW_MUX.vhd":67:8:67:9|Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on Communication_ANW_MUX (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
Running optimization stage 2 on Communication_CMD_MUX .......
@N: CL201 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Communication_CMD_MUX.vhd":61:8:61:9|Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on Communication_CMD_MUX (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
Running optimization stage 2 on REGISTERS .......
@N: CL201 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\REGISTERS.vhd":50:8:50:9|Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL246 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\REGISTERS.vhd":15:8:15:17|Input port bits 15 to 8 of addr_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on REGISTERS (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
Running optimization stage 2 on System_Controler .......
@N: CL201 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":58:8:58:9|Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL279 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":156:8:156:9|Pruning register bits 9 to 7 of read_data_frame(9 downto 6). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\System_Controler.vhd":156:8:156:9|Pruning register bit 3 of read_data_frame(3 downto 2). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on System_Controler (CPU Time 0h:00m:00s, Memory Used current: 107MB peak: 109MB)
Running optimization stage 2 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length .......
@N: CL135 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd":78:8:78:9|Found sequential shift Output_Sample_Part with address depth of 3 words and data bit width of 12.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd":121:8:121:9|Optimizing register bit Output_sID_Part(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Unit.vhd":121:8:121:9|Pruning register bit 2 of Output_sID_Part(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on work_trigger_unit_rtl_8_3_12_1_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 109MB)
Running optimization stage 2 on Sample_RAM_Block_Decoder .......
Finished optimization stage 2 on Sample_RAM_Block_Decoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 109MB)
Running optimization stage 2 on Sample_RAM_Block_MUX .......
Finished optimization stage 2 on Sample_RAM_Block_MUX (CPU Time 0h:00m:00s, Memory Used current: 108MB peak: 109MB)
Running optimization stage 2 on Trigger_Control .......
@N: CL201 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Control.vhd":112:8:112:9|Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Finished optimization stage 2 on Trigger_Control (CPU Time 0h:00m:00s, Memory Used current: 109MB peak: 110MB)
Running optimization stage 2 on Trigger_Main .......
@W: CL279 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":84:8:84:9|Pruning register bits 17 to 14 of FIFO_Event_Data(17 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":84:8:84:9|Pruning register bits 10 to 8 of FIFO_Event_Data(17 downto 4). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":84:8:84:9|Register bit FIFO_Event_Data(7) is always 0.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":84:8:84:9|Pruning register bit 7 of FIFO_Event_Data(7 downto 4). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Trigger_Main.vhd":21:8:21:31|Input port bits 31 to 20 of control_sample_per_event(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on Trigger_Main (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 110MB)
Running optimization stage 2 on FIFOs_Reader .......
@N: CL201 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\FIFOs_Reader.vhd":118:8:118:9|Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@W: CL246 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\FIFOs_Reader.vhd":13:8:13:24|Input port bits 17 to 2 of event_fifo_r_data(17 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on FIFOs_Reader (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 110MB)
Running optimization stage 2 on Test_Generator .......
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Test_Generator.vhd":66:8:66:9|Optimizing register bit Test_Counter.Test_Data_0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Test_Generator.vhd":66:8:66:9|Optimizing register bit Test_Counter.Test_Data_0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Test_Generator.vhd":66:8:66:9|Optimizing register bit Test_Counter.Test_Data_0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\Test_Generator.vhd":66:8:66:9|Pruning register bits 2 to 0 of Test_Data_0(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on Test_Generator (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 110MB)
Running optimization stage 2 on work_mko_rtl_330000_1_Time_Period .......
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd":33:8:33:9|Optimizing register bit counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd":33:8:33:9|Pruning register bit 31 of counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd":33:8:33:9|Optimizing register bit counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd":33:8:33:9|Pruning register bit 30 of counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd":33:8:33:9|Optimizing register bit counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd":33:8:33:9|Pruning register bit 29 of counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd":33:8:33:9|Optimizing register bit counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd":33:8:33:9|Pruning register bit 28 of counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd":33:8:33:9|Optimizing register bit counter(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd":33:8:33:9|Pruning register bit 27 of counter(27 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd":33:8:33:9|Optimizing register bit counter(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\mko.vhd":33:8:33:9|Pruning register bit 26 of counter(26 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on work_mko_rtl_330000_1_Time_Period (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 110MB)
Running optimization stage 2 on UART_RX_Protocol .......
@N: CL201 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_RX_Protocol.vhd":422:8:422:9|Trying to extract state machine for register Detect_state_reg.
Extracted state machine for register Detect_state_reg
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_RX_Protocol.vhd":86:8:86:9|Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 14 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
   10000000000000
Finished optimization stage 2 on UART_RX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 110MB)
Running optimization stage 2 on UART_TX_Protocol .......
@N: CL201 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_TX_Protocol.vhd":58:8:58:9|Trying to extract state machine for register state_reg.
Extracted state machine for register state_reg
State machine has 13 reachable states with original encodings of:
   00000000000001
   00000000000010
   00000000000100
   00000000001000
   00000000010000
   00000000100000
   00000001000000
   00000010000000
   00000100000000
   00001000000000
   00010000000000
   00100000000000
   01000000000000
@W: CL246 :"C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\hdl\UART_TX_Protocol.vhd":18:8:18:21|Input port bits 39 to 32 of fifo_read_data(39 downto 0) are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on UART_TX_Protocol (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 110MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\synwork\layer1.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 106MB peak: 110MB)


Process completed successfully.
# Tue May  9 22:18:45 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @

@N|Running in 64-bit mode
File C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\synwork\layer0.srs changed - recompiling
File C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\synwork\layer1.srs changed - recompiling

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\synwork\Top_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May  9 22:18:46 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\synwork\Top_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:17s; Memory used current: 29MB peak: 30MB)

Process took 0h:00m:18s realtime, 0h:00m:17s cputime

Process completed successfully.
# Tue May  9 22:18:46 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202109synp1, Build 219R, Built Feb 23 2022 09:27:03, @

@N|Running in 64-bit mode
File C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\synwork\Top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 115MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May  9 22:18:47 2023

###########################################################]
Premap Report

# Tue May  9 22:18:47 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 131MB)

Reading constraint file: C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\designer\Top\synthesis.fdc
@L: C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\Top_scck.rpt 
See clock summary report "C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\Top_scck.rpt"
@W: BN544 :"c:/vhdl_temp/digitizer/digitizer_ver2/digitizer/designer/top/synthesis.fdc":8:0:8:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@W: BN544 :"c:/vhdl_temp/digitizer/digitizer_ver2/digitizer/designer/top/synthesis.fdc":9:0:9:0|create_generated_clock with both -multiply_by and -divide_by not supported for this target technology
@N: MF472 |Synthesis running in Automatic Compile Point mode
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 153MB peak: 153MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 153MB peak: 154MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 154MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 156MB)

@W: FX1183 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v":58:0:58:5|User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: BN114 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":47:8:47:15|Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.
@W: BN114 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":48:8:48:15|Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.
@W: BN114 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v":15:8:15:15|Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\system_controler.vhd":156:8:156:9|Removing sequential instance Controler_0.System_Controler_0.read_data_frame_1[15] because it is equivalent to instance Controler_0.System_Controler_0.read_data_frame_1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\system_controler.vhd":156:8:156:9|Removing sequential instance Controler_0.System_Controler_0.read_data_frame_1[13] because it is equivalent to instance Controler_0.System_Controler_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\system_controler.vhd":156:8:156:9|Removing sequential instance Controler_0.System_Controler_0.read_data_frame_1[6] because it is equivalent to instance Controler_0.System_Controler_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\system_controler.vhd":156:8:156:9|Removing sequential instance Controler_0.System_Controler_0.read_data_frame_1[2] because it is equivalent to instance Controler_0.System_Controler_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\system_controler.vhd":156:8:156:9|Removing sequential instance Controler_0.System_Controler_0.read_data_frame_1[11] because it is equivalent to instance Controler_0.System_Controler_0.read_data_frame_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\command_decoder.vhd":455:8:455:9|User-specified initial value defined for instance Controler_0.Command_Decoder_0.counter[31:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\adi_spi.vhd":245:8:245:9|User-specified initial value defined for instance Controler_0.ADI_SPI_0.counter[8:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_main.vhd":158:8:158:9|User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Main_0.Remaining_Number_Of_Samples[19:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_control.vhd":391:8:391:9|User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Control_0.finite_event_counter[31:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\fifos_reader.vhd":453:8:453:9|User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.Event_RAM_W_Address_Integer[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\uart_rx_protocol.vhd":503:8:503:9|User-specified initial value defined for instance UART_Protocol_1.UART_RX_Protocol_0.counter[31:0] is being ignored due to limitations in architecture. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 254MB peak: 254MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 254MB peak: 255MB)


Start optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 255MB peak: 255MB)

NConnInternalConnection caching in on
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":47:26:47:37|Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":46:26:46:37|Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1(verilog)) has its enable tied to GND.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":206:0:206:5|Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":447:0:447:5|Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":231:0:231:5|Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":286:0:286:5|Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":286:0:286:5|Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":421:0:421:5|Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":47:26:47:37|Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":46:26:46:37|Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_0(verilog)) has its enable tied to GND.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":47:26:47:37|Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_c0_corefifo_c0_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0(verilog)) has its enable tied to GND.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":206:0:206:5|Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":447:0:447:5|Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":501:0:501:5|Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":231:0:231:5|Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":286:0:286:5|Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":286:0:286:5|Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":421:0:421:5|Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z13_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":784:12:784:17|Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c0\corefifo_c0_0\rtl\vlog\core\corefifo_async.v":717:12:717:17|Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z12_layer0_1_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\data_block\data_block.v":256:17:256:34|Removing instance Sample_RAM_Block_0 (in view: work.Data_Block(verilog)) because it does not drive other instances.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Input_Data_1_0[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Sequential instance Data_Block_0.Input_Data_Part_0.Trigger_Unit_0.Output_Sample_Part_2[2] is reduced to a combinational gate by constant propagation.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":587:9:587:14|Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":446:3:446:8|Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":587:9:587:14|Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":446:3:446:8|Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":587:9:587:14|Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":446:3:446:8|Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":587:9:587:14|Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":446:3:446:8|Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":587:9:587:14|Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":446:3:446:8|Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":587:9:587:14|Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":446:3:446:8|Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":587:9:587:14|Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":446:3:446:8|Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_3_4(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":587:9:587:14|Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c4\corefifo_c4_0\rtl\vlog\core\corefifo_sync_scntr.v":446:3:446:8|Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z6_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance reg_valid_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_fwft.v":355:3:355:8|Removing sequential instance empty_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z10_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v":446:3:446:8|Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\event_info_ram_block\event_info_ram_block.v":128:13:128:39|Removing instance PF_DPSRAM_C7_1_Event_Number (in view: work.Event_Info_RAM_Block(verilog)) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\event_info_ram_block\event_info_ram_block.v":143:13:143:37|Removing instance PF_DPSRAM_C7_2_Event_Size (in view: work.Event_Info_RAM_Block(verilog)) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\event_info_ram_block\event_info_ram_block.v":113:13:113:43|Removing instance PF_DPSRAM_C7_0_Event_Start_ADDR (in view: work.Event_Info_RAM_Block(verilog)) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\input_data_part\input_data_part.v":113:12:113:24|Removing instance COREFIFO_C4_0 (in view: work.Input_Data_Part_1(verilog)) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\input_data_part\input_data_part.v":128:12:128:26|Removing instance COREFIFO_C4_0_0 (in view: work.Input_Data_Part_1(verilog)) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\input_data_part\input_data_part.v":143:12:143:26|Removing instance COREFIFO_C4_0_1 (in view: work.Input_Data_Part_1(verilog)) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\input_data_part\input_data_part.v":158:12:158:26|Removing instance COREFIFO_C4_0_2 (in view: work.Input_Data_Part_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Output_Sample_Part_2[3] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Output_Sample_Part_2[4] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Output_Sample_Part_2[5] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Output_Sample_Part_2[6] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Output_Sample_Part_2[7] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Output_Sample_Part_2[8] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Output_Sample_Part_2[9] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Output_Sample_Part_2[10] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Output_Sample_Part_2[11] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":121:8:121:9|Removing sequential instance Output_sID_Part[1:0] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_2_1[3] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_2_1[4] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_2_1[5] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_2_1[6] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_2_1[7] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_2_1[8] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_2_1[9] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_2_1[10] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_2_1[11] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_1_0[3] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_1_0[4] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_1_0[5] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_1_0[6] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_1_0[7] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_1_0[8] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_1_0[9] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_1_0[10] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Input_Data_1_0[11] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Output_Sample_Part_2[0] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Output_Sample_Part_2[1] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Output_Sample_Part_2[2] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Output_Sample_Part_2[3] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_unit.vhd":78:8:78:9|Removing sequential instance Output_Sample_Part_2[4] (in view: work.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\synlog\Top_premap.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\input_data_part\input_data_part.v":113:12:113:24|Removing instance COREFIFO_C4_0 (in view: work.Input_Data_Part_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\input_data_part\input_data_part.v":128:12:128:26|Removing instance COREFIFO_C4_0_0 (in view: work.Input_Data_Part_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\input_data_part\input_data_part.v":143:12:143:26|Removing instance COREFIFO_C4_0_1 (in view: work.Input_Data_Part_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\input_data_part\input_data_part.v":158:12:158:26|Removing instance COREFIFO_C4_0_2 (in view: work.Input_Data_Part_0(verilog)) because it does not drive other instances.

Finished optimization across hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 255MB peak: 256MB)

@N: FP130 |Promoting Net Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_arst on CLKINT  I_2 
@N: FX1185 |Applying syn_allowed_resources blockrams=1 on compile point Controler 
@N: FX1184 |Applying syn_allowed_resources blockrams=952 on top level netlist Top 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 257MB peak: 257MB)



Clock Summary
******************

          Start                                                               Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                               Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 160.0 MHz     6.250         declared     default_clkgroup          1    
                                                                                                                                                      
0 -       System                                                              100.0 MHz     10.000        system       system_clkgroup           0    
                                                                                                                                                      
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_1     1549 
                                                                                                                                                      
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0_2     1048 
======================================================================================================================================================



Clock Load Summary
***********************

                                                                    Clock     Source                                                                Clock Pin                                                      Non-clock Pin     Non-clock Pin                                              
Clock                                                               Load      Pin                                                                   Seq Example                                                    Seq Example       Comb Example                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 1         Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160.CLK(OSC_RC160MHZ)     Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.REF_CLK_0     -                 Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160_INT.I(BUFG)
                                                                                                                                                                                                                                                                                                
System                                                              0         -                                                                     -                                                              -                 -                                                          
                                                                                                                                                                                                                                                                                                
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     1549      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)            Controler_0.ADI_SPI_0.write_read_buffer.C                      -                 Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)     
                                                                                                                                                                                                                                                                                                
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     1048      Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT1(PLL)            UART_Protocol_1.mko_0.MKO_OUT.C                                -                 Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.clkint_4.I(BUFG)     
================================================================================================================================================================================================================================================================================================

@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v":58:0:58:5|Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 1549 sequential elements including Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_15. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\synchronizer.vhd":28:12:28:13|Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 1048 sequential elements including Clock_Reset_0.Synchronizer_0.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\Top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 202MB peak: 258MB)

Encoding state machine state_reg[0:5] (in view: work.Trigger_Control(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:5] (in view: work.FIFOs_Reader(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine xmit_state[5:0] (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_0(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)); safe FSM implementation is not required.
Encoding state machine state_reg[0:12] (in view: work.UART_TX_Protocol_0(rtl))
original code -> new code
   00000000000001 -> 0000000000001
   00000000000010 -> 0000000000010
   00000000000100 -> 0000000000100
   00000000001000 -> 0000000001000
   00000000010000 -> 0000000010000
   00000000100000 -> 0000000100000
   00000001000000 -> 0000001000000
   00000010000000 -> 0000010000000
   00000100000000 -> 0000100000000
   00001000000000 -> 0001000000000
   00010000000000 -> 0010000000000
   00100000000000 -> 0100000000000
   01000000000000 -> 1000000000000
Encoding state machine state_reg[0:13] (in view: work.UART_RX_Protocol_0(rtl))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\uart_rx_protocol.vhd":422:8:422:9|There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.
Encoding state machine xmit_state[5:0] (in view: work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_1(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\coreuart_c0\coreuart_c0_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)); safe FSM implementation is not required.
Encoding state machine state_reg[0:12] (in view: work.UART_TX_Protocol_1(rtl))
original code -> new code
   00000000000001 -> 0000000000001
   00000000000010 -> 0000000000010
   00000000000100 -> 0000000000100
   00000000001000 -> 0000000001000
   00000000010000 -> 0000000010000
   00000000100000 -> 0000000100000
   00000001000000 -> 0000001000000
   00000010000000 -> 0000010000000
   00000100000000 -> 0000100000000
   00001000000000 -> 0001000000000
   00010000000000 -> 0010000000000
   00100000000000 -> 0100000000000
   01000000000000 -> 1000000000000
Encoding state machine state_reg[0:13] (in view: work.UART_RX_Protocol_1(rtl))
original code -> new code
   00000000000001 -> 00000000000001
   00000000000010 -> 00000000000010
   00000000000100 -> 00000000000100
   00000000001000 -> 00000000001000
   00000000010000 -> 00000000010000
   00000000100000 -> 00000000100000
   00000001000000 -> 00000001000000
   00000010000000 -> 00000010000000
   00000100000000 -> 00000100000000
   00001000000000 -> 00001000000000
   00010000000000 -> 00010000000000
   00100000000000 -> 00100000000000
   01000000000000 -> 01000000000000
   10000000000000 -> 10000000000000
Encoding state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\uart_rx_protocol.vhd":422:8:422:9|There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.
Encoding state machine state_reg[0:5] (in view: work.System_Controler(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:5] (in view: work.REGISTERS(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine state_reg[0:2] (in view: work.Communication_CMD_MUX(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\communication_anw_mux.vhd":67:8:67:9|There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.
Encoding state machine state_reg[0:9] (in view: work.Command_Decoder(rtl))
original code -> new code
   0000000001 -> 0000000001
   0000000010 -> 0000000010
   0000000100 -> 0000000100
   0000001000 -> 0000001000
   0000010000 -> 0000010000
   0000100000 -> 0000100000
   0001000000 -> 0001000000
   0010000000 -> 0010000000
   0100000000 -> 0100000000
   1000000000 -> 1000000000
Encoding state machine state_reg[0:4] (in view: work.Answer_Encoder(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine state_reg[0:4] (in view: work.ADI_SPI(rtl))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 204MB peak: 258MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\Top_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 206MB peak: 258MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 107MB peak: 258MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Tue May  9 22:18:50 2023

###########################################################]
Map & Optimize Report

# Tue May  9 22:18:50 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M
Install: C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-TDPVUTD

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202109act, Build 055R, Built Feb 23 2022 09:52:10, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 131MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 131MB)


@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\data_block\data_block.v":9:7:9:16|Found compile point of type hard on View view:work.Data_Block(verilog) 
@N: MF104 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\controler\controler.v":9:7:9:15|Found compile point of type hard on View view:work.Controler(verilog) 

Synthesis running in Multiprocessing mode
Maximum number of parallel jobs set to 4
Multiprocessing started at : Tue May  9 22:18:51 2023
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\top\top.v":9:7:9:9|Old database up-to-date, remapping Compile point view:work.Top(verilog) unnecessary 
@N: MF107 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\controler\controler.v":9:7:9:15|Old database up-to-date, remapping Compile point view:work.Controler(verilog) unnecessary 
Mapping Data_Block as a separate process
MCP Status: 1 jobs running

@N: MF106 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\data_block\data_block.v":9:7:9:16|Mapping Compile point view:work.Data_Block(verilog) because 
		 RTL and/or Constraints changed.


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 167MB peak: 168MB)

@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":49:26:49:36|Tristate driver B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":48:26:48:36|Tristate driver A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":47:26:47:37|Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_c5_corefifo_c5_0_ram_wrapper.v":46:26:46:37|Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_16_16_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.

#### START OF SSF LOG MESSAGES ####

#### END OF SSF LOG MESSAGES ####

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)

@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v":644:3:644:8|Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0(verilog) instance memraddr_r[15:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo_sync_scntr.v":628:3:628:8|Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z9_layer0(verilog) instance memwaddr_r[15:0] 
Encoding state machine state_reg[0:5] (in view: work.Trigger_Control(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_control.vhd":347:8:347:9|Found counter in view:work.Trigger_Control(rtl) instance Counter_Processed_Events[31:0] 
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\trigger_control.vhd":347:8:347:9|Found counter in view:work.Trigger_Control(rtl) instance Counter_Incoming_Events[31:0] 
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing instance Data_Block_0.Test_Generator_0.Test_Data_4[1] because it is equivalent to instance Data_Block_0.Test_Generator_0.Test_Data_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing instance Data_Block_0.Test_Generator_0.Test_Data_5[2] because it is equivalent to instance Data_Block_0.Test_Generator_0.Test_Data_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing instance Data_Block_0.Test_Generator_0.Test_Data_6[2] because it is equivalent to instance Data_Block_0.Test_Generator_0.Test_Data_6[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing instance Data_Block_0.Test_Generator_0.Test_Data_7[1] because it is equivalent to instance Data_Block_0.Test_Generator_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing instance Data_Block_0.Test_Generator_0.Test_Data_7[2] because it is equivalent to instance Data_Block_0.Test_Generator_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing instance Data_Block_0.Test_Generator_0.Test_Data_1[2] because it is equivalent to instance Data_Block_0.Test_Generator_0.Test_Data_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing instance Data_Block_0.Test_Generator_0.Test_Data_3[1] because it is equivalent to instance Data_Block_0.Test_Generator_0.Test_Data_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing instance Data_Block_0.Test_Generator_0.Test_Data_2[2] because it is equivalent to instance Data_Block_0.Test_Generator_0.Test_Data_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state_reg[0:5] (in view: work.FIFOs_Reader(rtl))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N: MO231 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\fifos_reader.vhd":453:8:453:9|Found counter in view:work.FIFOs_Reader(rtl) instance Event_RAM_W_Address_Integer[9:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)

@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing sequential instance Test_Generator_0.Test_Data_1[1] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing sequential instance Test_Generator_0.Test_Data_3[2] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing sequential instance Test_Generator_0.Test_Data_2[0] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing sequential instance Test_Generator_0.Test_Data_4[0] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing sequential instance Test_Generator_0.Test_Data_5[1] (in view: work.Data_Block(verilog)) because it does not drive other instances.
@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\hdl\test_generator.vhd":66:8:66:9|Removing sequential instance Test_Generator_0.Test_Data_6[0] (in view: work.Data_Block(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\corefifo_c5\corefifo_c5_0\rtl\vlog\core\corefifo.v":1068:3:1068:8|Removing sequential instance Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.fwft_Q_r[1] (in view: work.Data_Block(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 203MB peak: 203MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     4.43ns		 804 /       428

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 203MB peak: 203MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 203MB peak: 204MB)


Finished mapping Data_Block
Multiprocessing finished at : Tue May  9 22:18:54 2023
Multiprocessing took 0h:00m:02s realtime, 0h:00m:00s cputime

Summary of Compile Points :
*************************** 
Name           Status        Reason             Start Time                   End Time                     Realtime       CPU Time       Fast Synthesis
------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block     Remapped      Design changed     Tue May  9 22:18:52 2023     Tue May  9 22:18:54 2023     0h:00m:02s     0h:00m:02s     No            
Controler      Unchanged     -                  Tue May  9 14:11:11 2023     Tue May  9 14:11:13 2023     0h:00m:02s     0h:00m:03s     No            
Top            Unchanged     -                  Tue May  9 14:11:11 2023     Tue May  9 14:11:15 2023     0h:00m:04s     0h:00m:04s     No            
======================================================================================================================================================
Total number of compile points: 3
===================================

Links to Compile point Reports:
******************************
@L: "C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\Data_Block\Data_Block.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\Controler\Controler.srr"
@L: "C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\Top\Top.srr"

==============================


Start loading CP mapped netlist (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 217MB peak: 217MB)


Finished loading CP mapped netlist (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 218MB peak: 218MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 2485 clock pin(s) of sequential element(s)
0 instances converted, 2485 sequential instances remain driven by gated/generated clocks

=================================================================== Non-Gated/Non-Generated Clocks ===================================================================
Clock Tree ID     Driving Element                                     Drive Element Type                   Fanout     Sample Instance                                 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       Clock_Reset_0.PF_OSC_C0_0.PF_OSC_C0_0.I_OSC_160     clock definition on OSC_RC160MHZ     1          Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0
======================================================================================================================================================================
================================================================================================== Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element                                      Drive Element Type     Fanout     Sample Instance                                             Explanation                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0     PLL                    1451       Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_5     No gated clock conversion method for cell cell:ACG4.SLE
@K:CKID0002       Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0     PLL                    1034       Clock_Reset_0.Synchronizer_0.Chain[0]                       No gated clock conversion method for cell cell:ACG4.SLE
============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 219MB)

Writing Analyst data base C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\synwork\Top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 184MB peak: 219MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 181MB peak: 219MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 181MB peak: 219MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 181MB peak: 219MB)

@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_osc_c0\pf_osc_c0_0\pf_osc_c0_pf_osc_c0_0_pf_osc.v":13:17:13:25|Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\vhdl_temp\digitizer\digitizer_ver2\digitizer\component\work\pf_init_monitor_c0\pf_init_monitor_c0_0\pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v":38:53:38:58|Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns 
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_0.
@W: MT420 |Found inferred clock PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0_clkint_4.


##### START OF TIMING REPORT #####[
# Timing report written on Tue May  9 22:18:57 2023
#


Top view:               Top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\designer\Top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 4.214

                                                                    Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock                                                      Frequency     Frequency     Period        Period        Slack     Type         Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK                 160.0 MHz     NA            6.250         NA            NA        declared     default_clkgroup     
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     203.4 MHz     10.000        4.915         5.085     inferred     Inferred_clkgroup_0_1
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     100.0 MHz     172.8 MHz     10.000        5.786         4.214     inferred     Inferred_clkgroup_0_2
System                                                              100.0 MHz     786.7 MHz     10.000        1.271         8.729     system       system_clkgroup      
========================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                                            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                         Ending                                                           |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                           PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  10.000      8.729  |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  10.000      5.085  |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock  |  10.000      4.214  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                                                                                   Starting                                                                                                                Arrival          
Instance                                                                                                                                           Reference                                                           Type        Pin           Net                       Time        Slack
                                                                                                                                                   Clock                                                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[0]     Z\\R_DATA_TEMPR3\[0\]     3.023       5.085
Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[0]     Z\\R_DATA_TEMPR3\[1\]     3.023       5.085
Controler_0.COREFIFO_C3_0.COREFIFO_C3_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[0]     RDATA_int[0]              3.018       5.085
Controler_0.COREFIFO_C3_0.COREFIFO_C3_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[1]     RDATA_int[1]              3.018       5.085
Controler_0.COREFIFO_C3_0.COREFIFO_C3_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[2]     RDATA_int[2]              3.018       5.085
Controler_0.COREFIFO_C3_0.COREFIFO_C3_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[3]     RDATA_int[3]              3.018       5.085
Controler_0.COREFIFO_C3_0.COREFIFO_C3_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[4]     RDATA_int[4]              3.018       5.085
Controler_0.COREFIFO_C3_0.COREFIFO_C3_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[5]     RDATA_int[5]              3.018       5.085
Controler_0.COREFIFO_C3_0.COREFIFO_C3_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[6]     RDATA_int[6]              3.018       5.085
Controler_0.COREFIFO_C3_0.COREFIFO_C3_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0                         PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     A_DOUT[7]     RDATA_int[7]              3.018       5.085
============================================================================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                                                                         Starting                                                                                                                               Required          
Instance                                                                                                                                 Reference                                                           Type        Pin          Net                                       Time         Slack
                                                                                                                                         Clock                                                                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk17\.u_corefifo_fwft.dout[0]                                            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         D            N_80                                      10.000       5.085
Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk17\.u_corefifo_fwft.dout[1]                                            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     SLE         D            N_71                                      10.000       5.085
UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     B_DIN[0]     Controler_0_DEST_1_Fifo_Write_Data[0]     9.197        5.085
UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     B_DIN[0]     Controler_0_DEST_1_Fifo_Write_Data[0]     9.197        5.085
UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     B_DIN[1]     Controler_0_DEST_1_Fifo_Write_Data[1]     9.197        5.085
UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     B_DIN[1]     Controler_0_DEST_1_Fifo_Write_Data[1]     9.197        5.085
UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     B_DIN[2]     Controler_0_DEST_1_Fifo_Write_Data[2]     9.197        5.085
UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     B_DIN[2]     Controler_0_DEST_1_Fifo_Write_Data[2]     9.197        5.085
UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     B_DIN[3]     Controler_0_DEST_1_Fifo_Write_Data[3]     9.197        5.085
UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     RAM1K20     B_DIN[3]     Controler_0_DEST_1_Fifo_Write_Data[3]     9.197        5.085
==================================================================================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      4.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.085

    Number of logic level(s):                3
    Starting point:                          Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0 / A_DOUT[0]
    Ending point:                            Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk17\.u_corefifo_fwft.dout[0] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin A_CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                                                                                                 Pin           Pin               Arrival     No. of    
Name                                                                                                                                               Type        Name          Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0     RAM1K20     A_DOUT[0]     Out     3.023     3.023 r     -         
Z\\R_DATA_TEMPR3\[0\]                                                                                                                              Net         -             -       0.948     -           1         
Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.\\OR4_R_DATA\[0\]                            OR4         D             In      -         3.971 r     -         
Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.\\OR4_R_DATA\[0\]                            OR4         Y             Out     0.282     4.254 r     -         
RDATA_int[0]                                                                                                                                       Net         -             -       0.124     -           2         
Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.int_MEMRD_fwft_1[0]                                                                    CFG4        C             In      -         4.378 r     -         
Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.int_MEMRD_fwft_1[0]                                                                    CFG4        Y             Out     0.148     4.526 r     -         
int_MEMRD_fwft_1[0]                                                                                                                                Net         -             -       0.124     -           2         
Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk17\.u_corefifo_fwft.dout_4_iv_23_i_m2                                            CFG3        C             In      -         4.649 r     -         
Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk17\.u_corefifo_fwft.dout_4_iv_23_i_m2                                            CFG3        Y             Out     0.148     4.797 r     -         
N_80                                                                                                                                               Net         -             -       0.118     -           1         
Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk17\.u_corefifo_fwft.dout[0]                                                      SLE         D             In      -         4.915 r     -         
=====================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.915 is 3.601(73.3%) logic and 1.314(26.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                     Starting                                                                                               Arrival          
Instance                                             Reference                                                           Type     Pin     Net               Time        Slack
                                                     Clock                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
UART_Protocol_1.UART_RX_Protocol_0.state_reg[11]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[11]     0.218       4.214
UART_Protocol_0.UART_RX_Protocol_0.state_reg[11]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[11]     0.218       4.214
UART_Protocol_1.UART_RX_Protocol_0.state_reg[8]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[8]      0.218       4.256
UART_Protocol_0.UART_RX_Protocol_0.state_reg[8]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[8]      0.218       4.256
UART_Protocol_1.UART_RX_Protocol_0.state_reg[4]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[4]      0.218       4.723
UART_Protocol_0.UART_RX_Protocol_0.state_reg[4]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[4]      0.218       4.723
UART_Protocol_1.UART_RX_Protocol_0.state_reg[1]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[1]      0.218       4.941
UART_Protocol_0.UART_RX_Protocol_0.state_reg[1]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[1]      0.218       4.941
UART_Protocol_0.UART_RX_Protocol_0.state_reg[2]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[2]      0.218       4.962
UART_Protocol_1.UART_RX_Protocol_0.state_reg[2]      PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      Q       state_reg[2]      0.218       4.962
=============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                                               Required          
Instance                              Reference                                                           Type     Pin     Net               Time         Slack
                                      Clock                                                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------
UART_Protocol_1.mko_0.counter[25]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[25]     10.000       4.214
UART_Protocol_0.mko_0.counter[25]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[25]     10.000       4.214
UART_Protocol_1.mko_0.counter[24]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[24]     10.000       4.222
UART_Protocol_0.mko_0.counter[24]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[24]     10.000       4.222
UART_Protocol_1.mko_0.counter[23]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[23]     10.000       4.230
UART_Protocol_0.mko_0.counter[23]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[23]     10.000       4.230
UART_Protocol_0.mko_0.counter[22]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[22]     10.000       4.238
UART_Protocol_1.mko_0.counter[22]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[22]     10.000       4.238
UART_Protocol_0.mko_0.counter[21]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[21]     10.000       4.246
UART_Protocol_1.mko_0.counter[21]     PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock     SLE      D       counter_5[21]     10.000       4.246
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      5.786
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     4.214

    Number of logic level(s):                28
    Starting point:                          UART_Protocol_1.UART_RX_Protocol_0.state_reg[11] / Q
    Ending point:                            UART_Protocol_1.mko_0.counter[25] / D
    The start point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
UART_Protocol_1.UART_RX_Protocol_0.state_reg[11]                             SLE      Q        Out     0.218     0.218 r     -         
state_reg[11]                                                                Net      -        -       0.563     -           4         
UART_Protocol_1.UART_RX_Protocol_0.Detect_state_reg_ns_1_0_.m11_0_a2_0_3     CFG2     B        In      -         0.782 r     -         
UART_Protocol_1.UART_RX_Protocol_0.Detect_state_reg_ns_1_0_.m11_0_a2_0_3     CFG2     Y        Out     0.088     0.869 f     -         
N_208                                                                        Net      -        -       0.563     -           4         
UART_Protocol_1.UART_RX_Protocol_0.Diag_Valid_0_i_a2_7                       CFG4     D        In      -         1.433 f     -         
UART_Protocol_1.UART_RX_Protocol_0.Diag_Valid_0_i_a2_7                       CFG4     Y        Out     0.192     1.624 f     -         
Diag_Valid_0_i_a2_7                                                          Net      -        -       0.118     -           1         
UART_Protocol_1.UART_RX_Protocol_0.Diag_Valid_0_i_a2_4_RNI81KJ               CFG4     B        In      -         1.742 f     -         
UART_Protocol_1.UART_RX_Protocol_0.Diag_Valid_0_i_a2_4_RNI81KJ               CFG4     Y        Out     0.084     1.826 r     -         
N_206_i                                                                      Net      -        -       1.083     -           34        
UART_Protocol_1.OR2_0                                                        OR2      A        In      -         2.909 r     -         
UART_Protocol_1.OR2_0                                                        OR2      Y        Out     0.103     3.012 r     -         
OR2_0_Y                                                                      Net      -        -       0.803     -           26        
UART_Protocol_1.mko_0.counter_3_i_0_a2[4]                                    CFG2     A        In      -         3.815 r     -         
UART_Protocol_1.mko_0.counter_3_i_0_a2[4]                                    CFG2     Y        Out     0.046     3.861 f     -         
N_62                                                                         Net      -        -       0.124     -           2         
UART_Protocol_1.mko_0.counter_3_i_0_a2_RNID0PB1[4]                           CFG4     B        In      -         3.985 f     -         
UART_Protocol_1.mko_0.counter_3_i_0_a2_RNID0PB1[4]                           CFG4     Y        Out     0.084     4.069 r     -         
N_3_i                                                                        Net      -        -       0.810     -           27        
UART_Protocol_1.mko_0.counter_5_cry_4                                        ARI1     B        In      -         4.880 r     -         
UART_Protocol_1.mko_0.counter_5_cry_4                                        ARI1     FCO      Out     0.328     5.208 r     -         
counter_5_cry_4                                                              Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_5_0                                      ARI1     FCI      In      -         5.208 r     -         
UART_Protocol_1.mko_0.counter_5_cry_5_0                                      ARI1     FCO      Out     0.008     5.216 r     -         
counter_5_cry_5                                                              Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_6_0                                      ARI1     FCI      In      -         5.216 r     -         
UART_Protocol_1.mko_0.counter_5_cry_6_0                                      ARI1     FCO      Out     0.008     5.224 r     -         
counter_5_cry_6                                                              Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_7_0                                      ARI1     FCI      In      -         5.224 r     -         
UART_Protocol_1.mko_0.counter_5_cry_7_0                                      ARI1     FCO      Out     0.008     5.232 r     -         
counter_5_cry_7                                                              Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_8                                        ARI1     FCI      In      -         5.232 r     -         
UART_Protocol_1.mko_0.counter_5_cry_8                                        ARI1     FCO      Out     0.008     5.240 r     -         
counter_5_cry_8                                                              Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_9_0                                      ARI1     FCI      In      -         5.240 r     -         
UART_Protocol_1.mko_0.counter_5_cry_9_0                                      ARI1     FCO      Out     0.008     5.248 r     -         
counter_5_cry_9                                                              Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_10_0                                     ARI1     FCI      In      -         5.248 r     -         
UART_Protocol_1.mko_0.counter_5_cry_10_0                                     ARI1     FCO      Out     0.008     5.256 r     -         
counter_5_cry_10                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_11                                       ARI1     FCI      In      -         5.256 r     -         
UART_Protocol_1.mko_0.counter_5_cry_11                                       ARI1     FCO      Out     0.008     5.264 r     -         
counter_5_cry_11                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_12_0                                     ARI1     FCI      In      -         5.264 r     -         
UART_Protocol_1.mko_0.counter_5_cry_12_0                                     ARI1     FCO      Out     0.008     5.272 r     -         
counter_5_cry_12                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_13_0                                     ARI1     FCI      In      -         5.272 r     -         
UART_Protocol_1.mko_0.counter_5_cry_13_0                                     ARI1     FCO      Out     0.008     5.280 r     -         
counter_5_cry_13                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_14_0                                     ARI1     FCI      In      -         5.280 r     -         
UART_Protocol_1.mko_0.counter_5_cry_14_0                                     ARI1     FCO      Out     0.008     5.288 r     -         
counter_5_cry_14                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_15_0                                     ARI1     FCI      In      -         5.288 r     -         
UART_Protocol_1.mko_0.counter_5_cry_15_0                                     ARI1     FCO      Out     0.008     5.296 r     -         
counter_5_cry_15                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_16                                       ARI1     FCI      In      -         5.296 r     -         
UART_Protocol_1.mko_0.counter_5_cry_16                                       ARI1     FCO      Out     0.008     5.304 r     -         
counter_5_cry_16                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_17_0                                     ARI1     FCI      In      -         5.304 r     -         
UART_Protocol_1.mko_0.counter_5_cry_17_0                                     ARI1     FCO      Out     0.008     5.312 r     -         
counter_5_cry_17                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_18                                       ARI1     FCI      In      -         5.312 r     -         
UART_Protocol_1.mko_0.counter_5_cry_18                                       ARI1     FCO      Out     0.008     5.320 r     -         
counter_5_cry_18                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_19_0                                     ARI1     FCI      In      -         5.320 r     -         
UART_Protocol_1.mko_0.counter_5_cry_19_0                                     ARI1     FCO      Out     0.008     5.328 r     -         
counter_5_cry_19                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_20_0                                     ARI1     FCI      In      -         5.328 r     -         
UART_Protocol_1.mko_0.counter_5_cry_20_0                                     ARI1     FCO      Out     0.008     5.336 r     -         
counter_5_cry_20                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_21_0                                     ARI1     FCI      In      -         5.336 r     -         
UART_Protocol_1.mko_0.counter_5_cry_21_0                                     ARI1     FCO      Out     0.008     5.344 r     -         
counter_5_cry_21                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_22_0                                     ARI1     FCI      In      -         5.344 r     -         
UART_Protocol_1.mko_0.counter_5_cry_22_0                                     ARI1     FCO      Out     0.008     5.352 r     -         
counter_5_cry_22                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_23_0                                     ARI1     FCI      In      -         5.352 r     -         
UART_Protocol_1.mko_0.counter_5_cry_23_0                                     ARI1     FCO      Out     0.008     5.360 r     -         
counter_5_cry_23                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_cry_24_0                                     ARI1     FCI      In      -         5.360 r     -         
UART_Protocol_1.mko_0.counter_5_cry_24_0                                     ARI1     FCO      Out     0.008     5.368 r     -         
counter_5_cry_24                                                             Net      -        -       0.000     -           1         
UART_Protocol_1.mko_0.counter_5_s_25                                         ARI1     FCI      In      -         5.368 r     -         
UART_Protocol_1.mko_0.counter_5_s_25                                         ARI1     S        Out     0.300     5.668 r     -         
counter_5[25]                                                                Net      -        -       0.118     -           1         
UART_Protocol_1.mko_0.counter[25]                                            SLE      D        In      -         5.786 r     -         
=======================================================================================================================================
Total path delay (propagation time + setup) of 5.786 is 1.602(27.7%) logic and 4.183(72.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                   Starting                                                                           Arrival          
Instance                                                           Reference     Type     Pin               Net                                       Time        Slack
                                                                   Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT     System        INIT     UIC_INIT_DONE     PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE     0.000       8.729
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                              Required          
Instance                                                    Reference     Type     Pin     Net                    Time         Slack
                                                            Clock                                                                   
------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_1     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_2     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_3     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_4     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_5     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_6     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_7     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_8     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_9     System        SLE      ALn     un1_INTERNAL_RST_i     9.980        8.729
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.020
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.980

    - Propagation time:                      1.251
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.729

    Number of logic level(s):                1
    Starting point:                          Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT / UIC_INIT_DONE
    Ending point:                            Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0 / ALn
    The start point is clocked by            System [rising]
    The end   point is clocked by            PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                              Pin               Pin               Arrival     No. of    
Name                                                               Type     Name              Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
Clock_Reset_0.PF_INIT_MONITOR_C0_0.PF_INIT_MONITOR_C0_0.I_INIT     INIT     UIC_INIT_DONE     Out     0.000     0.000 f     -         
PF_INIT_MONITOR_C0_0_DEVICE_INIT_DONE                              Net      -                 -       0.118     -           1         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG3     B                 In      -         0.118 f     -         
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.un1_D            CFG3     Y                 Out     0.077     0.195 f     -         
un1_INTERNAL_RST_i                                                 Net      -                 -       1.056     -           17        
Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_0            SLE      ALn               In      -         1.251 f     -         
======================================================================================================================================
Total path delay (propagation time + setup) of 1.271 is 0.097(7.6%) logic and 1.174(92.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 183MB peak: 219MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 183MB peak: 219MB)

---------------------------------------
Resource Usage Report for Top 

Mapping to part: mpf300tfcg1152-1
Cell usage:
CLKINT          5 uses
INIT            1 use
INV             6 uses
OR2             2 uses
OR4             2 uses
OSC_RC160MHZ    1 use
PLL             1 use
CFG1           37 uses
CFG2           341 uses
CFG3           433 uses
CFG4           840 uses

Carry cells:
ARI1            1152 uses - used for arithmetic functions
ARI1            10 uses - used for Wide-Mux implementation
Total ARI1      1162 uses


Sequential Cells: 
SLE            2441 uses

DSP Blocks:    0 of 924 (0%)

I/O ports: 17
I/O primitives: 17
BIBUF          1 use
INBUF          2 uses
OUTBUF         14 uses


Global Clock Buffers: 5

RAM/ROM usage summary
Total Block RAMs (RAM1K20) : 22 of 952 (2%)

Total LUTs:    2813

Extra resources required for RAM and MACC_PA interface logic during P&R:

RAM64X12 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K20  Interface Logic : SLEs = 792; LUTs = 792;
MACC_PA     Interface Logic : SLEs = 0; LUTs = 0;
MACC_PA_BC_ROM     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2441 + 0 + 792 + 0 = 3233;
Total number of LUTs after P&R:  2813 + 0 + 792 + 0 = 3605;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 64MB peak: 219MB)

Process took 0h:00m:06s realtime, 0h:00m:03s cputime
# Tue May  9 22:18:57 2023

###########################################################]
