\hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}{}\doxysection{Referencia de la Estructura L\+L\+\_\+\+U\+T\+I\+L\+S\+\_\+\+P\+L\+L\+Init\+Type\+Def}
\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}


U\+T\+I\+LS P\+LL structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+ll\+\_\+utils.\+h$>$}

\doxysubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{P\+L\+LM}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{P\+L\+LN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{P\+L\+LP}}
\end{DoxyCompactItemize}


\doxysubsection{Descripción detallada}
U\+T\+I\+LS P\+LL structure definition. 

\doxysubsection{Documentación de los campos}
\mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLM@{PLLM}}
\index{PLLM@{PLLM}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLM}{PLLM}}
{\footnotesize\ttfamily uint32\+\_\+t P\+L\+LM}

Division factor for P\+LL V\+CO input clock. This parameter can be a value of R\+C\+C\+\_\+\+L\+L\+\_\+\+E\+C\+\_\+\+P\+L\+L\+M\+\_\+\+D\+IV

This feature can be modified afterwards using unitary function L\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+Config\+Domain\+\_\+\+S\+Y\+S(). \mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLN@{PLLN}}
\index{PLLN@{PLLN}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLN}{PLLN}}
{\footnotesize\ttfamily uint32\+\_\+t P\+L\+LN}

Multiplication factor for P\+LL V\+CO output clock. This parameter must be a number between Min\+\_\+\+Data = R\+C\+C\+\_\+\+P\+L\+L\+N\+\_\+\+M\+I\+N\+\_\+\+V\+A\+L\+UE and Max\+\_\+\+Data = R\+C\+C\+\_\+\+P\+L\+L\+N\+\_\+\+M\+I\+N\+\_\+\+V\+A\+L\+UE

This feature can be modified afterwards using unitary function L\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+Config\+Domain\+\_\+\+S\+Y\+S(). \mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLP@{PLLP}}
\index{PLLP@{PLLP}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLP}{PLLP}}
{\footnotesize\ttfamily uint32\+\_\+t P\+L\+LP}

Division for the main system clock. This parameter can be a value of R\+C\+C\+\_\+\+L\+L\+\_\+\+E\+C\+\_\+\+P\+L\+L\+P\+\_\+\+D\+IV

This feature can be modified afterwards using unitary function L\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+Config\+Domain\+\_\+\+S\+Y\+S(). 

La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__ll__utils_8h}{stm32f4xx\+\_\+ll\+\_\+utils.\+h}}\end{DoxyCompactItemize}
