#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Apr 26 22:45:06 2024
# Process ID: 6208
# Current directory: D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1412 D:\OneDrive - Habib University\Semester 4\CA\Project\Pipelined Processor\Pipelined Processor.xpr
# Log file: D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/vivado.log
# Journal file: D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.xpr}
INFO: [Project 1-313] Project file moved from 'D:/OneDrive - Habib University/Semester 4/CA/Pipelined Processor Till LoadUse Hazard2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1010.398 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RISCV_Pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_RISCV_Pipeline_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/ALU64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/Hazard_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Parser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RISCV_PipelinedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_PipelineProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sim_1/new/tb_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RISCV_Pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.sim/sim_1/behav/xsim'
"xelab -wto 8b3ce33a0a8042c78aaa2f6e6522aeeb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RISCV_Pipeline_behav xil_defaultlib.testbench_RISCV_Pipeline xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b3ce33a0a8042c78aaa2f6e6522aeeb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RISCV_Pipeline_behav xil_defaultlib.testbench_RISCV_Pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/ALU64.v" Line 1. Module ALU64 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/ALU64.v" Line 1. Module ALU64 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_2x1
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Instruction_Parser
Compiling module xil_defaultlib.Hazard_Detection
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.Mux_3x1
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.RISCV_PipelineProcessor
Compiling module xil_defaultlib.testbench_RISCV_Pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_RISCV_Pipeline_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1010.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RISCV_Pipeline_behav -key {Behavioral:sim_1:Functional:testbench_RISCV_Pipeline} -tclbatch {testbench_RISCV_Pipeline.tcl} -view {{D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/testbench_RISCVSC_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/testbench_RISCVSC_behav.wcfg}
source testbench_RISCV_Pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1010.398 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RISCV_Pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1010.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top testbench_RISCV_Single [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top RISCV_SingleProcessor [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RISCV_Single' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_RISCV_Single_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/Branch_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/RISCV_SingleProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_SingleProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sim_1/new/testbench_RISCV_Single.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_RISCV_Single
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.sim/sim_1/behav/xsim'
"xelab -wto 8b3ce33a0a8042c78aaa2f6e6522aeeb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RISCV_Single_behav xil_defaultlib.testbench_RISCV_Single xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b3ce33a0a8042c78aaa2f6e6522aeeb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RISCV_Single_behav xil_defaultlib.testbench_RISCV_Single xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/ALU64.v" Line 1. Module ALU64 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.srcs/sources_1/new/ALU64.v" Line 1. Module ALU64 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux_2x1
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Instruction_Parser
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Branch_Unit
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.RISCV_SingleProcessor
Compiling module xil_defaultlib.testbench_RISCV_Single
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_RISCV_Single_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1010.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_RISCV_Single_behav -key {Behavioral:sim_1:Functional:testbench_RISCV_Single} -tclbatch {testbench_RISCV_Single.tcl} -view {{D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/testbench_RISCVSC_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/testbench_RISCVSC_behav.wcfg}
WARNING: Simulation object /testbench_RISCV_Pipeline/u1/clk was not found in the design.
WARNING: Simulation object /testbench_RISCV_Pipeline/u1/reset was not found in the design.
WARNING: Simulation object /testbench_RISCV_Pipeline/u1/PC_in was not found in the design.
WARNING: Simulation object /testbench_RISCV_Pipeline/u1/PC_out was not found in the design.
WARNING: Simulation object /testbench_RISCV_Pipeline/u1/Instruction was not found in the design.
WARNING: Simulation object /testbench_RISCV_Pipeline/u1/opcode was not found in the design.
WARNING: Simulation object /testbench_RISCV_Pipeline/u1/RS1 was not found in the design.
WARNING: Simulation object /testbench_RISCV_Pipeline/u1/RS2 was not found in the design.
WARNING: Simulation object /testbench_RISCV_Pipeline/u1/RD was not found in the design.
WARNING: Simulation object /testbench_RISCV_Pipeline/u1/dm1 was not found in the design.
WARNING: Simulation object /testbench_RISCV_Pipeline/u1/dm2 was not found in the design.
WARNING: Simulation object /testbench_RISCV_Pipeline/u1/dm3 was not found in the design.
WARNING: Simulation object /testbench_RISCV_Pipeline/u1/dm4 was not found in the design.
WARNING: Simulation object /testbench_RISCV_Pipeline/u1/dm5 was not found in the design.
source testbench_RISCV_Single.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1010.398 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_RISCV_Single_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:52 . Memory (MB): peak = 1010.398 ; gain = 0.000
save_wave_config {D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/testbench_RISCVSC_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_RISCV_Single' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_RISCV_Single_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/OneDrive - Habib University/Semester 4/CA/Project/Pipelined Processor/Pipelined Processor.sim/sim_1/behav/xsim'
"xelab -wto 8b3ce33a0a8042c78aaa2f6e6522aeeb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RISCV_Single_behav xil_defaultlib.testbench_RISCV_Single xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8b3ce33a0a8042c78aaa2f6e6522aeeb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_RISCV_Single_behav xil_defaultlib.testbench_RISCV_Single xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1010.398 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 1010.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top testbench_RISCV_Pipeline [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top RISCV_PipelineProcessor [current_fileset]
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 22:51:45 2024...
