# PIN MAP for core < ddr3_controller_p0 >
#
# Generated by ddr3_controller_p0_pin_assignments.tcl
#
# This file is for reference only and is not used by Quartus Prime
#

INSTANCE: ddr3_controller0|ddr3_controller_inst
DQS: {mem_dqs[0]} {mem_dqs[1]} {mem_dqs[2]}
DQSn: {mem_dqs_n[0]} {mem_dqs_n[1]} {mem_dqs_n[2]}
DQ: {{mem_dq[0]} {mem_dq[1]} {mem_dq[2]} {mem_dq[3]} {mem_dq[4]} {mem_dq[5]} {mem_dq[6]} {mem_dq[7]}} {{mem_dq[8]} {mem_dq[9]} {mem_dq[10]} {mem_dq[11]} {mem_dq[12]} {mem_dq[13]} {mem_dq[14]} {mem_dq[15]}} {{mem_dq[16]} {mem_dq[17]} {mem_dq[18]} {mem_dq[19]} {mem_dq[20]} {mem_dq[21]} {mem_dq[22]} {mem_dq[23]}}
DM {mem_dm[0]} {mem_dm[1]} {mem_dm[2]}
CK: mem_ck
CKn: mem_ck_n
ADD: {mem_a[0]} {mem_a[10]} {mem_a[11]} {mem_a[12]} {mem_a[1]} {mem_a[2]} {mem_a[3]} {mem_a[4]} {mem_a[5]} {mem_a[6]} {mem_a[7]} {mem_a[8]} {mem_a[9]}
CMD: mem_cs_n mem_we_n mem_ras_n mem_cas_n mem_cke mem_odt
RESET: mem_reset_n
BA: {mem_ba[0]} {mem_ba[1]} {mem_ba[2]}
REF CLK: pll_ref_clk
PLL AFI: ddr3_controller0|ddr3_controller_inst|pll0|upll_memphy|auto_generated|pll1|clk[4]
PLL CK: ddr3_controller0|ddr3_controller_inst|pll0|upll_memphy|auto_generated|pll1|clk[0]
PLL DQ WRITE: ddr3_controller0|ddr3_controller_inst|pll0|upll_memphy|auto_generated|pll1|clk[1]
PLL WRITE: ddr3_controller0|ddr3_controller_inst|pll0|upll_memphy|auto_generated|pll1|clk[0]
PLL AC: ddr3_controller0|ddr3_controller_inst|pll0|upll_memphy|auto_generated|pll1|clk[0]
DQS_IN_CLOCK DQS_PIN (0): mem_dqs[0]
DQS_IN_CLOCK DQS_PIN (1): mem_dqs[1]
DQS_IN_CLOCK DQS_PIN (2): mem_dqs[2]
DQS_OUT_CLOCK SRC (0): ddr3_controller0|ddr3_controller_inst|p0|umemphy|dq_ddio[0].ubidir_dq_dqs|dqs_ddio_io|gpio_one_bit.i_loop[0].altgpio_bit_i|pseudo_diff_output_buf.obuf_a|o
DQS_OUT_CLOCK DST (0): mem_dqs[0]
DQS_OUT_CLOCK DM (0): mem_dm[0]
DQS_OUT_CLOCK SRC (1): ddr3_controller0|ddr3_controller_inst|p0|umemphy|dq_ddio[1].ubidir_dq_dqs|dqs_ddio_io|gpio_one_bit.i_loop[0].altgpio_bit_i|pseudo_diff_output_buf.obuf_a|o
DQS_OUT_CLOCK DST (1): mem_dqs[1]
DQS_OUT_CLOCK DM (1): mem_dm[1]
DQS_OUT_CLOCK SRC (2): ddr3_controller0|ddr3_controller_inst|p0|umemphy|dq_ddio[2].ubidir_dq_dqs|dqs_ddio_io|gpio_one_bit.i_loop[0].altgpio_bit_i|pseudo_diff_output_buf.obuf_a|o
DQS_OUT_CLOCK DST (2): mem_dqs[2]
DQS_OUT_CLOCK DM (2): mem_dm[2]
DQSN_OUT_CLOCK SRC (0): ddr3_controller0|ddr3_controller_inst|p0|umemphy|dq_ddio[0].ubidir_dq_dqs|dqs_ddio_io|gpio_one_bit.i_loop[0].altgpio_bit_i|pseudo_diff_output_buf.obuf_a_bar|o
DQSN_OUT_CLOCK DST (0): mem_dqs_n[0]
DQSN_OUT_CLOCK DM (0): mem_dm[0]
DQSN_OUT_CLOCK SRC (1): ddr3_controller0|ddr3_controller_inst|p0|umemphy|dq_ddio[1].ubidir_dq_dqs|dqs_ddio_io|gpio_one_bit.i_loop[0].altgpio_bit_i|pseudo_diff_output_buf.obuf_a_bar|o
DQSN_OUT_CLOCK DST (1): mem_dqs_n[1]
DQSN_OUT_CLOCK DM (1): mem_dm[1]
DQSN_OUT_CLOCK SRC (2): ddr3_controller0|ddr3_controller_inst|p0|umemphy|dq_ddio[2].ubidir_dq_dqs|dqs_ddio_io|gpio_one_bit.i_loop[0].altgpio_bit_i|pseudo_diff_output_buf.obuf_a_bar|o
DQSN_OUT_CLOCK DST (2): mem_dqs_n[2]
DQSN_OUT_CLOCK DM (2): mem_dm[2]
READ CAPTURE DDIO: {*:ddr3_controller0|*:ddr3_controller_inst|*:p0|*:umemphy|*:dq_ddio[*].ubidir_dq_dqs|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*}
AFI RESET REGISTERS: *:ddr3_controller0|*:ddr3_controller_inst|*:p0|*:umemphy|*:ureset|*:ureset_afi_clk|reset_reg[3]
SEQ  RESET REGISTERS: *:ddr3_controller0|*:ddr3_controller_inst|*:s0|*
SYNCHRONIZERS: *:ddr3_controller0|*:ddr3_controller_inst|*:p0|*:umemphy|*:uread_datapath|read_buffering[*].seq_read_fifo_reset_sync
SYNCHRONIZATION FIFO WRITE ADDRESS REGISTERS: *:ddr3_controller0|*:ddr3_controller_inst|*:p0|*:umemphy|*:uread_datapath|*:read_buffering[*].uread_read_fifo_hard|*WRITE_ADDRESS_DFF*
SYNCHRONIZATION FIFO WRITE REGISTERS: *:ddr3_controller0|*:ddr3_controller_inst|*:p0|*:umemphy|*:uread_datapath|*:read_buffering[*].uread_read_fifo_hard|*INPUT_DFF*
SYNCHRONIZATION FIFO READ REGISTERS: *:ddr3_controller0|*:ddr3_controller_inst|*:p0|*:umemphy|*:uread_datapath|*:read_buffering[*].uread_read_fifo_hard|dataout[*]
VALID PREDICTION FIFO WRITE REGISTERS: *:ddr3_controller0|*:ddr3_controller_inst|*:p0|*:umemphy|*:uread_datapath|*:read_valid_predict[*].uread_valid_fifo|data_stored[*][*]
VALID PREDICTION FIFO READ REGISTERS: *:ddr3_controller0|*:ddr3_controller_inst|*:p0|*:umemphy|*:uread_datapath|*:read_valid_predict[*].uread_valid_fifo|rd_data[*]

#
# END OF INSTANCE: ddr3_controller0|ddr3_controller_inst

