#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Jan 21 15:25:25 2024
# Process ID: 1820
# Current directory: E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35992 E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.xpr
# Log file: E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/vivado.log
# Journal file: E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3\vivado.jou
# Running On: DESKTOP-9MD5LP4, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16778 MB
#-----------------------------------------------------------
start_gui
open_project {E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1516.543 ; gain = 271.840
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/simulate.log"
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
WARNING: [Vivado 12-3661] Failed to remove file:E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/testfixture_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/xsim.dir/testfixture_behav/xsim.xdbg
WARNING: [Vivado 12-4421] Failed to remove directory:E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/xsim.dir/testfixture_behav
WARNING: [Vivado 12-4421] Failed to remove directory:E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/xsim.dir
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -view {{E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/testfixture_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/testfixture_behav.wcfg}
WARNING: Simulation object /testfixture/u_LASER/Fir_Circle_Max_Old was not found in the design.
WARNING: Simulation object /testfixture/u_LASER/Sec_Circle_Max_Old was not found in the design.
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.836 ; gain = 17.473
run all
== PATTERN img1.pattern
-- Max cycle pre pattern reached, force output result C1(11,12),C2( 4,10)
---- cover =  30, optimum =  30
           400413000 , please pull down signal DONE
           400421000 , please pull down signal DONE
== PATTERN img2.pattern
-- Max cycle pre pattern reached, force output result C1( 4,11),C2( 4, 4)
---- cover =  22, optimum =  28
           800797000 , please pull down signal DONE
           800805000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      39858
---- Get Return: C1(10, 5),C2( 5,10)
---- cover =  29, optimum =  29
          1120013000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1( 5, 5),C2(10, 8)
---- cover =  29, optimum =  30
          1520389000 , please pull down signal DONE
          1520397000 , please pull down signal DONE
== PATTERN img5.pattern
-- Max cycle pre pattern reached, force output result C1( 5,14),C2( 4, 8)
---- cover =  21, optimum =  23
          1920773000 , please pull down signal DONE
          1920781000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      39858
---- Get Return: C1(13, 2),C2( 9, 9)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     279998  **
**   Cover total = 161/170   **
*******************************
$finish called at time : 2239980 ns : File "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.srcs/sim_1/new/tb.sv" Line 254
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sim_1\new\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sources_1\new\Laser.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1583.680 ; gain = 0.000
run all
== PATTERN img1.pattern
-- Max cycle pre pattern reached, force output result C1( 5, 8),C2(11,12)
---- cover =  29, optimum =  30
           400413000 , please pull down signal DONE
           400421000 , please pull down signal DONE
== PATTERN img2.pattern
-- Max cycle pre pattern reached, force output result C1(11, 6),C2( 5,11)
---- cover =  28, optimum =  28
           800797000 , please pull down signal DONE
           800805000 , please pull down signal DONE
== PATTERN img3.pattern
-- Max cycle pre pattern reached, force output result C1(10, 5),C2( 5,10)
---- cover =  29, optimum =  29
          1201181000 , please pull down signal DONE
          1201189000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1( 4, 8),C2( 8, 3)
---- cover =  28, optimum =  30
          1601565000 , please pull down signal DONE
          1601573000 , please pull down signal DONE
== PATTERN img5.pattern
-- Max cycle pre pattern reached, force output result C1( 3, 8),C2( 8,12)
---- cover =  22, optimum =  23
          2001949000 , please pull down signal DONE
          2001957000 , please pull down signal DONE
== PATTERN img6.pattern
-- Max cycle pre pattern reached, force output result C1(13, 2),C2( 9, 9)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     300288  **
**   Cover total = 166/170   **
*******************************
$finish called at time : 2402300 ns : File "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.srcs/sim_1/new/tb.sv" Line 227
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sim_1\new\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sources_1\new\Laser.v:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1583.680 ; gain = 0.000
run all
== PATTERN img1.pattern
-- Max cycle pre pattern reached, force output result C1(11,12),C2( 4,10)
---- cover =  30, optimum =  30
           400413000 , please pull down signal DONE
           400421000 , please pull down signal DONE
== PATTERN img2.pattern
-- Max cycle pre pattern reached, force output result C1( 4,11),C2( 4, 4)
---- cover =  22, optimum =  28
           800797000 , please pull down signal DONE
           800805000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      39858
---- Get Return: C1(10, 5),C2( 5,10)
---- cover =  29, optimum =  29
          1120013000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1( 5, 5),C2(10, 8)
---- cover =  29, optimum =  30
          1520389000 , please pull down signal DONE
          1520397000 , please pull down signal DONE
== PATTERN img5.pattern
-- Max cycle pre pattern reached, force output result C1( 5,14),C2( 4, 8)
---- cover =  21, optimum =  23
          1920773000 , please pull down signal DONE
          1920781000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      39858
---- Get Return: C1(13, 2),C2( 9, 9)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     279998  **
**   Cover total = 161/170   **
*******************************
$finish called at time : 2239980 ns : File "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.srcs/sim_1/new/tb.sv" Line 254
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -view {{E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/testfixture_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/testfixture_behav.wcfg}
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.199 ; gain = 16.309
run all
== PATTERN img1.pattern
---- Used Cycle:      33215
---- Get Return: C1(11,12),C2( 4,10)
---- cover =  30, optimum =  30
           266101000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      33215
---- Get Return: C1( 5,11),C2(11, 6)
---- cover =  28, optimum =  28
           532165000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      46501
---- Get Return: C1( 5,10),C2(10, 5)
---- cover =  29, optimum =  29
           904517000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1( 5, 8),C2(10, 5)
---- cover =  30, optimum =  30
          1304893000 , please pull down signal DONE
          1304901000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      46501
---- Get Return: C1( 8,12),C2( 2,10)
---- cover =  23, optimum =  23
          1677253000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      46501
---- Get Return: C1( 9, 9),C2(13, 2)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     256200  **
**   Cover total = 170/170   **
*******************************
$finish called at time : 2049596 ns : File "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.srcs/sim_1/new/tb.sv" Line 254
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_2\Laser.srcs\sources_1\new\Laser.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_2\Laser.srcs\sim_1\new\tb.sv:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1618.457 ; gain = 0.000
run all
== PATTERN img1.pattern
---- Used Cycle:      33215
---- Get Return: C1(11,12),C2( 4,10)
---- cover =  30, optimum =  30
           266101000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      33215
---- Get Return: C1( 5,11),C2(11, 6)
---- cover =  28, optimum =  28
           532165000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      46501
---- Get Return: C1( 5,10),C2(10, 5)
---- cover =  29, optimum =  29
           904517000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1( 5, 8),C2(10, 5)
---- cover =  30, optimum =  30
          1304893000 , please pull down signal DONE
          1304901000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      46501
---- Get Return: C1( 8,12),C2( 2,10)
---- cover =  23, optimum =  23
          1677253000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      46501
---- Get Return: C1( 9, 9),C2(13, 2)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     256200  **
**   Cover total = 170/170   **
*******************************
$finish called at time : 2049596 ns : File "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.srcs/sim_1/new/tb.sv" Line 254
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_2\Laser.srcs\sources_1\new\Laser.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_2\Laser.srcs\sim_1\new\tb.sv:]
run all
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
== PATTERN img6.pattern
---- Used Cycle:      46501
---- Get Return: C1( 0, 0),C2( 0, 0)
---- cover =   2, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     256201  **
**   Cover total = 172/200   **
*******************************
$finish called at time : 2049604 ns : File "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.srcs/sim_1/new/tb.sv" Line 254
ERROR: [Common 17-39] 'run' failed due to earlier errors.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1618.457 ; gain = 0.000
run all
== PATTERN img1.pattern
---- Used Cycle:      33215
---- Get Return: C1(11,12),C2( 4,10)
---- cover =  30, optimum =  30
           266101000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      33215
---- Get Return: C1( 5,11),C2(11, 6)
---- cover =  28, optimum =  28
           532165000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      46501
---- Get Return: C1( 5,10),C2(10, 5)
---- cover =  29, optimum =  29
           904517000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1( 5, 8),C2(10, 5)
---- cover =  30, optimum =  30
          1304893000 , please pull down signal DONE
          1304901000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      46501
---- Get Return: C1( 8,12),C2( 2,10)
---- cover =  23, optimum =  23
          1677253000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      46501
---- Get Return: C1( 9, 9),C2(13, 2)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     256200  **
**   Cover total = 170/170   **
*******************************
$finish called at time : 2049596 ns : File "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_2/Laser.srcs/sim_1/new/tb.sv" Line 254
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project {E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img1.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img4.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img5.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img2.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img3.pattern'
INFO: [SIM-utils-43] Exported 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim/img6.pattern'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testfixture_behav -key {Behavioral:sim_1:Functional:testfixture} -tclbatch {testfixture.tcl} -view {{E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/testfixture_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/testfixture_behav.wcfg}
source testfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1618.457 ; gain = 0.000
run all
== PATTERN img1.pattern
---- Used Cycle:      33215
---- Get Return: C1(11,12),C2( 4,10)
---- cover =  30, optimum =  30
           266101000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      33215
---- Get Return: C1( 5,11),C2(11, 6)
---- cover =  28, optimum =  28
           532165000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      46501
---- Get Return: C1( 5,10),C2(10, 5)
---- cover =  29, optimum =  29
           904517000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1( 5, 8),C2(10, 5)
---- cover =  30, optimum =  30
          1304893000 , please pull down signal DONE
          1304901000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      46501
---- Get Return: C1( 8,12),C2( 2,10)
---- cover =  23, optimum =  23
          1677253000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      46501
---- Get Return: C1( 9, 9),C2(13, 2)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     256200  **
**   Cover total = 170/170   **
*******************************
$finish called at time : 2049596 ns : File "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.srcs/sim_1/new/tb.sv" Line 254
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sim_1\new\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sources_1\new\Laser.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sim_1\new\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sources_1\new\Laser.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sim_1\new\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sources_1\new\Laser.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sim_1\new\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sources_1\new\Laser.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sim_1\new\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sources_1\new\Laser.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sim_1\new\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sources_1\new\Laser.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sim_1\new\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sources_1\new\Laser.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1618.457 ; gain = 0.000
run all
== PATTERN img1.pattern
-- Max cycle pre pattern reached, force output result C1(11,12),C2( 4,10)
---- cover =  30, optimum =  30
           400413000 , please pull down signal DONE
           400421000 , please pull down signal DONE
== PATTERN img2.pattern
-- Max cycle pre pattern reached, force output result C1( 4,11),C2( 4, 4)
---- cover =  22, optimum =  28
           800797000 , please pull down signal DONE
           800805000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      39858
---- Get Return: C1(10, 5),C2( 5,10)
---- cover =  29, optimum =  29
          1120013000 , please pull down signal DONE
== PATTERN img4.pattern
-- Max cycle pre pattern reached, force output result C1( 5, 5),C2(10, 8)
---- cover =  29, optimum =  30
          1520389000 , please pull down signal DONE
          1520397000 , please pull down signal DONE
== PATTERN img5.pattern
-- Max cycle pre pattern reached, force output result C1( 5,14),C2( 4, 8)
---- cover =  21, optimum =  23
          1920773000 , please pull down signal DONE
          1920781000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      39858
---- Get Return: C1(13, 2),C2( 9, 9)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     279998  **
**   Cover total = 161/170   **
*******************************
$finish called at time : 2239980 ns : File "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.srcs/sim_1/new/tb.sv" Line 254
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sim_1\new\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sources_1\new\Laser.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sim_1\new\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Projects 專案\IC 同步資料夾\111_IC_Contest_Preround\Verilog\Laser_Vivado_3\Laser.srcs\sources_1\new\Laser.v:]
ERROR: [Common 17-180] Spawn failed: Illegal byte sequence
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.srcs/sources_1/new/Laser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LASER
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LASER
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1618.457 ; gain = 0.000
run all
== PATTERN img1.pattern
---- Used Cycle:      26572
---- Get Return: C1( 4,10),C2(11,12)
---- cover =  30, optimum =  30
           212957000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      33215
---- Get Return: C1( 5,11),C2(11, 6)
---- cover =  28, optimum =  28
           479021000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      39858
---- Get Return: C1(10, 5),C2( 5,10)
---- cover =  29, optimum =  29
           798229000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      46501
---- Get Return: C1(10, 5),C2( 4, 9)
---- cover =  30, optimum =  30
          1170581000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      46501
---- Get Return: C1( 8,12),C2( 2,10)
---- cover =  23, optimum =  23
          1542933000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      39858
---- Get Return: C1(13, 2),C2( 9, 9)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     232767  **
**   Cover total = 170/170   **
*******************************
$finish called at time : 1862132 ns : File "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.srcs/sim_1/new/tb.sv" Line 254
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testfixture_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
*******************************
** Simulation Start          **
*******************************
               29000 , please pull down signal DONE
               37000 , please pull down signal DONE
run all
== PATTERN img1.pattern
---- Used Cycle:      26572
---- Get Return: C1( 4,10),C2(11,12)
---- cover =  30, optimum =  30
           212957000 , please pull down signal DONE
== PATTERN img2.pattern
---- Used Cycle:      33215
---- Get Return: C1( 5,11),C2(11, 6)
---- cover =  28, optimum =  28
           479021000 , please pull down signal DONE
== PATTERN img3.pattern
---- Used Cycle:      39858
---- Get Return: C1(10, 5),C2( 5,10)
---- cover =  29, optimum =  29
           798229000 , please pull down signal DONE
== PATTERN img4.pattern
---- Used Cycle:      46501
---- Get Return: C1(10, 5),C2( 4, 9)
---- cover =  30, optimum =  30
          1170581000 , please pull down signal DONE
== PATTERN img5.pattern
---- Used Cycle:      46501
---- Get Return: C1( 8,12),C2( 2,10)
---- cover =  23, optimum =  23
          1542933000 , please pull down signal DONE
== PATTERN img6.pattern
---- Used Cycle:      39858
---- Get Return: C1(13, 2),C2( 9, 9)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =     232767  **
**   Cover total = 170/170   **
*******************************
$finish called at time : 1862132 ns : File "E:/Projects 專案/IC 同步資料夾/111_IC_Contest_Preround/Verilog/Laser_Vivado_3/Laser.srcs/sim_1/new/tb.sv" Line 254
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 21 15:41:13 2024...
