Loading plugins phase: Elapsed time ==> 0s.294ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\afne7\Desktop\SAFE\Firmware\LCD_test\TFT_SSD1963\TFT_test.cydsn\TFT_test.cyprj -d CY8C5868AXI-LP035 -s C:\Users\afne7\Desktop\SAFE\Firmware\LCD_test\TFT_SSD1963\TFT_test.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.496ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.048ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  TFT_test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\afne7\Desktop\SAFE\Firmware\LCD_test\TFT_SSD1963\TFT_test.cydsn\TFT_test.cyprj -dcpsoc3 TFT_test.v -verilog
======================================================================

======================================================================
Compiling:  TFT_test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\afne7\Desktop\SAFE\Firmware\LCD_test\TFT_SSD1963\TFT_test.cydsn\TFT_test.cyprj -dcpsoc3 TFT_test.v -verilog
======================================================================

======================================================================
Compiling:  TFT_test.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\afne7\Desktop\SAFE\Firmware\LCD_test\TFT_SSD1963\TFT_test.cydsn\TFT_test.cyprj -dcpsoc3 -verilog TFT_test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jun 13 20:22:51 2018


======================================================================
Compiling:  TFT_test.v
Program  :   vpp
Options  :    -yv2 -q10 TFT_test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jun 13 20:22:51 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GraphicLCDIntf_v1_70\GraphicLCDIntf_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'TFT_test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  TFT_test.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\afne7\Desktop\SAFE\Firmware\LCD_test\TFT_SSD1963\TFT_test.cydsn\TFT_test.cyprj -dcpsoc3 -verilog TFT_test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jun 13 20:22:51 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\afne7\Desktop\SAFE\Firmware\LCD_test\TFT_SSD1963\TFT_test.cydsn\codegentemp\TFT_test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GraphicLCDIntf_v1_70\GraphicLCDIntf_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\afne7\Desktop\SAFE\Firmware\LCD_test\TFT_SSD1963\TFT_test.cydsn\codegentemp\TFT_test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  TFT_test.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\afne7\Desktop\SAFE\Firmware\LCD_test\TFT_SSD1963\TFT_test.cydsn\TFT_test.cyprj -dcpsoc3 -verilog TFT_test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jun 13 20:22:52 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\afne7\Desktop\SAFE\Firmware\LCD_test\TFT_SSD1963\TFT_test.cydsn\codegentemp\TFT_test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GraphicLCDIntf_v1_70\GraphicLCDIntf_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\afne7\Desktop\SAFE\Firmware\LCD_test\TFT_SSD1963\TFT_test.cydsn\codegentemp\TFT_test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__D_DB_net_6 to tmpOE__D_DB_net_7
Aliasing tmpOE__D_DB_net_5 to tmpOE__D_DB_net_7
Aliasing tmpOE__D_DB_net_4 to tmpOE__D_DB_net_7
Aliasing tmpOE__D_DB_net_3 to tmpOE__D_DB_net_7
Aliasing tmpOE__D_DB_net_2 to tmpOE__D_DB_net_7
Aliasing tmpOE__D_DB_net_1 to tmpOE__D_DB_net_7
Aliasing tmpOE__D_DB_net_0 to tmpOE__D_DB_net_7
Aliasing tmpOE__D_RS_net_0 to one
Aliasing tmpOE__D_CS_net_0 to one
Aliasing tmpOE__D_WR_net_0 to one
Aliasing tmpOE__D_RD_net_0 to one
Aliasing tmpOE__D_BL_net_0 to one
Aliasing \GraphicLCDIntf:cmd\ to Net_111_1
Aliasing \GraphicLCDIntf:status_7\ to zero
Aliasing \GraphicLCDIntf:status_6\ to zero
Aliasing \GraphicLCDIntf:status_5\ to zero
Aliasing \GraphicLCDIntf:status_4\ to zero
Aliasing \GraphicLCDIntf:status_3\ to zero
Aliasing \GraphicLCDIntf:status_2\ to zero
Aliasing tmpOE__D_RST_net_0 to one
Aliasing tmpOE__T_CS_net_0 to one
Aliasing tmpOE__T_CLK_net_0 to one
Aliasing tmpOE__T_DIN_net_0 to one
Aliasing tmpOE__T_DO_net_0 to one
Aliasing tmpOE__T_IRQ_net_0 to one
Aliasing tmpOE__LED3_net_0 to one
Aliasing \GlitchFilter:genblk2:Counter0:DP:cs_addr_2\ to zero
Aliasing tmpOE__LED4_net_0 to one
Removing Rhs of wire tmpOE__D_DB_net_7[1] = Net_110[37]
Removing Lhs of wire tmpOE__D_DB_net_6[2] = tmpOE__D_DB_net_7[1]
Removing Lhs of wire tmpOE__D_DB_net_5[3] = tmpOE__D_DB_net_7[1]
Removing Lhs of wire tmpOE__D_DB_net_4[4] = tmpOE__D_DB_net_7[1]
Removing Lhs of wire tmpOE__D_DB_net_3[5] = tmpOE__D_DB_net_7[1]
Removing Lhs of wire tmpOE__D_DB_net_2[6] = tmpOE__D_DB_net_7[1]
Removing Lhs of wire tmpOE__D_DB_net_1[7] = tmpOE__D_DB_net_7[1]
Removing Lhs of wire tmpOE__D_DB_net_0[8] = tmpOE__D_DB_net_7[1]
Removing Rhs of wire Net_111_7[9] = \GraphicLCDIntf:data_lsb_7\[105]
Removing Rhs of wire Net_111_6[10] = \GraphicLCDIntf:data_lsb_6\[106]
Removing Rhs of wire Net_111_5[11] = \GraphicLCDIntf:data_lsb_5\[107]
Removing Rhs of wire Net_111_4[12] = \GraphicLCDIntf:data_lsb_4\[108]
Removing Rhs of wire Net_111_3[13] = \GraphicLCDIntf:data_lsb_3\[109]
Removing Rhs of wire Net_111_2[14] = \GraphicLCDIntf:data_lsb_2\[110]
Removing Rhs of wire Net_111_1[15] = \GraphicLCDIntf:data_lsb_1\[75]
Removing Rhs of wire Net_111_0[16] = \GraphicLCDIntf:data_lsb_0\[104]
Removing Lhs of wire tmpOE__D_RS_net_0[41] = one[35]
Removing Lhs of wire tmpOE__D_CS_net_0[48] = one[35]
Removing Lhs of wire tmpOE__D_WR_net_0[55] = one[35]
Removing Lhs of wire tmpOE__D_RD_net_0[62] = one[35]
Removing Lhs of wire tmpOE__D_BL_net_0[69] = one[35]
Removing Lhs of wire \GraphicLCDIntf:cmd\[74] = Net_111_1[15]
Removing Lhs of wire \GraphicLCDIntf:status_0\[85] = \GraphicLCDIntf:full\[82]
Removing Rhs of wire \GraphicLCDIntf:status_1\[86] = \GraphicLCDIntf:data_valid\[87]
Removing Lhs of wire \GraphicLCDIntf:status_7\[88] = zero[34]
Removing Lhs of wire \GraphicLCDIntf:status_6\[89] = zero[34]
Removing Lhs of wire \GraphicLCDIntf:status_5\[90] = zero[34]
Removing Lhs of wire \GraphicLCDIntf:status_4\[91] = zero[34]
Removing Lhs of wire \GraphicLCDIntf:status_3\[92] = zero[34]
Removing Lhs of wire \GraphicLCDIntf:status_2\[93] = zero[34]
Removing Lhs of wire tmpOE__D_RST_net_0[113] = one[35]
Removing Lhs of wire tmpOE__T_CS_net_0[119] = one[35]
Removing Lhs of wire tmpOE__T_CLK_net_0[125] = one[35]
Removing Lhs of wire tmpOE__T_DIN_net_0[131] = one[35]
Removing Lhs of wire tmpOE__T_DO_net_0[137] = one[35]
Removing Lhs of wire tmpOE__T_IRQ_net_0[143] = one[35]
Removing Lhs of wire tmpOE__LED3_net_0[149] = one[35]
Removing Rhs of wire Net_14[155] = \GlitchFilter:state_0\[160]
Removing Lhs of wire \GlitchFilter:genblk2:Counter0:DP:cs_addr_2\[163] = zero[34]
Removing Lhs of wire tmpOE__LED4_net_0[196] = one[35]

------------------------------------------------------
Aliased 0 equations, 40 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for '\GraphicLCDIntf:cmd_ready\' (cost = 0):
\GraphicLCDIntf:cmd_ready\ <= (not \GraphicLCDIntf:cmd_empty\);

Note:  Expanding virtual equation for '\GraphicLCDIntf:data_ready\' (cost = 0):
\GraphicLCDIntf:data_ready\ <= (not \GraphicLCDIntf:data_empty\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 2 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\afne7\Desktop\SAFE\Firmware\LCD_test\TFT_SSD1963\TFT_test.cydsn\TFT_test.cyprj -dcpsoc3 TFT_test.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.387ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 13 June 2018 20:22:52
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\afne7\Desktop\SAFE\Firmware\LCD_test\TFT_SSD1963\TFT_test.cydsn\TFT_test.cyprj -d CY8C5868AXI-LP035 TFT_test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_LCD'. Fanout=2, Signal=Net_95
    Digital Clock 1: Automatic-assigning  clock 'Clock_G'. Fanout=1, Signal=Net_32
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \GraphicLCDIntf:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_LCD was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_LCD, EnableOut: Constant 1
    UDB Clk/Enable \GraphicLCDIntf:StsClkEn\: with output requested to be synchronous
        ClockIn: Clock_LCD was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \GraphicLCDIntf:status_1\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_LCD, EnableOut: \GraphicLCDIntf:status_1\:macrocell.q
    UDB Clk/Enable \GlitchFilter:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_G was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_G, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = D_DB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_DB(0)__PA ,
            oe => tmpOE__D_DB_net_7 ,
            pin_input => Net_111_0 ,
            fb => Net_139_0 ,
            pad => D_DB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D_DB(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_DB(1)__PA ,
            oe => tmpOE__D_DB_net_7 ,
            pin_input => Net_111_1 ,
            fb => Net_139_1 ,
            pad => D_DB(1)_PAD );
        Properties:
        {
        }

    Pin : Name = D_DB(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_DB(2)__PA ,
            oe => tmpOE__D_DB_net_7 ,
            pin_input => Net_111_2 ,
            fb => Net_139_2 ,
            pad => D_DB(2)_PAD );
        Properties:
        {
        }

    Pin : Name = D_DB(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_DB(3)__PA ,
            oe => tmpOE__D_DB_net_7 ,
            pin_input => Net_111_3 ,
            fb => Net_139_3 ,
            pad => D_DB(3)_PAD );
        Properties:
        {
        }

    Pin : Name = D_DB(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_DB(4)__PA ,
            oe => tmpOE__D_DB_net_7 ,
            pin_input => Net_111_4 ,
            fb => Net_139_4 ,
            pad => D_DB(4)_PAD );
        Properties:
        {
        }

    Pin : Name = D_DB(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_DB(5)__PA ,
            oe => tmpOE__D_DB_net_7 ,
            pin_input => Net_111_5 ,
            fb => Net_139_5 ,
            pad => D_DB(5)_PAD );
        Properties:
        {
        }

    Pin : Name = D_DB(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_DB(6)__PA ,
            oe => tmpOE__D_DB_net_7 ,
            pin_input => Net_111_6 ,
            fb => Net_139_6 ,
            pad => D_DB(6)_PAD );
        Properties:
        {
        }

    Pin : Name = D_DB(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_DB(7)__PA ,
            oe => tmpOE__D_DB_net_7 ,
            pin_input => Net_111_7 ,
            fb => Net_139_7 ,
            pad => D_DB(7)_PAD );
        Properties:
        {
        }

    Pin : Name = D_RS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_RS(0)__PA ,
            pin_input => Net_2 ,
            pad => D_RS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: SYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: True
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_CS(0)__PA ,
            pin_input => Net_3 ,
            pad => D_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D_WR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_WR(0)__PA ,
            pin_input => Net_4 ,
            pad => D_WR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D_RD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_RD(0)__PA ,
            pin_input => Net_5 ,
            pad => D_RD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D_BL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_BL(0)__PA ,
            pad => D_BL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_RST(0)__PA ,
            pad => D_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => T_CS(0)__PA ,
            pad => T_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => T_CLK(0)__PA ,
            pad => T_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T_DIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => T_DIN(0)__PA ,
            pad => T_DIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T_DO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => T_DO(0)__PA ,
            pad => T_DO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = T_IRQ(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => T_IRQ(0)__PA ,
            fb => Net_34 ,
            pad => T_IRQ(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED3(0)__PA ,
            pin_input => Net_17 ,
            pad => LED3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED4(0)__PA ,
            pad => LED4(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\GraphicLCDIntf:full\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \GraphicLCDIntf:cmd_not_full\ * \GraphicLCDIntf:data_not_full\
        );
        Output = \GraphicLCDIntf:full\ (fanout=1)

    MacroCell: Name=\GraphicLCDIntf:status_1\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_1\ * !\GraphicLCDIntf:state_0\ * 
              \GraphicLCDIntf:z0_detect\
        );
        Output = \GraphicLCDIntf:status_1\ (fanout=2)

    MacroCell: Name=Net_17, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_14
        );
        Output = Net_17 (fanout=1)

    MacroCell: Name=tmpOE__D_DB_net_7, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_1\
        );
        Output = tmpOE__D_DB_net_7 (fanout=8)

    MacroCell: Name=Net_2, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_111_0 * Net_2 * \GraphicLCDIntf:state_3\ * 
              !\GraphicLCDIntf:state_2\ * !\GraphicLCDIntf:state_1\ * 
              !\GraphicLCDIntf:state_0\
            + Net_111_0 * !Net_2 * \GraphicLCDIntf:state_3\ * 
              !\GraphicLCDIntf:state_2\ * !\GraphicLCDIntf:state_1\ * 
              !\GraphicLCDIntf:state_0\
        );
        Output = Net_2 (fanout=2)

    MacroCell: Name=Net_3, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_1\
            + !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_2\ * 
              !\GraphicLCDIntf:state_0\
        );
        Output = Net_3 (fanout=1)

    MacroCell: Name=Net_4, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_1\ * !\GraphicLCDIntf:state_0\
        );
        Output = Net_4 (fanout=1)

    MacroCell: Name=Net_5, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_2\ * 
              !\GraphicLCDIntf:state_0\
        );
        Output = Net_5 (fanout=1)

    MacroCell: Name=\GraphicLCDIntf:state_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_111_1 * \GraphicLCDIntf:data_empty\ * 
              \GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              !\GraphicLCDIntf:state_1\ * !\GraphicLCDIntf:state_0\
            + !\GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_0\
        );
        Output = \GraphicLCDIntf:state_3\ (fanout=10)

    MacroCell: Name=\GraphicLCDIntf:state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_111_1 * \GraphicLCDIntf:state_3\ * 
              !\GraphicLCDIntf:state_1\ * !\GraphicLCDIntf:state_0\
            + \GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_2\
            + \GraphicLCDIntf:state_2\ * \GraphicLCDIntf:state_1\ * 
              \GraphicLCDIntf:state_0\ * \GraphicLCDIntf:z1_detect\
        );
        Output = \GraphicLCDIntf:state_2\ (fanout=11)

    MacroCell: Name=\GraphicLCDIntf:state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_111_1 * !\GraphicLCDIntf:data_empty\ * 
              \GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              !\GraphicLCDIntf:state_1\ * !\GraphicLCDIntf:state_0\
            + !\GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_1\
            + !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_2\ * 
              !\GraphicLCDIntf:state_1\
            + !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_1\ * 
              !\GraphicLCDIntf:state_0\ * !\GraphicLCDIntf:z0_detect\
            + !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_1\ * 
              \GraphicLCDIntf:state_0\ * !\GraphicLCDIntf:z1_detect\
        );
        Output = \GraphicLCDIntf:state_1\ (fanout=10)

    MacroCell: Name=\GraphicLCDIntf:state_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\GraphicLCDIntf:cmd_empty\ * !\GraphicLCDIntf:state_3\ * 
              !\GraphicLCDIntf:state_2\ * !\GraphicLCDIntf:state_0\
            + !\GraphicLCDIntf:cmd_empty\ * !\GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_1\ * \GraphicLCDIntf:state_0\
            + !\GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_1\
            + !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_2\ * 
              !\GraphicLCDIntf:state_1\ * \GraphicLCDIntf:state_0\
            + !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_1\ * 
              !\GraphicLCDIntf:state_0\ * \GraphicLCDIntf:z0_detect\
            + !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_1\ * 
              \GraphicLCDIntf:state_0\ * !\GraphicLCDIntf:z1_detect\
        );
        Output = \GraphicLCDIntf:state_0\ (fanout=10)

    MacroCell: Name=Net_14, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_34 * \GlitchFilter:counter_done_0\
            + Net_14 * !\GlitchFilter:counter_done_0\
        );
        Output = Net_14 (fanout=3)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\GraphicLCDIntf:GraphLcd8:Lsb\
        PORT MAP (
            clock => Net_95 ,
            cs_addr_2 => \GraphicLCDIntf:state_2\ ,
            cs_addr_1 => \GraphicLCDIntf:state_1\ ,
            cs_addr_0 => \GraphicLCDIntf:state_0\ ,
            z0_comb => \GraphicLCDIntf:z0_detect\ ,
            z1_comb => \GraphicLCDIntf:z1_detect\ ,
            f0_bus_stat_comb => \GraphicLCDIntf:cmd_not_full\ ,
            f0_blk_stat_comb => \GraphicLCDIntf:cmd_empty\ ,
            f1_bus_stat_comb => \GraphicLCDIntf:data_not_full\ ,
            f1_blk_stat_comb => \GraphicLCDIntf:data_empty\ ,
            p_out_7 => Net_111_7 ,
            p_out_6 => Net_111_6 ,
            p_out_5 => Net_111_5 ,
            p_out_4 => Net_111_4 ,
            p_out_3 => Net_111_3 ,
            p_out_2 => Net_111_2 ,
            p_out_1 => Net_111_1 ,
            p_out_0 => Net_111_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000000001100000001000000000000000000001000000000000000001000000100000001000000010100000001000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000001"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\GlitchFilter:genblk2:Counter0:DP:u0\
        PORT MAP (
            clock => Net_32 ,
            cs_addr_1 => Net_34 ,
            cs_addr_0 => Net_14 ,
            z0_comb => \GlitchFilter:counter_done_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00001001"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\GraphicLCDIntf:StsReg\
        PORT MAP (
            clock => Net_95 ,
            status_1 => \GraphicLCDIntf:status_1\ ,
            status_0 => \GraphicLCDIntf:full\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000010"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\GraphicLCDIntf:LsbReg\
        PORT MAP (
            clock => Net_95 ,
            status_7 => Net_139_7 ,
            status_6 => Net_139_6 ,
            status_5 => Net_139_5 ,
            status_4 => Net_139_4 ,
            status_3 => Net_139_3 ,
            status_2 => Net_139_2 ,
            status_1 => Net_139_1 ,
            status_0 => Net_139_0 ,
            clk_en => \GraphicLCDIntf:status_1\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\GraphicLCDIntf:status_1\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   24 :   48 :   72 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   13 :  179 :  192 :  6.77 %
  Unique P-terms              :   23 :  361 :  384 :  5.99 %
  Total P-terms               :   28 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    Status Registers          :    2 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Datapath Parallel Out     :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.247ms
Tech Mapping phase: Elapsed time ==> 0s.317ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(6)][IoId=(6)] : D_BL(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : D_CS(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : D_DB(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : D_DB(1) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : D_DB(2) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : D_DB(3) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : D_DB(4) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : D_DB(5) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : D_DB(6) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : D_DB(7) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : D_RD(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : D_RS(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : D_RST(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : D_WR(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : LED3(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : LED4(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : T_CLK(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : T_CS(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : T_DIN(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : T_DO(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : T_IRQ(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.413ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :   44 :   48 :   8.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            6.75
               Macrocells :            3.25
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :      11.00 :       6.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GraphicLCDIntf:state_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_111_1 * !\GraphicLCDIntf:data_empty\ * 
              \GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              !\GraphicLCDIntf:state_1\ * !\GraphicLCDIntf:state_0\
            + !\GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_1\
            + !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_2\ * 
              !\GraphicLCDIntf:state_1\
            + !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_1\ * 
              !\GraphicLCDIntf:state_0\ * !\GraphicLCDIntf:z0_detect\
            + !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_1\ * 
              \GraphicLCDIntf:state_0\ * !\GraphicLCDIntf:z1_detect\
        );
        Output = \GraphicLCDIntf:state_1\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GraphicLCDIntf:status_1\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_1\ * !\GraphicLCDIntf:state_0\ * 
              \GraphicLCDIntf:z0_detect\
        );
        Output = \GraphicLCDIntf:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GraphicLCDIntf:state_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_111_1 * \GraphicLCDIntf:data_empty\ * 
              \GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              !\GraphicLCDIntf:state_1\ * !\GraphicLCDIntf:state_0\
            + !\GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_0\
        );
        Output = \GraphicLCDIntf:state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=tmpOE__D_DB_net_7, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_1\
        );
        Output = tmpOE__D_DB_net_7 (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GraphicLCDIntf:state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_111_1 * \GraphicLCDIntf:state_3\ * 
              !\GraphicLCDIntf:state_1\ * !\GraphicLCDIntf:state_0\
            + \GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_2\
            + \GraphicLCDIntf:state_2\ * \GraphicLCDIntf:state_1\ * 
              \GraphicLCDIntf:state_0\ * \GraphicLCDIntf:z1_detect\
        );
        Output = \GraphicLCDIntf:state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_1\
            + !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_2\ * 
              !\GraphicLCDIntf:state_0\
        );
        Output = Net_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_4, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_1\ * !\GraphicLCDIntf:state_0\
        );
        Output = Net_4 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_111_0 * Net_2 * \GraphicLCDIntf:state_3\ * 
              !\GraphicLCDIntf:state_2\ * !\GraphicLCDIntf:state_1\ * 
              !\GraphicLCDIntf:state_0\
            + Net_111_0 * !Net_2 * \GraphicLCDIntf:state_3\ * 
              !\GraphicLCDIntf:state_2\ * !\GraphicLCDIntf:state_1\ * 
              !\GraphicLCDIntf:state_0\
        );
        Output = Net_2 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\GraphicLCDIntf:GraphLcd8:Lsb\
    PORT MAP (
        clock => Net_95 ,
        cs_addr_2 => \GraphicLCDIntf:state_2\ ,
        cs_addr_1 => \GraphicLCDIntf:state_1\ ,
        cs_addr_0 => \GraphicLCDIntf:state_0\ ,
        z0_comb => \GraphicLCDIntf:z0_detect\ ,
        z1_comb => \GraphicLCDIntf:z1_detect\ ,
        f0_bus_stat_comb => \GraphicLCDIntf:cmd_not_full\ ,
        f0_blk_stat_comb => \GraphicLCDIntf:cmd_empty\ ,
        f1_bus_stat_comb => \GraphicLCDIntf:data_not_full\ ,
        f1_blk_stat_comb => \GraphicLCDIntf:data_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000000001100000001000000000000000000001000000000000000001000000100000001000000010100000001000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000001"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\GraphicLCDIntf:LsbReg\
    PORT MAP (
        clock => Net_95 ,
        status_7 => Net_139_7 ,
        status_6 => Net_139_6 ,
        status_5 => Net_139_5 ,
        status_4 => Net_139_4 ,
        status_3 => Net_139_3 ,
        status_2 => Net_139_2 ,
        status_1 => Net_139_1 ,
        status_0 => Net_139_0 ,
        clk_en => \GraphicLCDIntf:status_1\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\GraphicLCDIntf:status_1\)

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\GraphicLCDIntf:state_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\GraphicLCDIntf:cmd_empty\ * !\GraphicLCDIntf:state_3\ * 
              !\GraphicLCDIntf:state_2\ * !\GraphicLCDIntf:state_0\
            + !\GraphicLCDIntf:cmd_empty\ * !\GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_1\ * \GraphicLCDIntf:state_0\
            + !\GraphicLCDIntf:state_3\ * !\GraphicLCDIntf:state_2\ * 
              \GraphicLCDIntf:state_1\
            + !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_2\ * 
              !\GraphicLCDIntf:state_1\ * \GraphicLCDIntf:state_0\
            + !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_1\ * 
              !\GraphicLCDIntf:state_0\ * \GraphicLCDIntf:z0_detect\
            + !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_1\ * 
              \GraphicLCDIntf:state_0\ * !\GraphicLCDIntf:z1_detect\
        );
        Output = \GraphicLCDIntf:state_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_5, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_95) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\GraphicLCDIntf:state_3\ * \GraphicLCDIntf:state_2\ * 
              !\GraphicLCDIntf:state_0\
        );
        Output = Net_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GraphicLCDIntf:full\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \GraphicLCDIntf:cmd_not_full\ * \GraphicLCDIntf:data_not_full\
        );
        Output = \GraphicLCDIntf:full\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_14, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_32) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_34 * \GlitchFilter:counter_done_0\
            + Net_14 * !\GlitchFilter:counter_done_0\
        );
        Output = Net_14 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_17, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_14
        );
        Output = Net_17 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\GlitchFilter:genblk2:Counter0:DP:u0\
    PORT MAP (
        clock => Net_32 ,
        cs_addr_1 => Net_34 ,
        cs_addr_0 => Net_14 ,
        z0_comb => \GlitchFilter:counter_done_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00001001"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\GraphicLCDIntf:StsReg\
    PORT MAP (
        clock => Net_95 ,
        status_1 => \GraphicLCDIntf:status_1\ ,
        status_0 => \GraphicLCDIntf:full\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000010"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = T_IRQ(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => T_IRQ(0)__PA ,
        fb => Net_34 ,
        pad => T_IRQ(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = D_DB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_DB(0)__PA ,
        oe => tmpOE__D_DB_net_7 ,
        pin_input => Net_111_0 ,
        fb => Net_139_0 ,
        pad => D_DB(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = D_DB(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_DB(1)__PA ,
        oe => tmpOE__D_DB_net_7 ,
        pin_input => Net_111_1 ,
        fb => Net_139_1 ,
        pad => D_DB(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = D_DB(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_DB(2)__PA ,
        oe => tmpOE__D_DB_net_7 ,
        pin_input => Net_111_2 ,
        fb => Net_139_2 ,
        pad => D_DB(2)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = D_DB(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_DB(3)__PA ,
        oe => tmpOE__D_DB_net_7 ,
        pin_input => Net_111_3 ,
        fb => Net_139_3 ,
        pad => D_DB(3)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = D_DB(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_DB(4)__PA ,
        oe => tmpOE__D_DB_net_7 ,
        pin_input => Net_111_4 ,
        fb => Net_139_4 ,
        pad => D_DB(4)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = D_DB(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_DB(5)__PA ,
        oe => tmpOE__D_DB_net_7 ,
        pin_input => Net_111_5 ,
        fb => Net_139_5 ,
        pad => D_DB(5)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = D_DB(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_DB(6)__PA ,
        oe => tmpOE__D_DB_net_7 ,
        pin_input => Net_111_6 ,
        fb => Net_139_6 ,
        pad => D_DB(6)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = D_DB(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_DB(7)__PA ,
        oe => tmpOE__D_DB_net_7 ,
        pin_input => Net_111_7 ,
        fb => Net_139_7 ,
        pad => D_DB(7)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = D_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_RST(0)__PA ,
        pad => D_RST(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED3(0)__PA ,
        pin_input => Net_17 ,
        pad => LED3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED4(0)__PA ,
        pad => LED4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = D_BL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_BL(0)__PA ,
        pad => D_BL(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = T_DO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => T_DO(0)__PA ,
        pad => T_DO(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = T_DIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => T_DIN(0)__PA ,
        pad => T_DIN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = T_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => T_CS(0)__PA ,
        pad => T_CS(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = T_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => T_CLK(0)__PA ,
        pad => T_CLK(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = D_RS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_RS(0)__PA ,
        pin_input => Net_2 ,
        pad => D_RS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = D_WR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_WR(0)__PA ,
        pin_input => Net_4 ,
        pad => D_WR(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = D_RD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_RD(0)__PA ,
        pin_input => Net_5 ,
        pad => D_RD(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = D_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: SYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: True
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_CS(0)__PA ,
        pin_input => Net_3 ,
        pad => D_CS(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_95 ,
            dclk_0 => Net_95_local ,
            dclk_glb_1 => Net_32 ,
            dclk_1 => Net_32_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+----------------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL | T_IRQ(0) | FB(Net_34)
-----+-----+-------+-----------+------------------+----------+----------------------------------------------------
   5 |   0 |     * |      NONE |         CMOS_OUT |  D_DB(0) | FB(Net_139_0), In(Net_111_0), OE(tmpOE__D_DB_net_7)
     |   1 |     * |      NONE |         CMOS_OUT |  D_DB(1) | FB(Net_139_1), In(Net_111_1), OE(tmpOE__D_DB_net_7)
     |   2 |     * |      NONE |         CMOS_OUT |  D_DB(2) | FB(Net_139_2), In(Net_111_2), OE(tmpOE__D_DB_net_7)
     |   3 |     * |      NONE |         CMOS_OUT |  D_DB(3) | FB(Net_139_3), In(Net_111_3), OE(tmpOE__D_DB_net_7)
     |   4 |     * |      NONE |         CMOS_OUT |  D_DB(4) | FB(Net_139_4), In(Net_111_4), OE(tmpOE__D_DB_net_7)
     |   5 |     * |      NONE |         CMOS_OUT |  D_DB(5) | FB(Net_139_5), In(Net_111_5), OE(tmpOE__D_DB_net_7)
     |   6 |     * |      NONE |         CMOS_OUT |  D_DB(6) | FB(Net_139_6), In(Net_111_6), OE(tmpOE__D_DB_net_7)
     |   7 |     * |      NONE |         CMOS_OUT |  D_DB(7) | FB(Net_139_7), In(Net_111_7), OE(tmpOE__D_DB_net_7)
-----+-----+-------+-----------+------------------+----------+----------------------------------------------------
   6 |   0 |     * |      NONE |         CMOS_OUT | D_RST(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |  LED3(0) | In(Net_17)
     |   3 |     * |      NONE |         CMOS_OUT |  LED4(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |  D_BL(0) | 
-----+-----+-------+-----------+------------------+----------+----------------------------------------------------
  12 |   0 |     * |      NONE |     HI_Z_DIGITAL |  T_DO(0) | 
     |   1 |     * |      NONE |         CMOS_OUT | T_DIN(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |  T_CS(0) | 
     |   3 |     * |      NONE |         CMOS_OUT | T_CLK(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |  D_RS(0) | In(Net_2)
     |   5 |     * |      NONE |         CMOS_OUT |  D_WR(0) | In(Net_4)
     |   6 |     * |      NONE |         CMOS_OUT |  D_RD(0) | In(Net_5)
     |   7 |     * |      NONE |         CMOS_OUT |  D_CS(0) | In(Net_3)
------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.090ms
Digital Placement phase: Elapsed time ==> 1s.713ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "TFT_test_r.vh2" --pcf-path "TFT_test.pco" --des-name "TFT_test" --dsf-path "TFT_test.dsf" --sdc-path "TFT_test.sdc" --lib-path "TFT_test_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.578ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.263ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.053ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in TFT_test_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.600ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.238ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.278ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.278ms
API generation phase: Elapsed time ==> 3s.326ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
