m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/Ricky/FPGA-Projects/ModelSim
Esync_to_count
Z0 w1611620998
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 15
Z4 d/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/modelsim.orig
Z5 8/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/Sync_To_Count.vhd
Z6 F/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/Sync_To_Count.vhd
l0
L10 1
VmH9UU1[bKT:o962kfhn]Z0
!s100 =Tg0e9nJ3kYHH4QRZPj5f1
Z7 OV;C;2020.1;71
32
Z8 !s110 1611887761
!i10b 1
Z9 !s108 1611887761.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/Sync_To_Count.vhd|
Z11 !s107 /home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/Sync_To_Count.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
DEx4 work 13 sync_to_count 0 22 mH9UU1[bKT:o962kfhn]Z0
!i122 15
l37
L27 59
V`dF5HXB@P>N>mNdBEk`ad1
!s100 XCJ^FAz1Boc6_mo<k>Z8`2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etest_pattern_gen
Z14 w1611621716
R1
R2
R3
!i122 16
R4
Z15 8/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/Test_Pattern_Gen.vhd
Z16 F/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/Test_Pattern_Gen.vhd
l0
L22 1
VF3E]kXLkL<Wk:dTg7jX`[1
!s100 R;fhOhUIT[3JJ2Rb1DfFo1
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/Test_Pattern_Gen.vhd|
Z18 !s107 /home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/Test_Pattern_Gen.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 16 test_pattern_gen 0 22 F3E]kXLkL<Wk:dTg7jX`[1
!i122 16
l80
L44 211
V=7MjmA9K5V[4RXk4f]HM41
!s100 >cgh3QHz9IU;DWCag2N3f2
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Evga_sync_porch
Z19 w1611545655
R1
R2
R3
!i122 17
R4
Z20 8/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/VGA_Sync_Porch.vhd
Z21 F/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/VGA_Sync_Porch.vhd
l0
L16 1
Vl^?GMmhV`POQN]<FdPMU<0
!s100 P;TcZ][jZXYoYa3CYlShV1
R7
32
R8
!i10b 1
R9
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/VGA_Sync_Porch.vhd|
Z23 !s107 /home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/VGA_Sync_Porch.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 14 vga_sync_porch 0 22 l^?GMmhV`POQN]<FdPMU<0
!i122 17
l77
L41 112
VgPCzFmhGV5PZ8J7BAPiaD2
!s100 nYL5LfN_OUNg]E=]7AJoS3
R7
32
R8
!i10b 1
R9
R22
R23
!i113 1
R12
R13
Evga_sync_pulses
R19
R1
R2
R3
!i122 18
R4
Z24 8/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/VGA_Sync_Pulse.vhd
Z25 F/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/VGA_Sync_Pulse.vhd
l0
L11 1
V:JFL2kAjL?N>PSQoLIldj3
!s100 7PO04P>6S^f5L01ifL19I0
R7
32
R8
!i10b 1
R9
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/VGA_Sync_Pulse.vhd|
Z27 !s107 /home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/VGA_Sync_Pulse.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 15 vga_sync_pulses 0 22 :JFL2kAjL?N>PSQoLIldj3
!i122 18
l32
L27 30
V9]jDb[L0h;]NQz4Dz?9B12
!s100 IOQn<bR;VXDaM3V]P0D@:0
R7
32
R8
!i10b 1
R9
R26
R27
!i113 1
R12
R13
Evga_test_patterns_tb
Z28 w1611887746
R2
R3
!i122 19
R4
Z29 8/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/my-testbench.vhd
Z30 F/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/my-testbench.vhd
l0
L4 1
VQaj9Gd1Ez;df`^cPM^[ST3
!s100 ?l0;kgzX0EOaY_f27Wm[12
R7
32
R8
!i10b 1
R9
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/my-testbench.vhd|
!s107 /home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/my-testbench.vhd|
!i113 1
R12
R13
Abehave
R2
R3
DEx4 work 20 vga_test_patterns_tb 0 22 Qaj9Gd1Ez;df`^cPM^[ST3
!i122 19
l97
L7 159
V=gKMF2bTHWCbez3g@CzoJ1
!s100 ]=H7<jcWM]SFz1Wa`nGa:1
R7
32
R8
!i10b 1
R9
R31
Z32 !s107 /home/Ricky/FPGA-Projects/Go-Board-FPGA-Projects/VGA/orig/my-testbench.vhd|
!i113 1
R12
R13
