Obviously, the range of VHDL is by far not sufÔ¨Åcient to suit
all of these requirements. Therefore, extensions to design objects
and declarations, to assignments, to attributes, and especially to
the simulation cycle were necessary. These extensions to the
original VHDL language are summarized in Figure 3.6.