m255
K4
z2
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/f_off/Desktop/quartusprojects/niosvprocessor/testbench/mentor
valtera_avalon_sc_fifo
2./../niosvprocessor_tb/simulation/submodules/altera_avalon_sc_fifo.v
Z1 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z2 !s110 1717810801
!i10b 1
!s100 @<enCm^HCbAEh:dIl70AK3
I=i<9@];8NU07_[bgmnEHa3
S1
R0
Z3 w1717807934
8./../niosvprocessor_tb/simulation/submodules/altera_avalon_sc_fifo.v
F./../niosvprocessor_tb/simulation/submodules/altera_avalon_sc_fifo.v
!i122 2
L0 21 895
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1717810800.000000
!s107 ./../niosvprocessor_tb/simulation/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-sv|./../niosvprocessor_tb/simulation/submodules/altera_avalon_sc_fifo.v|-L|altera_common_sv_packages|-work|niosvprocessor_instruction_manager_wr_limiter|
!i113 0
Z7 o-sv -L altera_common_sv_packages -work niosvprocessor_instruction_manager_wr_limiter -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 tCvgOpt 0
valtera_avalon_st_pipeline_base
2./../niosvprocessor_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
R1
R2
!i10b 1
!s100 B`Yjz6P[R<;Yl[CKNl]`<2
IDSDVNlh8jlmkLVeT]jPk40
S1
R0
R3
8./../niosvprocessor_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
F./../niosvprocessor_tb/simulation/submodules/altera_avalon_st_pipeline_base.v
!i122 3
L0 22 118
R4
R5
r1
!s85 0
31
!s108 1717810801.000000
!s107 ./../niosvprocessor_tb/simulation/submodules/altera_avalon_st_pipeline_base.v|
!s90 -reportprogress|300|-sv|./../niosvprocessor_tb/simulation/submodules/altera_avalon_st_pipeline_base.v|-L|altera_common_sv_packages|-work|niosvprocessor_instruction_manager_wr_limiter|
!i113 0
R7
R8
valtera_merlin_reorder_memory
Z9 2./../niosvprocessor_tb/simulation/submodules/altera_merlin_reorder_memory.sv
R1
Z10 !s110 1717810800
!i10b 1
!s100 Fg7H2g8<53DhBfbZ][=k>2
I<Lmi:<O9U]kDOCXU52]g]1
S1
R0
R3
Z11 8./../niosvprocessor_tb/simulation/submodules/altera_merlin_reorder_memory.sv
Z12 F./../niosvprocessor_tb/simulation/submodules/altera_merlin_reorder_memory.sv
!i122 1
L0 28 155
R4
R5
r1
!s85 0
31
R6
Z13 !s107 ./../niosvprocessor_tb/simulation/submodules/altera_merlin_reorder_memory.sv|
Z14 !s90 -reportprogress|300|-sv|./../niosvprocessor_tb/simulation/submodules/altera_merlin_reorder_memory.sv|-L|altera_common_sv_packages|-work|niosvprocessor_instruction_manager_wr_limiter|
!i113 0
R7
R8
valtera_merlin_traffic_limiter
2./../niosvprocessor_tb/simulation/submodules/altera_merlin_traffic_limiter.sv
R1
R10
!i10b 1
!s100 OR49VbMDTNI[MDi8?H5e20
IzgeMHTK6YQPXY]G28KVID2
S1
R0
R3
8./../niosvprocessor_tb/simulation/submodules/altera_merlin_traffic_limiter.sv
F./../niosvprocessor_tb/simulation/submodules/altera_merlin_traffic_limiter.sv
!i122 0
L0 49 737
R4
R5
r1
!s85 0
31
R6
!s107 ./../niosvprocessor_tb/simulation/submodules/altera_merlin_traffic_limiter.sv|
!s90 -reportprogress|300|-sv|./../niosvprocessor_tb/simulation/submodules/altera_merlin_traffic_limiter.sv|-L|altera_common_sv_packages|-work|niosvprocessor_instruction_manager_wr_limiter|
!i113 0
R7
R8
vmemory_pointer_controller
R9
R1
R10
!i10b 1
!s100 Jn57m6_oRI3hA`8PYgIa63
IY3iIonGcn70G3ek6<1HWA0
S1
R0
R3
R11
R12
!i122 1
L0 185 112
R4
R5
r1
!s85 0
31
R6
R13
R14
!i113 0
R7
R8
