// Seed: 401118076
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  input id_3;
  inout id_2;
  input id_1;
  type_8 id_5 (
      1'b0,
      1,
      {"", 1}
  );
  logic id_6;
  assign id_4[1] = 1;
  logic id_7;
endmodule
