
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.24
 Yosys 0.16+65 (git sha1 03bd62bb8, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_mubi_pkg.sv prim_secded_pkg.sv tl_main_pkg.sv top_pkg.sv tlul_pkg.sv prim_arbiter_ppc.sv prim_arbiter_tree.sv prim_fifo_async.sv prim_fifo_sync.sv prim_flop_2sync.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_socket_1n.sv tlul_socket_m1.sv xbar_main.sv

yosys> verific -sv prim_mubi_pkg.sv prim_secded_pkg.sv tl_main_pkg.sv top_pkg.sv tlul_pkg.sv prim_arbiter_ppc.sv prim_arbiter_tree.sv prim_fifo_async.sv prim_fifo_sync.sv prim_flop_2sync.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_socket_1n.sv tlul_socket_m1.sv xbar_main.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tl_main_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_ppc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_arbiter_tree.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_async.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_m1.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'xbar_main.sv'

yosys> synth_rs -top xbar_main -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.47

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top xbar_main

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] xbar_main.sv:120: compiling module 'xbar_main'
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:43: compiling module 'tlul_socket_1n(HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=16'b0,DRspDepth=16'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b011)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101110,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:9: compiling module 'tlul_err_resp'
VERIFIC-INFO [VERI-1018] tlul_socket_m1.sv:24: compiling module 'tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqDepth=4'b0,DRspDepth=4'b0)'
VERIFIC-INFO [VERI-1018] prim_arbiter_ppc.sv:27: compiling module 'prim_arbiter_ppc(N=32'b011,DW=32'b01101101)'
VERIFIC-INFO [VERI-1018] tlul_socket_m1.sv:24: compiling module 'tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqPass=1'b0,DRspPass=1'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Pass=1'b0,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Pass=1'b0,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_arbiter_ppc.sv:27: compiling module 'prim_arbiter_ppc(N=32'b010,DW=32'b01101101)'
VERIFIC-INFO [VERI-1018] tlul_socket_m1.sv:24: compiling module 'tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqPass=1'b0,DRspPass=1'b0)'
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:43: compiling module 'tlul_socket_1n(N=32'b010111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=92'b0,DRspDepth=92'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b0101)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01110000,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_socket_m1.sv:24: compiling module 'tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqDepth=4'b0,DRspDepth=4'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_async.sv:9: compiling module 'tlul_fifo_async(ReqDepth=32'b0100,RspDepth=32'b0100)'
VERIFIC-INFO [VERI-1018] prim_fifo_async.sv:8: compiling module 'prim_fifo_async(Width=32'b01101011,Depth=32'b0100)'
VERIFIC-INFO [VERI-2571] prim_fifo_async.sv:164: extracting RAM for identifier 'storage'
VERIFIC-WARNING [VERI-1209] prim_fifo_async.sv:187: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:7: compiling module 'prim_flop_2sync(Width=3)'
VERIFIC-WARNING [VERI-1209] prim_fifo_async.sv:187: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] prim_fifo_async.sv:8: compiling module 'prim_fifo_async(Width=32'b01000000,Depth=32'b0100)'
VERIFIC-INFO [VERI-2571] prim_fifo_async.sv:164: extracting RAM for identifier 'storage'
VERIFIC-WARNING [VERI-1209] prim_fifo_async.sv:187: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] prim_fifo_async.sv:187: expression size 4 truncated to fit in target size 3
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:43: compiling module 'tlul_socket_1n(N=32'b010110,HReqPass=1'b0,HRspPass=1'b0,DReqDepth=88'b0,DRspDepth=88'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b0101)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01110000,Pass=1'b0,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
Importing module xbar_main.
Importing module tlul_fifo_async(ReqDepth=32'b0100,RspDepth=32'b0100).
Importing module prim_fifo_async(Width=32'b01000000,Depth=32'b0100).
Importing module prim_fifo_async(Width=32'b01101011,Depth=32'b0100).
Importing module prim_flop_2sync(Width=3).
Importing module tlul_socket_1n(HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=16'b0,DRspDepth=16'b0).
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Importing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b011).
Importing module prim_fifo_sync(Width=32'b01101110,Depth=32'b0).
Importing module tlul_socket_1n(N=32'b010110,HReqPass=1'b0,HRspPass=1'b0,DReqDepth=88'b0,DRspDepth=88'b0).
Importing module tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b0101).
Importing module prim_fifo_sync(Width=32'b01000001,Pass=1'b0,Depth=32'b010).
Importing module prim_fifo_sync(Width=32'b01110000,Pass=1'b0,Depth=32'b010).
Importing module tlul_socket_1n(N=32'b010111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=92'b0,DRspDepth=92'b0).
Importing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b0101).
Importing module prim_fifo_sync(Width=32'b01110000,Depth=32'b0).
Importing module tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqDepth=4'b0,DRspDepth=4'b0).
Importing module prim_arbiter_ppc(N=32'b010,DW=32'b01101101).
Importing module tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqPass=1'b0,DRspPass=1'b0).
Importing module tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010).
Importing module prim_fifo_sync(Width=32'b01101100,Pass=1'b0,Depth=32'b010).
Importing module tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqDepth=4'b0,DRspDepth=4'b0).
Importing module prim_arbiter_ppc(N=32'b011,DW=32'b01101101).
Importing module tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqPass=1'b0,DRspPass=1'b0).

3.3.1. Analyzing design hierarchy..
Top module:  \xbar_main
Used module:     \tlul_socket_1n(N=32'b010110,HReqPass=1'b0,HRspPass=1'b0,DReqDepth=88'b0,DRspDepth=88'b0)
Used module:         \tlul_err_resp
Used module:         \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)
Used module:             \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:             \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:         \tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b0101)
Used module:             \prim_fifo_sync(Width=32'b01000001,Pass=1'b0,Depth=32'b010)
Used module:             \prim_fifo_sync(Width=32'b01110000,Pass=1'b0,Depth=32'b010)
Used module:     \tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqPass=1'b0,DRspPass=1'b0)
Used module:         \prim_arbiter_ppc(N=32'b010,DW=32'b01101101)
Used module:         \tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010)
Used module:             \prim_fifo_sync(Width=32'b01101100,Pass=1'b0,Depth=32'b010)
Used module:     \tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqDepth=4'b0,DRspDepth=4'b0)
Used module:     \tlul_fifo_async(ReqDepth=32'b0100,RspDepth=32'b0100)
Used module:         \prim_fifo_async(Width=32'b01000000,Depth=32'b0100)
Used module:             \prim_flop_2sync(Width=3)
Used module:         \prim_fifo_async(Width=32'b01101011,Depth=32'b0100)
Used module:     \tlul_socket_1n(N=32'b010111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=92'b0,DRspDepth=92'b0)
Used module:         \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b0101)
Used module:             \prim_fifo_sync(Width=32'b01110000,Depth=32'b0)
Used module:     \tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqPass=1'b0,DRspPass=1'b0)
Used module:         \prim_arbiter_ppc(N=32'b011,DW=32'b01101101)
Used module:     \tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqDepth=4'b0,DRspDepth=4'b0)
Used module:     \tlul_socket_1n(HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=16'b0,DRspDepth=16'b0)
Used module:         \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b011)
Used module:             \prim_fifo_sync(Width=32'b01101110,Depth=32'b0)

3.3.2. Analyzing design hierarchy..
Top module:  \xbar_main
Used module:     \tlul_socket_1n(N=32'b010110,HReqPass=1'b0,HRspPass=1'b0,DReqDepth=88'b0,DRspDepth=88'b0)
Used module:         \tlul_err_resp
Used module:         \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0)
Used module:             \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:             \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:         \tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b0101)
Used module:             \prim_fifo_sync(Width=32'b01000001,Pass=1'b0,Depth=32'b010)
Used module:             \prim_fifo_sync(Width=32'b01110000,Pass=1'b0,Depth=32'b010)
Used module:     \tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqPass=1'b0,DRspPass=1'b0)
Used module:         \prim_arbiter_ppc(N=32'b010,DW=32'b01101101)
Used module:         \tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010)
Used module:             \prim_fifo_sync(Width=32'b01101100,Pass=1'b0,Depth=32'b010)
Used module:     \tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqDepth=4'b0,DRspDepth=4'b0)
Used module:     \tlul_fifo_async(ReqDepth=32'b0100,RspDepth=32'b0100)
Used module:         \prim_fifo_async(Width=32'b01000000,Depth=32'b0100)
Used module:             \prim_flop_2sync(Width=3)
Used module:         \prim_fifo_async(Width=32'b01101011,Depth=32'b0100)
Used module:     \tlul_socket_1n(N=32'b010111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=92'b0,DRspDepth=92'b0)
Used module:         \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b0101)
Used module:             \prim_fifo_sync(Width=32'b01110000,Depth=32'b0)
Used module:     \tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqPass=1'b0,DRspPass=1'b0)
Used module:         \prim_arbiter_ppc(N=32'b011,DW=32'b01101101)
Used module:     \tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqDepth=4'b0,DRspDepth=4'b0)
Used module:     \tlul_socket_1n(HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=16'b0,DRspDepth=16'b0)
Used module:         \tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b011)
Used module:             \prim_fifo_sync(Width=32'b01101110,Depth=32'b0)
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqPass=1'b0,DRspPass=1'b0).
<suppressed ~4 debug messages>
Optimizing module prim_arbiter_ppc(N=32'b011,DW=32'b01101101).
<suppressed ~2 debug messages>
Optimizing module tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqDepth=4'b0,DRspDepth=4'b0).
<suppressed ~4 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01101100,Pass=1'b0,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010).
Optimizing module tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqPass=1'b0,DRspPass=1'b0).
Optimizing module prim_arbiter_ppc(N=32'b010,DW=32'b01101101).
<suppressed ~2 debug messages>
Optimizing module tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqDepth=4'b0,DRspDepth=4'b0).
Optimizing module prim_fifo_sync(Width=32'b01110000,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b0101).
Optimizing module tlul_socket_1n(N=32'b010111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=92'b0,DRspDepth=92'b0).
<suppressed ~7 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01110000,Pass=1'b0,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000001,Pass=1'b0,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b0101).
Optimizing module tlul_socket_1n(N=32'b010110,HReqPass=1'b0,HRspPass=1'b0,DReqDepth=88'b0,DRspDepth=88'b0).
<suppressed ~7 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01101110,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b011).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Optimizing module tlul_err_resp.
<suppressed ~11 debug messages>
Optimizing module tlul_socket_1n(HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=16'b0,DRspDepth=16'b0).
<suppressed ~7 debug messages>
Optimizing module prim_flop_2sync(Width=3).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_async(Width=32'b01101011,Depth=32'b0100).
<suppressed ~8 debug messages>
Optimizing module prim_fifo_async(Width=32'b01000000,Depth=32'b0100).
<suppressed ~8 debug messages>
Optimizing module tlul_fifo_async(ReqDepth=32'b0100,RspDepth=32'b0100).
Optimizing module xbar_main.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqPass=1'b0,DRspPass=1'b0).
Deleting now unused module prim_arbiter_ppc(N=32'b011,DW=32'b01101101).
Deleting now unused module tlul_socket_m1(M=32'b011,HReqDepth=12'b0,HRspDepth=12'b0,DReqDepth=4'b0,DRspDepth=4'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Pass=1'b0,Depth=32'b010).
Deleting now unused module tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010).
Deleting now unused module tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqPass=1'b0,DRspPass=1'b0).
Deleting now unused module prim_arbiter_ppc(N=32'b010,DW=32'b01101101).
Deleting now unused module tlul_socket_m1(M=32'b010,HReqDepth=8'b0,HRspDepth=8'b0,DReqDepth=4'b0,DRspDepth=4'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01110000,Depth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b0101).
Deleting now unused module tlul_socket_1n(N=32'b010111,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=92'b0,DRspDepth=92'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01110000,Pass=1'b0,Depth=32'b010).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Pass=1'b0,Depth=32'b010).
Deleting now unused module tlul_fifo_sync(ReqPass=32'b0,RspPass=32'b0,ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b0101).
Deleting now unused module tlul_socket_1n(N=32'b010110,HReqPass=1'b0,HRspPass=1'b0,DReqDepth=88'b0,DRspDepth=88'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01101110,Depth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b011).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqPass=32'b01,RspPass=32'b01,ReqDepth=32'b0,RspDepth=32'b0).
Deleting now unused module tlul_err_resp.
Deleting now unused module tlul_socket_1n(HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=16'b0,DRspDepth=16'b0).
Deleting now unused module prim_flop_2sync(Width=3).
Deleting now unused module prim_fifo_async(Width=32'b01101011,Depth=32'b0100).
Deleting now unused module prim_fifo_async(Width=32'b01000000,Depth=32'b0100).
Deleting now unused module tlul_fifo_async(ReqDepth=32'b0100,RspDepth=32'b0100).
<suppressed ~118 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~68 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 393 unused cells and 123712 unused wires.
<suppressed ~3898 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module xbar_main...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~39 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~309 debug messages>
Removed a total of 103 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_asf_36.\reqfifo.$verific$mux_38$prim_fifo_async.sv:183$23872: $flatten\u_asf_36.\reqfifo.$verific$n26$23785 -> { 1'0 $flatten\u_asf_36.\reqfifo.$verific$n26$23785 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_36.\reqfifo.$verific$mux_85$prim_fifo_async.sv:183$23909: $flatten\u_asf_36.\reqfifo.$verific$n168$23809 -> { 1'0 $flatten\u_asf_36.\reqfifo.$verific$n168$23809 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_36.\rspfifo.$verific$mux_38$prim_fifo_async.sv:183$23663: $flatten\u_asf_36.\rspfifo.$verific$n26$23576 -> { 1'0 $flatten\u_asf_36.\rspfifo.$verific$n26$23576 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_36.\rspfifo.$verific$mux_85$prim_fifo_async.sv:183$23700: $flatten\u_asf_36.\rspfifo.$verific$n168$23600 -> { 1'0 $flatten\u_asf_36.\rspfifo.$verific$n168$23600 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_38.\reqfifo.$verific$mux_38$prim_fifo_async.sv:183$23872: $flatten\u_asf_38.\reqfifo.$verific$n26$23785 -> { 1'0 $flatten\u_asf_38.\reqfifo.$verific$n26$23785 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_38.\reqfifo.$verific$mux_85$prim_fifo_async.sv:183$23909: $flatten\u_asf_38.\reqfifo.$verific$n168$23809 -> { 1'0 $flatten\u_asf_38.\reqfifo.$verific$n168$23809 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_38.\rspfifo.$verific$mux_38$prim_fifo_async.sv:183$23663: $flatten\u_asf_38.\rspfifo.$verific$n26$23576 -> { 1'0 $flatten\u_asf_38.\rspfifo.$verific$n26$23576 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_38.\rspfifo.$verific$mux_85$prim_fifo_async.sv:183$23700: $flatten\u_asf_38.\rspfifo.$verific$n168$23600 -> { 1'0 $flatten\u_asf_38.\rspfifo.$verific$n168$23600 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_34.\reqfifo.$verific$mux_38$prim_fifo_async.sv:183$23872: $flatten\u_asf_34.\reqfifo.$verific$n26$23785 -> { 1'0 $flatten\u_asf_34.\reqfifo.$verific$n26$23785 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_34.\reqfifo.$verific$mux_85$prim_fifo_async.sv:183$23909: $flatten\u_asf_34.\reqfifo.$verific$n168$23809 -> { 1'0 $flatten\u_asf_34.\reqfifo.$verific$n168$23809 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_34.\rspfifo.$verific$mux_38$prim_fifo_async.sv:183$23663: $flatten\u_asf_34.\rspfifo.$verific$n26$23576 -> { 1'0 $flatten\u_asf_34.\rspfifo.$verific$n26$23576 [1:0] }
      Replacing known input bits on port A of cell $flatten\u_asf_34.\rspfifo.$verific$mux_85$prim_fifo_async.sv:183$23700: $flatten\u_asf_34.\rspfifo.$verific$n168$23600 -> { 1'0 $flatten\u_asf_34.\rspfifo.$verific$n168$23600 [1:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_sm1_27.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_27.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_27.\gen_host_fifo[2].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_27.\u_devicefifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_28.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_28.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_29.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_29.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_29.\gen_host_fifo[2].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_29.\u_devicefifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_30.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_30.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_30.\gen_host_fifo[2].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_32.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_32.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_32.\u_devicefifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_33.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_33.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_35.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_35.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_35.\u_devicefifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_37.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_37.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_37.\u_devicefifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_39.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_39.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_39.\u_devicefifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_40.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_40.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_41.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_41.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_42.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_42.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_43.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_43.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_44.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_44.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_45.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_45.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_46.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_46.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_47.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_47.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_48.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_48.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_49.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_49.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_50.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_50.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_51.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_51.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_52.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_52.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_52.\u_devicefifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_53.\gen_host_fifo[0].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
    dead port 2/2 on $mux $flatten\u_sm1_53.\gen_host_fifo[1].u_hostfifo.$verific$mux_4$tlul_fifo_sync.sv:76$26540.
Removed 56 multiplexer ports.
<suppressed ~310 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~78 debug messages>
Removed a total of 26 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_53.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_52.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_51.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23865 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_50.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23879 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23932 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23903 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_49.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23915 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_48.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_47.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_46.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23656 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23670 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23865 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_45.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23694 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23879 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_44.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23706 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23932 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_43.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23903 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_42.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23915 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_41.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_40.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_39.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\reqfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_37.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_35.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_33.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_32.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23656 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23670 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$51486 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23694 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23706 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$51486 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_28.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$51486 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$26150 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$26152 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$26172 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$26149 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$26151 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_36.\rspfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36424 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36430 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$27510 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_54.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$27511 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$26150 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$26152 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$26172 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$26149 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$26151 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_31.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$37028 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_31.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$37029 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$26150 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$26152 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$26172 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$26149 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$26151 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_26.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$24408 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_s1n_26.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$24409 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23656 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23670 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23694 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23706 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23865 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23879 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23932 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23903 ($aldff) from module xbar_main.
Changing const-value async load to async reset on $flatten\u_asf_38.\reqfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23915 ($aldff) from module xbar_main.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 121 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~326 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~326 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_53.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_53.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_53.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_52.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_52.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_52.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_51.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_51.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_51.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_50.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_50.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_50.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_49.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_49.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_49.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_48.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_48.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_48.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_47.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_47.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_47.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_46.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_46.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_46.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_45.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_45.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_45.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_44.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_44.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_44.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_43.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_43.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_43.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_42.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_42.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_42.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_41.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_41.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_41.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_40.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_40.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_40.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_39.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_39.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_39.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_37.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_37.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_37.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_35.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_35.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_35.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_33.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_33.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_33.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_32.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_32.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_32.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$51486 ($adff) from module xbar_main (D = $flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$n103$51455, Q = \u_sm1_30.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$51486 ($adff) from module xbar_main (D = $flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$n103$51455, Q = \u_sm1_29.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$n58$36301, Q = \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$n91$36307, Q = \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$49515 ($adff) from module xbar_main (D = $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$n58$49474, Q = \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$49521 ($adff) from module xbar_main (D = $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$n91$49480, Q = \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sm1_28.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$47650 ($adff) from module xbar_main (D = $flatten\u_sm1_28.\gen_arb_ppc.u_reqarb.$verific$n88$47622, Q = \u_sm1_28.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$gen_normal_case.mask_reg$prim_arbiter_ppc.sv:100$51486 ($adff) from module xbar_main (D = $flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$n103$51455, Q = \u_sm1_27.gen_arb_ppc.u_reqarb.gen_normal_case.mask).
Adding EN signal on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$26150 ($adff) from module xbar_main (D = \u_s1n_54.fifo_h.reqfifo.rdata_o [103:96], Q = \u_s1n_54.gen_err_resp.err_resp.err_source).
Adding EN signal on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$26152 ($adff) from module xbar_main (D = \u_s1n_54.fifo_h.reqfifo.rdata_o [105:104], Q = \u_s1n_54.gen_err_resp.err_resp.err_size).
Adding EN signal on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$26149 ($adff) from module xbar_main (D = $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$n45$26113, Q = \u_s1n_54.gen_err_resp.err_resp.err_req_pending).
Adding EN signal on $flatten\u_s1n_54.\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$26151 ($adff) from module xbar_main (D = \u_s1n_54.fifo_h.reqfifo.rdata_o [111:109], Q = \u_s1n_54.gen_err_resp.err_resp.err_opcode).
Adding EN signal on $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36342 ($adff) from module xbar_main (D = $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$n58$36301, Q = \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36348 ($adff) from module xbar_main (D = $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$n91$36307, Q = \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$36424 ($adff) from module xbar_main (D = $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$n58$36383, Q = \u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$36430 ($adff) from module xbar_main (D = $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$n91$36389, Q = \u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_s1n_54.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$27510 ($adff) from module xbar_main (D = $flatten\u_s1n_54.$verific$n215$27083, Q = \u_s1n_54.num_req_outstanding).
Adding EN signal on $flatten\u_s1n_54.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$27511 ($adff) from module xbar_main (D = \u_s1n_54.fifo_h.reqfifo.rdata_o [4:0], Q = \u_s1n_54.dev_select_outstanding).
Adding EN signal on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$26150 ($adff) from module xbar_main (D = \tl_rv_core_ibex__cored_i.a_source, Q = \u_s1n_31.gen_err_resp.err_resp.err_source).
Adding EN signal on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$26152 ($adff) from module xbar_main (D = \tl_rv_core_ibex__cored_i.a_size, Q = \u_s1n_31.gen_err_resp.err_resp.err_size).
Adding EN signal on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$26149 ($adff) from module xbar_main (D = $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$n45$26113, Q = \u_s1n_31.gen_err_resp.err_resp.err_req_pending).
Adding EN signal on $flatten\u_s1n_31.\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$26151 ($adff) from module xbar_main (D = \tl_rv_core_ibex__cored_i.a_opcode, Q = \u_s1n_31.gen_err_resp.err_resp.err_opcode).
Adding EN signal on $flatten\u_s1n_31.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$37028 ($adff) from module xbar_main (D = $flatten\u_s1n_31.$verific$n215$36599, Q = \u_s1n_31.num_req_outstanding).
Adding EN signal on $flatten\u_s1n_31.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$37029 ($adff) from module xbar_main (D = \u_s1n_31.dev_select_t, Q = \u_s1n_31.dev_select_outstanding).
Adding EN signal on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$26150 ($adff) from module xbar_main (D = \tl_rv_core_ibex__corei_i.a_source, Q = \u_s1n_26.gen_err_resp.err_resp.err_source).
Adding EN signal on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$26152 ($adff) from module xbar_main (D = \tl_rv_core_ibex__corei_i.a_size, Q = \u_s1n_26.gen_err_resp.err_resp.err_size).
Adding EN signal on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$26149 ($adff) from module xbar_main (D = $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$n45$26113, Q = \u_s1n_26.gen_err_resp.err_resp.err_req_pending).
Adding EN signal on $flatten\u_s1n_26.\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$26151 ($adff) from module xbar_main (D = \tl_rv_core_ibex__corei_i.a_opcode, Q = \u_s1n_26.gen_err_resp.err_resp.err_opcode).
Adding EN signal on $flatten\u_s1n_26.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$24408 ($adff) from module xbar_main (D = $flatten\u_s1n_26.$verific$n209$24021, Q = \u_s1n_26.num_req_outstanding).
Adding EN signal on $flatten\u_s1n_26.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$24409 ($adff) from module xbar_main (D = \u_s1n_26.dev_select_t, Q = \u_s1n_26.dev_select_outstanding).
Adding EN signal on $flatten\u_asf_38.\rspfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23656 ($adff) from module xbar_main (D = $flatten\u_asf_38.\rspfifo.$verific$n34$23578, Q = \u_asf_38.rspfifo.fifo_wptr).
Adding EN signal on $flatten\u_asf_38.\rspfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23670 ($adff) from module xbar_main (D = $flatten\u_asf_38.\rspfifo.$verific$n112$23593, Q = \u_asf_38.rspfifo.fifo_wptr_gray).
Adding EN signal on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23694 ($adff) from module xbar_main (D = $flatten\u_asf_38.\rspfifo.$verific$n176$23602, Q = \u_asf_38.rspfifo.fifo_rptr).
Adding EN signal on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23706 ($adff) from module xbar_main (D = $flatten\u_asf_38.\rspfifo.$verific$n254$23617, Q = \u_asf_38.rspfifo.fifo_rptr_gray).
Adding EN signal on $flatten\u_asf_38.\reqfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23865 ($adff) from module xbar_main (D = $flatten\u_asf_38.\reqfifo.$verific$n34$23787, Q = \u_asf_38.reqfifo.fifo_wptr).
Adding EN signal on $flatten\u_asf_38.\reqfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23879 ($adff) from module xbar_main (D = $flatten\u_asf_38.\reqfifo.$verific$n112$23802, Q = \u_asf_38.reqfifo.fifo_wptr_gray).
Adding EN signal on $flatten\u_asf_38.\reqfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23903 ($adff) from module xbar_main (D = $flatten\u_asf_38.\reqfifo.$verific$n176$23811, Q = \u_asf_38.reqfifo.fifo_rptr).
Adding EN signal on $flatten\u_asf_38.\reqfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23915 ($adff) from module xbar_main (D = $flatten\u_asf_38.\reqfifo.$verific$n254$23826, Q = \u_asf_38.reqfifo.fifo_rptr_gray).
Adding EN signal on $flatten\u_asf_36.\rspfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23656 ($adff) from module xbar_main (D = $flatten\u_asf_36.\rspfifo.$verific$n34$23578, Q = \u_asf_36.rspfifo.fifo_wptr).
Adding EN signal on $flatten\u_asf_36.\rspfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23670 ($adff) from module xbar_main (D = $flatten\u_asf_36.\rspfifo.$verific$n112$23593, Q = \u_asf_36.rspfifo.fifo_wptr_gray).
Adding EN signal on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23694 ($adff) from module xbar_main (D = $flatten\u_asf_36.\rspfifo.$verific$n176$23602, Q = \u_asf_36.rspfifo.fifo_rptr).
Adding EN signal on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23706 ($adff) from module xbar_main (D = $flatten\u_asf_36.\rspfifo.$verific$n254$23617, Q = \u_asf_36.rspfifo.fifo_rptr_gray).
Adding EN signal on $flatten\u_asf_36.\reqfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23865 ($adff) from module xbar_main (D = $flatten\u_asf_36.\reqfifo.$verific$n34$23787, Q = \u_asf_36.reqfifo.fifo_wptr).
Adding EN signal on $flatten\u_asf_36.\reqfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23879 ($adff) from module xbar_main (D = $flatten\u_asf_36.\reqfifo.$verific$n112$23802, Q = \u_asf_36.reqfifo.fifo_wptr_gray).
Adding EN signal on $flatten\u_asf_36.\reqfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23903 ($adff) from module xbar_main (D = $flatten\u_asf_36.\reqfifo.$verific$n176$23811, Q = \u_asf_36.reqfifo.fifo_rptr).
Adding EN signal on $flatten\u_asf_36.\reqfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23915 ($adff) from module xbar_main (D = $flatten\u_asf_36.\reqfifo.$verific$n254$23826, Q = \u_asf_36.reqfifo.fifo_rptr_gray).
Adding EN signal on $flatten\u_asf_34.\rspfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23656 ($adff) from module xbar_main (D = $flatten\u_asf_34.\rspfifo.$verific$n34$23578, Q = \u_asf_34.rspfifo.fifo_wptr).
Adding EN signal on $flatten\u_asf_34.\rspfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23670 ($adff) from module xbar_main (D = $flatten\u_asf_34.\rspfifo.$verific$n112$23593, Q = \u_asf_34.rspfifo.fifo_wptr_gray).
Adding EN signal on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23694 ($adff) from module xbar_main (D = $flatten\u_asf_34.\rspfifo.$verific$n176$23602, Q = \u_asf_34.rspfifo.fifo_rptr).
Adding EN signal on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23706 ($adff) from module xbar_main (D = $flatten\u_asf_34.\rspfifo.$verific$n254$23617, Q = \u_asf_34.rspfifo.fifo_rptr_gray).
Adding EN signal on $flatten\u_asf_34.\reqfifo.$verific$fifo_wptr_reg$prim_fifo_async.sv:64$23865 ($adff) from module xbar_main (D = $flatten\u_asf_34.\reqfifo.$verific$n34$23787, Q = \u_asf_34.reqfifo.fifo_wptr).
Adding EN signal on $flatten\u_asf_34.\reqfifo.$verific$fifo_wptr_gray_reg$prim_fifo_async.sv:76$23879 ($adff) from module xbar_main (D = $flatten\u_asf_34.\reqfifo.$verific$n112$23802, Q = \u_asf_34.reqfifo.fifo_wptr_gray).
Adding EN signal on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_reg$prim_fifo_async.sv:99$23903 ($adff) from module xbar_main (D = $flatten\u_asf_34.\reqfifo.$verific$n176$23811, Q = \u_asf_34.reqfifo.fifo_rptr).
Adding EN signal on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_gray_reg$prim_fifo_async.sv:111$23915 ($adff) from module xbar_main (D = $flatten\u_asf_34.\reqfifo.$verific$n254$23826, Q = \u_asf_34.reqfifo.fifo_rptr_gray).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53593 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53593 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53593 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53591 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53591 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53591 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53589 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53589 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53589 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53587 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53587 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53587 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53585 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53585 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53585 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53583 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53583 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53583 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53581 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53581 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53581 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53579 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53579 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53579 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53577 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53577 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53577 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53575 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53575 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53575 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53573 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53573 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53573 ($adffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$53571 ($adffe) from module xbar_main.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$53571 ($adffe) from module xbar_main.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$53571 ($adffe) from module xbar_main.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 182 unused cells and 224 unused wires.
<suppressed ~183 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~23 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~275 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~156 debug messages>
Removed a total of 52 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$intq_reg$prim_flop_2sync.sv:26$23978 ($adff) from module xbar_main.

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 40 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~267 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_34.\reqfifo.\sync_rptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_34.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_36.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_38.\reqfifo.\sync_wptr.$verific$q_reg$prim_flop_2sync.sv:26$23979 ($adff) from module xbar_main.

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~22 debug messages>

3.13.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.13.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.13.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23932 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23932 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_34.\reqfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23932 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_34.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_36.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 0 on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 1 on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.
Setting constant 0-bit at position 2 on $flatten\u_asf_38.\rspfifo.$verific$fifo_rptr_sync_reg$prim_fifo_async.sv:124$23723 ($adff) from module xbar_main.

yosys> opt_clean

3.13.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~4 debug messages>

3.13.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.13.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.13.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.34. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.13.37. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.13.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.13.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.41. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.13.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.13.44. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 16 bits (of 17) from port B of cell xbar_main.$verific$equal_161$xbar_main.sv:643$264 ($eq).
Removed top 15 bits (of 20) from port B of cell xbar_main.$verific$equal_162$xbar_main.sv:647$265 ($eq).
Removed top 3 bits (of 15) from port B of cell xbar_main.$verific$equal_163$xbar_main.sv:651$266 ($eq).
Removed top 2 bits (of 12) from port B of cell xbar_main.$verific$equal_164$xbar_main.sv:655$267 ($eq).
Removed top 16 bits (of 17) from port B of cell xbar_main.$verific$equal_169$xbar_main.sv:664$272 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_170$xbar_main.sv:668$273 ($eq).
Removed top 15 bits (of 20) from port B of cell xbar_main.$verific$equal_171$xbar_main.sv:672$274 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_172$xbar_main.sv:676$275 ($eq).
Removed top 3 bits (of 15) from port B of cell xbar_main.$verific$equal_173$xbar_main.sv:680$276 ($eq).
Removed top 1 bits (of 11) from port B of cell xbar_main.$verific$equal_174$xbar_main.sv:684$277 ($eq).
Removed top 1 bits (of 10) from port B of cell xbar_main.$verific$equal_175$xbar_main.sv:685$278 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_177$xbar_main.sv:690$280 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_178$xbar_main.sv:694$281 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_179$xbar_main.sv:698$282 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_180$xbar_main.sv:702$283 ($eq).
Removed top 2 bits (of 12) from port B of cell xbar_main.$verific$equal_181$xbar_main.sv:706$284 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_182$xbar_main.sv:710$285 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_183$xbar_main.sv:714$286 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_184$xbar_main.sv:718$287 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_185$xbar_main.sv:722$288 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_186$xbar_main.sv:726$289 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_187$xbar_main.sv:730$290 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$verific$equal_188$xbar_main.sv:734$291 ($eq).
Removed top 1 bits (of 16) from port B of cell xbar_main.$verific$equal_189$xbar_main.sv:738$292 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_190$xbar_main.sv:742$293 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_191$xbar_main.sv:746$294 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_192$xbar_main.sv:750$295 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_193$xbar_main.sv:754$296 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_217$xbar_main.sv:763$320 ($eq).
Removed top 16 bits (of 17) from port B of cell xbar_main.$verific$equal_218$xbar_main.sv:767$321 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_219$xbar_main.sv:771$322 ($eq).
Removed top 1 bits (of 11) from port B of cell xbar_main.$verific$equal_220$xbar_main.sv:775$323 ($eq).
Removed top 1 bits (of 10) from port B of cell xbar_main.$verific$equal_221$xbar_main.sv:776$324 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_223$xbar_main.sv:781$326 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_224$xbar_main.sv:785$327 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_225$xbar_main.sv:789$328 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_226$xbar_main.sv:793$329 ($eq).
Removed top 2 bits (of 12) from port B of cell xbar_main.$verific$equal_227$xbar_main.sv:797$330 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_228$xbar_main.sv:801$331 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_229$xbar_main.sv:805$332 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_230$xbar_main.sv:809$333 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_231$xbar_main.sv:813$334 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_232$xbar_main.sv:817$335 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_233$xbar_main.sv:821$336 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_234$xbar_main.sv:825$337 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$verific$equal_235$xbar_main.sv:829$338 ($eq).
Removed top 1 bits (of 16) from port B of cell xbar_main.$verific$equal_236$xbar_main.sv:833$339 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_237$xbar_main.sv:837$340 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_238$xbar_main.sv:841$341 ($eq).
Removed top 1 bits (of 20) from port B of cell xbar_main.$verific$equal_239$xbar_main.sv:845$342 ($eq).
Removed top 3 bits (of 15) from port B of cell xbar_main.$verific$equal_240$xbar_main.sv:849$343 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.\gen_dfifo[3].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.\gen_dfifo[2].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.\gen_dfifo[1].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.\gen_dfifo[0].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:75$26925 ($eq).
Removed top 1 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.$verific$equal_104$tlul_socket_1n.sv:169$24483 ($eq).
Removed top 1 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.$verific$equal_101$tlul_socket_1n.sv:169$24480 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.$verific$equal_98$tlul_socket_1n.sv:169$24477 ($eq).
Removed top 1 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.$verific$equal_64$tlul_socket_1n.sv:138$24451 ($eq).
Removed top 1 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.$verific$equal_51$tlul_socket_1n.sv:138$24439 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_26.$verific$equal_38$tlul_socket_1n.sv:138$24427 ($eq).
Removed top 8 bits (of 9) from port B of cell xbar_main.$flatten\u_s1n_26.$verific$sub_14$tlul_socket_1n.sv:122$24403 ($sub).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$mux_38$prim_arbiter_ppc.sv:109$51492 ($mux).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_27.$verific$equal_31$tlul_socket_m1.sv:231$51428 ($eq).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_28.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_28.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$mux_38$prim_arbiter_ppc.sv:109$51492 ($mux).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_29.$verific$equal_31$tlul_socket_m1.sv:231$51428 ($eq).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$mux_38$prim_arbiter_ppc.sv:109$51492 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_30.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_30.$verific$equal_31$tlul_socket_m1.sv:231$53388 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[22].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[21].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[20].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[19].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[18].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[17].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[16].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[15].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[14].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[13].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[12].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[11].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[9].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[8].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[7].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[6].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[5].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[3].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\gen_dfifo[1].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:75$26539 ($eq).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_31.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:75$46168 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_444$tlul_socket_1n.sv:169$37405 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_441$tlul_socket_1n.sv:169$37402 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_438$tlul_socket_1n.sv:169$37399 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_435$tlul_socket_1n.sv:169$37396 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_432$tlul_socket_1n.sv:169$37393 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_429$tlul_socket_1n.sv:169$37390 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_426$tlul_socket_1n.sv:169$37387 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_423$tlul_socket_1n.sv:169$37384 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_420$tlul_socket_1n.sv:169$37381 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_417$tlul_socket_1n.sv:169$37378 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_414$tlul_socket_1n.sv:169$37375 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_411$tlul_socket_1n.sv:169$37372 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_408$tlul_socket_1n.sv:169$37369 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_405$tlul_socket_1n.sv:169$37366 ($eq).
Removed top 4 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_402$tlul_socket_1n.sv:169$37363 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_220$tlul_socket_1n.sv:138$37215 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_207$tlul_socket_1n.sv:138$37203 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_194$tlul_socket_1n.sv:138$37191 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_181$tlul_socket_1n.sv:138$37179 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_168$tlul_socket_1n.sv:138$37167 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_155$tlul_socket_1n.sv:138$37155 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_142$tlul_socket_1n.sv:138$37143 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_129$tlul_socket_1n.sv:138$37131 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_116$tlul_socket_1n.sv:138$37119 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_103$tlul_socket_1n.sv:138$37107 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_90$tlul_socket_1n.sv:138$37095 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_77$tlul_socket_1n.sv:138$37083 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_64$tlul_socket_1n.sv:138$37071 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_51$tlul_socket_1n.sv:138$37059 ($eq).
Removed top 4 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$equal_38$tlul_socket_1n.sv:138$37047 ($eq).
Removed top 8 bits (of 9) from port B of cell xbar_main.$flatten\u_s1n_31.$verific$sub_14$tlul_socket_1n.sv:122$37023 ($sub).
Removed top 1 bits (of 2) from port B of cell xbar_main.$auto$opt_dff.cc:195:make_patterns_logic$53534 ($ne).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_32.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_33.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_33.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_34.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_34.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_34.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_34.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$auto$opt_dff.cc:195:make_patterns_logic$53550 ($ne).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_35.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_36.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_36.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_36.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_36.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$auto$opt_dff.cc:195:make_patterns_logic$53562 ($ne).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_37.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_38.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_38.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_38.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_asf_38.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_39.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_40.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_40.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_41.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_41.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_42.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_42.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_43.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_43.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_44.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_44.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_45.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_45.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_46.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_46.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_47.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_47.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_48.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_48.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_49.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_49.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_50.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_50.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_51.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_51.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_52.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_53.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$47654 ($mux).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_sm1_53.\u_devicefifo.$verific$equal_3$tlul_fifo_sync.sv:75$49451 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 2 bits (of 3) from port B of cell xbar_main.$flatten\u_s1n_54.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:75$36278 ($eq).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$36426 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$36419 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
Removed top 1 bits (of 2) from port B of cell xbar_main.$flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_428$tlul_socket_1n.sv:169$27873 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_425$tlul_socket_1n.sv:169$27870 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_422$tlul_socket_1n.sv:169$27867 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_419$tlul_socket_1n.sv:169$27864 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_416$tlul_socket_1n.sv:169$27861 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_413$tlul_socket_1n.sv:169$27858 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_410$tlul_socket_1n.sv:169$27855 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_407$tlul_socket_1n.sv:169$27852 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_404$tlul_socket_1n.sv:169$27849 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_401$tlul_socket_1n.sv:169$27846 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_398$tlul_socket_1n.sv:169$27843 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_395$tlul_socket_1n.sv:169$27840 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_392$tlul_socket_1n.sv:169$27837 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_389$tlul_socket_1n.sv:169$27834 ($eq).
Removed top 4 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_386$tlul_socket_1n.sv:169$27831 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_220$tlul_socket_1n.sv:138$27697 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_207$tlul_socket_1n.sv:138$27685 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_194$tlul_socket_1n.sv:138$27673 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_181$tlul_socket_1n.sv:138$27661 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_168$tlul_socket_1n.sv:138$27649 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_155$tlul_socket_1n.sv:138$27637 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_142$tlul_socket_1n.sv:138$27625 ($eq).
Removed top 1 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_129$tlul_socket_1n.sv:138$27613 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_116$tlul_socket_1n.sv:138$27601 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_103$tlul_socket_1n.sv:138$27589 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_90$tlul_socket_1n.sv:138$27577 ($eq).
Removed top 2 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_77$tlul_socket_1n.sv:138$27565 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_64$tlul_socket_1n.sv:138$27553 ($eq).
Removed top 3 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_51$tlul_socket_1n.sv:138$27541 ($eq).
Removed top 4 bits (of 5) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$equal_38$tlul_socket_1n.sv:138$27529 ($eq).
Removed top 8 bits (of 9) from port B of cell xbar_main.$flatten\u_s1n_54.$verific$sub_14$tlul_socket_1n.sv:122$27505 ($sub).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$mux_36$prim_arbiter_ppc.sv:109$51490 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_28.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$mux_36$prim_arbiter_ppc.sv:109$51490 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$mux_36$prim_arbiter_ppc.sv:109$51490 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_32.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_33.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_35.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_37.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_39.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_40.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_41.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_42.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_43.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_44.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_45.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_46.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_47.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_48.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_49.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_50.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_51.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_52.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_53.\gen_arb_ppc.u_reqarb.$verific$mux_32$prim_arbiter_ppc.sv:109$47652 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$51488 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$51488 ($mux).
Removed top 1 bits (of 109) from mux cell xbar_main.$flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$mux_34$prim_arbiter_ppc.sv:109$51488 ($mux).
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$n221$51457.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_27.\gen_arb_ppc.u_reqarb.$verific$n441$51459.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_28.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$n221$51457.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_29.\gen_arb_ppc.u_reqarb.$verific$n441$51459.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$n221$51457.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_30.\gen_arb_ppc.u_reqarb.$verific$n441$51459.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_32.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_33.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_35.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_37.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_39.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_40.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_41.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_42.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_43.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_44.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_45.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_46.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_47.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_48.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_49.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_50.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_51.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_52.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 1 bits (of 109) from wire xbar_main.$flatten\u_sm1_53.\gen_arb_ppc.u_reqarb.$verific$n204$47624.
Removed top 12 bits (of 32) from wire xbar_main.tl_asf_36_ds_h2d[a_address].
Removed top 1 bits (of 8) from wire xbar_main.tl_asf_38_us_h2d[a_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_26_ds_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_26_ds_d2h[1][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_26_ds_d2h[2][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_26_ds_d2h[3][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[0][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[10][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[11][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[12][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[14][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[16][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[17][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[18][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[20][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[21][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[22][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[2][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[3][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[4][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[5][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[6][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[7][d_source].
Removed top 19 bits (of 32) from wire xbar_main.tl_s1n_31_ds_d2h[8][d_data].
Removed top 5 bits (of 8) from wire xbar_main.tl_s1n_31_ds_d2h[9][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[10][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[11][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[12][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[14][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[16][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[17][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[19][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[20][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[21][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[2][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[3][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[4][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[5][d_source].
Removed top 19 bits (of 32) from wire xbar_main.tl_s1n_54_ds_d2h[6][d_data].
Removed top 5 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[7][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[8][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_s1n_54_ds_d2h[9][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_27_us_d2h[0][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_27_us_d2h[1][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_27_us_d2h[2][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_28_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_28_us_d2h[1][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_29_us_d2h[0][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_29_us_d2h[1][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_29_us_d2h[2][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_30_us_d2h[0][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_30_us_d2h[1][d_source].
Removed top 2 bits (of 8) from wire xbar_main.tl_sm1_30_us_d2h[2][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_32_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_32_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_33_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_33_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_35_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_35_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_37_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_37_us_d2h[1][d_source].
Removed top 25 bits (of 32) from wire xbar_main.tl_sm1_39_ds_h2d[a_address].
Removed top 7 bits (of 8) from wire xbar_main.tl_sm1_39_ds_h2d[a_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_39_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_39_us_d2h[1][d_source].
Removed top 19 bits (of 32) from wire xbar_main.tl_sm1_40_us_d2h[0][d_data].
Removed top 19 bits (of 32) from wire xbar_main.tl_sm1_40_us_d2h[1][d_data].
Removed top 5 bits (of 8) from wire xbar_main.tl_sm1_41_us_d2h[0][d_source].
Removed top 5 bits (of 8) from wire xbar_main.tl_sm1_41_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_42_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_42_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_43_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_43_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_45_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_45_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_47_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_47_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_48_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_48_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_49_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_49_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_51_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_51_us_d2h[1][d_source].
Removed top 10 bits (of 32) from wire xbar_main.tl_sm1_52_ds_h2d[a_address].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_52_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_52_us_d2h[1][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_53_us_d2h[0][d_source].
Removed top 1 bits (of 8) from wire xbar_main.tl_sm1_53_us_d2h[1][d_source].

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 117 unused wires.
<suppressed ~1 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module xbar_main:
  creating $macc model for $flatten\u_asf_34.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861 ($add).
  creating $macc model for $flatten\u_asf_34.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899 ($add).
  creating $macc model for $flatten\u_asf_34.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652 ($add).
  creating $macc model for $flatten\u_asf_34.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690 ($add).
  creating $macc model for $flatten\u_asf_36.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861 ($add).
  creating $macc model for $flatten\u_asf_36.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899 ($add).
  creating $macc model for $flatten\u_asf_36.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652 ($add).
  creating $macc model for $flatten\u_asf_36.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690 ($add).
  creating $macc model for $flatten\u_asf_38.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861 ($add).
  creating $macc model for $flatten\u_asf_38.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899 ($add).
  creating $macc model for $flatten\u_asf_38.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652 ($add).
  creating $macc model for $flatten\u_asf_38.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690 ($add).
  creating $macc model for $flatten\u_s1n_26.$verific$sub_14$tlul_socket_1n.sv:122$24403 ($sub).
  creating $macc model for $flatten\u_s1n_31.$verific$sub_14$tlul_socket_1n.sv:122$37023 ($sub).
  creating $macc model for $flatten\u_s1n_54.$verific$sub_14$tlul_socket_1n.sv:122$27505 ($sub).
  creating $macc model for $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$36419 ($add).
  creating $macc model for $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$36426 ($add).
  creating $macc model for $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $macc model for $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510 ($add).
  creating $macc model for $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517 ($add).
  creating $macc model for $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337 ($add).
  creating $macc model for $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344 ($add).
  creating $alu model for $macc $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517.
  creating $alu model for $macc $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510.
  creating $alu model for $macc $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344.
  creating $alu model for $macc $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337.
  creating $alu model for $macc $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$36426.
  creating $alu model for $macc $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$36419.
  creating $alu model for $macc $flatten\u_s1n_54.$verific$sub_14$tlul_socket_1n.sv:122$27505.
  creating $alu model for $macc $flatten\u_s1n_31.$verific$sub_14$tlul_socket_1n.sv:122$37023.
  creating $alu model for $macc $flatten\u_s1n_26.$verific$sub_14$tlul_socket_1n.sv:122$24403.
  creating $alu model for $macc $flatten\u_asf_38.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690.
  creating $alu model for $macc $flatten\u_asf_38.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652.
  creating $alu model for $macc $flatten\u_asf_38.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899.
  creating $alu model for $macc $flatten\u_asf_38.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861.
  creating $alu model for $macc $flatten\u_asf_36.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690.
  creating $alu model for $macc $flatten\u_asf_36.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652.
  creating $alu model for $macc $flatten\u_asf_36.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899.
  creating $alu model for $macc $flatten\u_asf_36.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861.
  creating $alu model for $macc $flatten\u_asf_34.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690.
  creating $alu model for $macc $flatten\u_asf_34.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652.
  creating $alu model for $macc $flatten\u_asf_34.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899.
  creating $alu model for $macc $flatten\u_asf_34.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861.
  creating $alu model for $flatten\u_s1n_26.$verific$LessThan_122$tlul_socket_1n.sv:213$25916 ($le): new $alu
  creating $alu model for $flatten\u_s1n_31.$verific$LessThan_502$tlul_socket_1n.sv:213$45604 ($le): new $alu
  creating $alu model for $flatten\u_s1n_54.$verific$LessThan_482$tlul_socket_1n.sv:213$35714 ($le): new $alu
  creating $alu cell for $flatten\u_s1n_54.$verific$LessThan_482$tlul_socket_1n.sv:213$35714: $auto$alumacc.cc:485:replace_alu$53714
  creating $alu cell for $flatten\u_s1n_31.$verific$LessThan_502$tlul_socket_1n.sv:213$45604: $auto$alumacc.cc:485:replace_alu$53727
  creating $alu cell for $flatten\u_s1n_26.$verific$LessThan_122$tlul_socket_1n.sv:213$25916: $auto$alumacc.cc:485:replace_alu$53736
  creating $alu cell for $flatten\u_asf_34.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861: $auto$alumacc.cc:485:replace_alu$53745
  creating $alu cell for $flatten\u_asf_34.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899: $auto$alumacc.cc:485:replace_alu$53748
  creating $alu cell for $flatten\u_asf_34.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652: $auto$alumacc.cc:485:replace_alu$53751
  creating $alu cell for $flatten\u_asf_34.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690: $auto$alumacc.cc:485:replace_alu$53754
  creating $alu cell for $flatten\u_asf_36.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861: $auto$alumacc.cc:485:replace_alu$53757
  creating $alu cell for $flatten\u_asf_36.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899: $auto$alumacc.cc:485:replace_alu$53760
  creating $alu cell for $flatten\u_asf_36.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652: $auto$alumacc.cc:485:replace_alu$53763
  creating $alu cell for $flatten\u_asf_36.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690: $auto$alumacc.cc:485:replace_alu$53766
  creating $alu cell for $flatten\u_asf_38.\reqfifo.$verific$add_18$prim_fifo_async.sv:62$23861: $auto$alumacc.cc:485:replace_alu$53769
  creating $alu cell for $flatten\u_asf_38.\reqfifo.$verific$add_65$prim_fifo_async.sv:97$23899: $auto$alumacc.cc:485:replace_alu$53772
  creating $alu cell for $flatten\u_asf_38.\rspfifo.$verific$add_18$prim_fifo_async.sv:62$23652: $auto$alumacc.cc:485:replace_alu$53775
  creating $alu cell for $flatten\u_asf_38.\rspfifo.$verific$add_65$prim_fifo_async.sv:97$23690: $auto$alumacc.cc:485:replace_alu$53778
  creating $alu cell for $flatten\u_s1n_26.$verific$sub_14$tlul_socket_1n.sv:122$24403: $auto$alumacc.cc:485:replace_alu$53781
  creating $alu cell for $flatten\u_s1n_31.$verific$sub_14$tlul_socket_1n.sv:122$37023: $auto$alumacc.cc:485:replace_alu$53784
  creating $alu cell for $flatten\u_s1n_54.$verific$sub_14$tlul_socket_1n.sv:122$27505: $auto$alumacc.cc:485:replace_alu$53787
  creating $alu cell for $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$36419: $auto$alumacc.cc:485:replace_alu$53790
  creating $alu cell for $flatten\u_s1n_54.\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$36426: $auto$alumacc.cc:485:replace_alu$53793
  creating $alu cell for $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53796
  creating $alu cell for $flatten\u_s1n_54.\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53799
  creating $alu cell for $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53802
  creating $alu cell for $flatten\u_sm1_28.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53805
  creating $alu cell for $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53808
  creating $alu cell for $flatten\u_sm1_28.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53811
  creating $alu cell for $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53814
  creating $alu cell for $flatten\u_sm1_30.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53817
  creating $alu cell for $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53820
  creating $alu cell for $flatten\u_sm1_30.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53823
  creating $alu cell for $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53826
  creating $alu cell for $flatten\u_sm1_33.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53829
  creating $alu cell for $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53832
  creating $alu cell for $flatten\u_sm1_33.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53835
  creating $alu cell for $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53838
  creating $alu cell for $flatten\u_sm1_40.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53841
  creating $alu cell for $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53844
  creating $alu cell for $flatten\u_sm1_40.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53847
  creating $alu cell for $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53850
  creating $alu cell for $flatten\u_sm1_41.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53853
  creating $alu cell for $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53856
  creating $alu cell for $flatten\u_sm1_41.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53859
  creating $alu cell for $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53862
  creating $alu cell for $flatten\u_sm1_42.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53865
  creating $alu cell for $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53868
  creating $alu cell for $flatten\u_sm1_42.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53871
  creating $alu cell for $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53874
  creating $alu cell for $flatten\u_sm1_43.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53877
  creating $alu cell for $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53880
  creating $alu cell for $flatten\u_sm1_43.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53883
  creating $alu cell for $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53886
  creating $alu cell for $flatten\u_sm1_44.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53889
  creating $alu cell for $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53892
  creating $alu cell for $flatten\u_sm1_44.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53895
  creating $alu cell for $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53898
  creating $alu cell for $flatten\u_sm1_45.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53901
  creating $alu cell for $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53904
  creating $alu cell for $flatten\u_sm1_45.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53907
  creating $alu cell for $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53910
  creating $alu cell for $flatten\u_sm1_46.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53913
  creating $alu cell for $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53916
  creating $alu cell for $flatten\u_sm1_46.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53919
  creating $alu cell for $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53922
  creating $alu cell for $flatten\u_sm1_47.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53925
  creating $alu cell for $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53928
  creating $alu cell for $flatten\u_sm1_47.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53931
  creating $alu cell for $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53934
  creating $alu cell for $flatten\u_sm1_48.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53937
  creating $alu cell for $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53940
  creating $alu cell for $flatten\u_sm1_48.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53943
  creating $alu cell for $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53946
  creating $alu cell for $flatten\u_sm1_49.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53949
  creating $alu cell for $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53952
  creating $alu cell for $flatten\u_sm1_49.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53955
  creating $alu cell for $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53958
  creating $alu cell for $flatten\u_sm1_50.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53961
  creating $alu cell for $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53964
  creating $alu cell for $flatten\u_sm1_50.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53967
  creating $alu cell for $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53970
  creating $alu cell for $flatten\u_sm1_51.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53973
  creating $alu cell for $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53976
  creating $alu cell for $flatten\u_sm1_51.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53979
  creating $alu cell for $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$49510: $auto$alumacc.cc:485:replace_alu$53982
  creating $alu cell for $flatten\u_sm1_53.\u_devicefifo.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$49517: $auto$alumacc.cc:485:replace_alu$53985
  creating $alu cell for $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$36337: $auto$alumacc.cc:485:replace_alu$53988
  creating $alu cell for $flatten\u_sm1_53.\u_devicefifo.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$36344: $auto$alumacc.cc:485:replace_alu$53991
  created 86 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~263 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.20. Printing statistics.

=== xbar_main ===

   Number of wires:              22938
   Number of wire bits:         197100
   Number of public wires:       21866
   Number of public wire bits:  189536
   Number of memories:              40
   Number of memory bits:         7942
   Number of processes:              0
   Number of cells:               1733
     $adff                           3
     $adffe                        121
     $alu                           86
     $and                          325
     $eq                           280
     $logic_not                     15
     $memrd                         40
     $memwr                         40
     $mux                          453
     $ne                             6
     $not                          205
     $or                            32
     $reduce_and                     6
     $reduce_bool                   26
     $reduce_or                     72
     $xor                           23


yosys> memory -nomap

3.21. Executing MEMORY pass.

yosys> opt_mem

3.21.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.21.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.21.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing xbar_main.u_asf_34.reqfifo.storage write port 0.
  Analyzing xbar_main.u_asf_34.rspfifo.storage write port 0.
  Analyzing xbar_main.u_asf_36.reqfifo.storage write port 0.
  Analyzing xbar_main.u_asf_36.rspfifo.storage write port 0.
  Analyzing xbar_main.u_asf_38.reqfifo.storage write port 0.
  Analyzing xbar_main.u_asf_38.rspfifo.storage write port 0.
  Analyzing xbar_main.u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing xbar_main.u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage write port 0.

yosys> memory_dff

3.21.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_asf_34.reqfifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_asf_34.rspfifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_asf_36.reqfifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_asf_36.rspfifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_asf_38.reqfifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_asf_38.rspfifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port `\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': no output FF found.
Checking read port address `\u_asf_34.reqfifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_asf_34.rspfifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_asf_36.reqfifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_asf_36.rspfifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_asf_38.reqfifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_asf_38.rspfifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.
Checking read port address `\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage'[0] in module `\xbar_main': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.21.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> memory_share

3.21.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.21.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> memory_collect

3.21.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.22. Printing statistics.

=== xbar_main ===

   Number of wires:              22938
   Number of wire bits:         197100
   Number of public wires:       21866
   Number of public wire bits:  189536
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1693
     $adff                           3
     $adffe                        121
     $alu                           86
     $and                          325
     $eq                           280
     $logic_not                     15
     $mem_v2                        40
     $mux                          453
     $ne                             6
     $not                          205
     $or                            32
     $reduce_and                     6
     $reduce_bool                   26
     $reduce_or                     72
     $xor                           23


yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> stat

3.24. Printing statistics.

=== xbar_main ===

   Number of wires:              22938
   Number of wire bits:         197100
   Number of public wires:       21866
   Number of public wire bits:  189536
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1693
     $adff                           3
     $adffe                        121
     $alu                           86
     $and                          325
     $eq                           280
     $logic_not                     15
     $mem_v2                        40
     $mux                          453
     $ne                             6
     $not                          205
     $or                            32
     $reduce_and                     6
     $reduce_bool                   26
     $reduce_or                     72
     $xor                           23


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.25. Executing TECHMAP pass (map to technology primitives).

3.25.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.25.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.25.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
No more expansions possible.
<suppressed ~3786 debug messages>

yosys> stat

3.26. Printing statistics.

=== xbar_main ===

   Number of wires:              26774
   Number of wire bits:         298724
   Number of public wires:       21866
   Number of public wire bits:  189536
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              19677
     $_AND_                        894
     $_DFFE_PN0P_                  300
     $_DFFE_PN1P_                    3
     $_DFF_PN0_                      3
     $_MUX_                      13655
     $_NOT_                        712
     $_OR_                        1823
     $_XOR_                       2247
     $mem_v2                        40


yosys> opt

3.27. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~10673 debug messages>

yosys> opt_merge -nomux

3.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~3759 debug messages>
Removed a total of 1253 cells.

yosys> opt_muxtree

3.27.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.27.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 430 unused cells and 3954 unused wires.
<suppressed ~551 debug messages>

yosys> opt_expr

3.27.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.27.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.27.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.27.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.27.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.27.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.27.16. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~7510 debug messages>

yosys> opt_merge

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.28.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

3.28.5. Finished fast OPT passes.

yosys> memory_map

3.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \u_asf_34.reqfifo.storage in module \xbar_main:
  created 4 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \u_asf_34.rspfifo.storage in module \xbar_main:
  created 4 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \u_asf_36.reqfifo.storage in module \xbar_main:
  created 4 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \u_asf_36.rspfifo.storage in module \xbar_main:
  created 4 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \u_asf_38.reqfifo.storage in module \xbar_main:
  created 4 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \u_asf_38.rspfifo.storage in module \xbar_main:
  created 4 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 112.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 108.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage in module \xbar_main:
  created 2 $dff cells and 0 static cells of width 65.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.

yosys> opt -full

3.30. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~92 debug messages>

yosys> opt_merge -nomux

3.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~132 debug messages>

yosys> opt_reduce -full

3.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_share

3.30.6. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 230 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.30.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.30.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~132 debug messages>

yosys> opt_reduce -full

3.30.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.30.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_share

3.30.14. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78273 ($dff) from module xbar_main (D = { \tl_rv_core_ibex__cfg_i.d_opcode \tl_rv_core_ibex__cfg_i.d_param \tl_rv_core_ibex__cfg_i.d_size \tl_rv_core_ibex__cfg_i.d_source \tl_rv_core_ibex__cfg_i.d_sink \u_sm1_53.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_core_ibex__cfg_i.d_user.rsp_intg \tl_rv_core_ibex__cfg_i.d_user.data_intg \tl_rv_core_ibex__cfg_i.d_error 1'0 }, Q = \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78271 ($dff) from module xbar_main (D = { \tl_rv_core_ibex__cfg_i.d_opcode \tl_rv_core_ibex__cfg_i.d_param \tl_rv_core_ibex__cfg_i.d_size \tl_rv_core_ibex__cfg_i.d_source \tl_rv_core_ibex__cfg_i.d_sink \u_sm1_53.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_core_ibex__cfg_i.d_user.rsp_intg \tl_rv_core_ibex__cfg_i.d_user.data_intg \tl_rv_core_ibex__cfg_i.d_error 1'0 }, Q = \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$78254 ($dff) from module xbar_main (D = { \u_sm1_53.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$78252 ($dff) from module xbar_main (D = { \u_sm1_53.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78235 ($dff) from module xbar_main (D = { \tl_kmac_i.d_opcode \tl_kmac_i.d_param \tl_kmac_i.d_size \tl_kmac_i.d_source \tl_kmac_i.d_sink \u_sm1_51.u_devicefifo.rspfifo.wdata_i [47:16] \tl_kmac_i.d_user.rsp_intg \tl_kmac_i.d_user.data_intg \tl_kmac_i.d_error 1'0 }, Q = \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78233 ($dff) from module xbar_main (D = { \tl_kmac_i.d_opcode \tl_kmac_i.d_param \tl_kmac_i.d_size \tl_kmac_i.d_source \tl_kmac_i.d_sink \u_sm1_51.u_devicefifo.rspfifo.wdata_i [47:16] \tl_kmac_i.d_user.rsp_intg \tl_kmac_i.d_user.data_intg \tl_kmac_i.d_error 1'0 }, Q = \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$78216 ($dff) from module xbar_main (D = { \u_sm1_51.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$78214 ($dff) from module xbar_main (D = { \u_sm1_51.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78197 ($dff) from module xbar_main (D = { \tl_keymgr_i.d_opcode \tl_keymgr_i.d_param \tl_keymgr_i.d_size \tl_keymgr_i.d_source \tl_keymgr_i.d_sink \u_sm1_50.u_devicefifo.rspfifo.wdata_i [47:16] \tl_keymgr_i.d_user.rsp_intg \tl_keymgr_i.d_user.data_intg \tl_keymgr_i.d_error 1'0 }, Q = \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78195 ($dff) from module xbar_main (D = { \tl_keymgr_i.d_opcode \tl_keymgr_i.d_param \tl_keymgr_i.d_size \tl_keymgr_i.d_source \tl_keymgr_i.d_sink \u_sm1_50.u_devicefifo.rspfifo.wdata_i [47:16] \tl_keymgr_i.d_user.rsp_intg \tl_keymgr_i.d_user.data_intg \tl_keymgr_i.d_error 1'0 }, Q = \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$78178 ($dff) from module xbar_main (D = { \u_sm1_50.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$78176 ($dff) from module xbar_main (D = { \u_sm1_50.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78159 ($dff) from module xbar_main (D = { \tl_otbn_i.d_opcode \tl_otbn_i.d_param \tl_otbn_i.d_size \tl_otbn_i.d_source \tl_otbn_i.d_sink \u_sm1_49.u_devicefifo.rspfifo.wdata_i [47:16] \tl_otbn_i.d_user.rsp_intg \tl_otbn_i.d_user.data_intg \tl_otbn_i.d_error 1'0 }, Q = \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78157 ($dff) from module xbar_main (D = { \tl_otbn_i.d_opcode \tl_otbn_i.d_param \tl_otbn_i.d_size \tl_otbn_i.d_source \tl_otbn_i.d_sink \u_sm1_49.u_devicefifo.rspfifo.wdata_i [47:16] \tl_otbn_i.d_user.rsp_intg \tl_otbn_i.d_user.data_intg \tl_otbn_i.d_error 1'0 }, Q = \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$78140 ($dff) from module xbar_main (D = { \u_sm1_49.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$78138 ($dff) from module xbar_main (D = { \u_sm1_49.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78121 ($dff) from module xbar_main (D = { \tl_rv_plic_i.d_opcode \tl_rv_plic_i.d_param \tl_rv_plic_i.d_size \tl_rv_plic_i.d_source \tl_rv_plic_i.d_sink \u_sm1_48.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_plic_i.d_user.rsp_intg \tl_rv_plic_i.d_user.data_intg \tl_rv_plic_i.d_error 1'0 }, Q = \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78119 ($dff) from module xbar_main (D = { \tl_rv_plic_i.d_opcode \tl_rv_plic_i.d_param \tl_rv_plic_i.d_size \tl_rv_plic_i.d_source \tl_rv_plic_i.d_sink \u_sm1_48.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_plic_i.d_user.rsp_intg \tl_rv_plic_i.d_user.data_intg \tl_rv_plic_i.d_error 1'0 }, Q = \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$78102 ($dff) from module xbar_main (D = { \u_sm1_48.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$78100 ($dff) from module xbar_main (D = { \u_sm1_48.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78083 ($dff) from module xbar_main (D = { \tl_hmac_i.d_opcode \tl_hmac_i.d_param \tl_hmac_i.d_size \tl_hmac_i.d_source \tl_hmac_i.d_sink \u_sm1_47.u_devicefifo.rspfifo.wdata_i [47:16] \tl_hmac_i.d_user.rsp_intg \tl_hmac_i.d_user.data_intg \tl_hmac_i.d_error 1'0 }, Q = \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78081 ($dff) from module xbar_main (D = { \tl_hmac_i.d_opcode \tl_hmac_i.d_param \tl_hmac_i.d_size \tl_hmac_i.d_source \tl_hmac_i.d_sink \u_sm1_47.u_devicefifo.rspfifo.wdata_i [47:16] \tl_hmac_i.d_user.rsp_intg \tl_hmac_i.d_user.data_intg \tl_hmac_i.d_error 1'0 }, Q = \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$78064 ($dff) from module xbar_main (D = { \u_sm1_47.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$78062 ($dff) from module xbar_main (D = { \u_sm1_47.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78045 ($dff) from module xbar_main (D = { \tl_edn1_i.d_opcode \tl_edn1_i.d_param \tl_edn1_i.d_size \tl_edn1_i.d_source \tl_edn1_i.d_sink \u_sm1_46.u_devicefifo.rspfifo.wdata_i [47:16] \tl_edn1_i.d_user.rsp_intg \tl_edn1_i.d_user.data_intg \tl_edn1_i.d_error 1'0 }, Q = \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78043 ($dff) from module xbar_main (D = { \tl_edn1_i.d_opcode \tl_edn1_i.d_param \tl_edn1_i.d_size \tl_edn1_i.d_source \tl_edn1_i.d_sink \u_sm1_46.u_devicefifo.rspfifo.wdata_i [47:16] \tl_edn1_i.d_user.rsp_intg \tl_edn1_i.d_user.data_intg \tl_edn1_i.d_error 1'0 }, Q = \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$78026 ($dff) from module xbar_main (D = { \u_sm1_46.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$78024 ($dff) from module xbar_main (D = { \u_sm1_46.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$78007 ($dff) from module xbar_main (D = { \tl_edn0_i.d_opcode \tl_edn0_i.d_param \tl_edn0_i.d_size \tl_edn0_i.d_source \tl_edn0_i.d_sink \u_sm1_45.u_devicefifo.rspfifo.wdata_i [47:16] \tl_edn0_i.d_user.rsp_intg \tl_edn0_i.d_user.data_intg \tl_edn0_i.d_error 1'0 }, Q = \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$78005 ($dff) from module xbar_main (D = { \tl_edn0_i.d_opcode \tl_edn0_i.d_param \tl_edn0_i.d_size \tl_edn0_i.d_source \tl_edn0_i.d_sink \u_sm1_45.u_devicefifo.rspfifo.wdata_i [47:16] \tl_edn0_i.d_user.rsp_intg \tl_edn0_i.d_user.data_intg \tl_edn0_i.d_error 1'0 }, Q = \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77988 ($dff) from module xbar_main (D = { \u_sm1_45.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77986 ($dff) from module xbar_main (D = { \u_sm1_45.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77969 ($dff) from module xbar_main (D = { \tl_csrng_i.d_opcode \tl_csrng_i.d_param \tl_csrng_i.d_size \tl_csrng_i.d_source \tl_csrng_i.d_sink \u_sm1_44.u_devicefifo.rspfifo.wdata_i [47:16] \tl_csrng_i.d_user.rsp_intg \tl_csrng_i.d_user.data_intg \tl_csrng_i.d_error 1'0 }, Q = \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77967 ($dff) from module xbar_main (D = { \tl_csrng_i.d_opcode \tl_csrng_i.d_param \tl_csrng_i.d_size \tl_csrng_i.d_source \tl_csrng_i.d_sink \u_sm1_44.u_devicefifo.rspfifo.wdata_i [47:16] \tl_csrng_i.d_user.rsp_intg \tl_csrng_i.d_user.data_intg \tl_csrng_i.d_error 1'0 }, Q = \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77950 ($dff) from module xbar_main (D = { \u_sm1_44.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77948 ($dff) from module xbar_main (D = { \u_sm1_44.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77931 ($dff) from module xbar_main (D = { \tl_entropy_src_i.d_opcode \tl_entropy_src_i.d_param \tl_entropy_src_i.d_size \tl_entropy_src_i.d_source \tl_entropy_src_i.d_sink \u_sm1_43.u_devicefifo.rspfifo.wdata_i [47:16] \tl_entropy_src_i.d_user.rsp_intg \tl_entropy_src_i.d_user.data_intg \tl_entropy_src_i.d_error 1'0 }, Q = \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77929 ($dff) from module xbar_main (D = { \tl_entropy_src_i.d_opcode \tl_entropy_src_i.d_param \tl_entropy_src_i.d_size \tl_entropy_src_i.d_source \tl_entropy_src_i.d_sink \u_sm1_43.u_devicefifo.rspfifo.wdata_i [47:16] \tl_entropy_src_i.d_user.rsp_intg \tl_entropy_src_i.d_user.data_intg \tl_entropy_src_i.d_error 1'0 }, Q = \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77912 ($dff) from module xbar_main (D = { \u_sm1_43.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77910 ($dff) from module xbar_main (D = { \u_sm1_43.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77893 ($dff) from module xbar_main (D = { \tl_aes_i.d_opcode \tl_aes_i.d_param \tl_aes_i.d_size \tl_aes_i.d_source \tl_aes_i.d_sink \u_sm1_42.u_devicefifo.rspfifo.wdata_i [47:16] \tl_aes_i.d_user.rsp_intg \tl_aes_i.d_user.data_intg \tl_aes_i.d_error 1'0 }, Q = \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77891 ($dff) from module xbar_main (D = { \tl_aes_i.d_opcode \tl_aes_i.d_param \tl_aes_i.d_size \tl_aes_i.d_source \tl_aes_i.d_sink \u_sm1_42.u_devicefifo.rspfifo.wdata_i [47:16] \tl_aes_i.d_user.rsp_intg \tl_aes_i.d_user.data_intg \tl_aes_i.d_error 1'0 }, Q = \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77874 ($dff) from module xbar_main (D = { \u_sm1_42.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77872 ($dff) from module xbar_main (D = { \u_sm1_42.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77855 ($dff) from module xbar_main (D = { \tl_flash_ctrl__prim_i.d_opcode \tl_flash_ctrl__prim_i.d_param \tl_flash_ctrl__prim_i.d_size \tl_flash_ctrl__prim_i.d_source \tl_flash_ctrl__prim_i.d_sink \u_sm1_41.u_devicefifo.rspfifo.wdata_i [47:16] \tl_flash_ctrl__prim_i.d_user.rsp_intg \tl_flash_ctrl__prim_i.d_user.data_intg \tl_flash_ctrl__prim_i.d_error 1'0 }, Q = \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77853 ($dff) from module xbar_main (D = { \tl_flash_ctrl__prim_i.d_opcode \tl_flash_ctrl__prim_i.d_param \tl_flash_ctrl__prim_i.d_size \tl_flash_ctrl__prim_i.d_source \tl_flash_ctrl__prim_i.d_sink \u_sm1_41.u_devicefifo.rspfifo.wdata_i [47:16] \tl_flash_ctrl__prim_i.d_user.rsp_intg \tl_flash_ctrl__prim_i.d_user.data_intg \tl_flash_ctrl__prim_i.d_error 1'0 }, Q = \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77836 ($dff) from module xbar_main (D = { \u_sm1_41.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77834 ($dff) from module xbar_main (D = { \u_sm1_41.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77817 ($dff) from module xbar_main (D = { \tl_flash_ctrl__core_i.d_opcode \tl_flash_ctrl__core_i.d_param \tl_flash_ctrl__core_i.d_size \tl_flash_ctrl__core_i.d_source \tl_flash_ctrl__core_i.d_sink \u_sm1_40.u_devicefifo.rspfifo.wdata_i [47:16] \tl_flash_ctrl__core_i.d_user.rsp_intg \tl_flash_ctrl__core_i.d_user.data_intg \tl_flash_ctrl__core_i.d_error 1'0 }, Q = \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77815 ($dff) from module xbar_main (D = { \tl_flash_ctrl__core_i.d_opcode \tl_flash_ctrl__core_i.d_param \tl_flash_ctrl__core_i.d_size \tl_flash_ctrl__core_i.d_source \tl_flash_ctrl__core_i.d_sink \u_sm1_40.u_devicefifo.rspfifo.wdata_i [47:16] \tl_flash_ctrl__core_i.d_user.rsp_intg \tl_flash_ctrl__core_i.d_user.data_intg \tl_flash_ctrl__core_i.d_error 1'0 }, Q = \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77798 ($dff) from module xbar_main (D = { \u_sm1_40.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77796 ($dff) from module xbar_main (D = { \u_sm1_40.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77779 ($dff) from module xbar_main (D = { \tl_rv_dm__regs_i.d_opcode \tl_rv_dm__regs_i.d_param \tl_rv_dm__regs_i.d_size \tl_rv_dm__regs_i.d_source \tl_rv_dm__regs_i.d_sink \u_sm1_33.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_dm__regs_i.d_user.rsp_intg \tl_rv_dm__regs_i.d_user.data_intg \tl_rv_dm__regs_i.d_error 1'0 }, Q = \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77777 ($dff) from module xbar_main (D = { \tl_rv_dm__regs_i.d_opcode \tl_rv_dm__regs_i.d_param \tl_rv_dm__regs_i.d_size \tl_rv_dm__regs_i.d_source \tl_rv_dm__regs_i.d_sink \u_sm1_33.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_dm__regs_i.d_user.rsp_intg \tl_rv_dm__regs_i.d_user.data_intg \tl_rv_dm__regs_i.d_error 1'0 }, Q = \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77760 ($dff) from module xbar_main (D = { \u_sm1_33.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77758 ($dff) from module xbar_main (D = { \u_sm1_33.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77741 ($dff) from module xbar_main (D = { \tl_flash_ctrl__mem_i.d_opcode \tl_flash_ctrl__mem_i.d_param \tl_flash_ctrl__mem_i.d_size \tl_flash_ctrl__mem_i.d_source \tl_flash_ctrl__mem_i.d_sink \u_sm1_30.u_devicefifo.rspfifo.wdata_i [47:16] \tl_flash_ctrl__mem_i.d_user.rsp_intg \tl_flash_ctrl__mem_i.d_user.data_intg \tl_flash_ctrl__mem_i.d_error 1'0 }, Q = \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77739 ($dff) from module xbar_main (D = { \tl_flash_ctrl__mem_i.d_opcode \tl_flash_ctrl__mem_i.d_param \tl_flash_ctrl__mem_i.d_size \tl_flash_ctrl__mem_i.d_source \tl_flash_ctrl__mem_i.d_sink \u_sm1_30.u_devicefifo.rspfifo.wdata_i [47:16] \tl_flash_ctrl__mem_i.d_user.rsp_intg \tl_flash_ctrl__mem_i.d_user.data_intg \tl_flash_ctrl__mem_i.d_error 1'0 }, Q = \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77722 ($dff) from module xbar_main (D = { \u_sm1_30.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77720 ($dff) from module xbar_main (D = { \u_sm1_30.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]$77703 ($dff) from module xbar_main (D = { \tl_rv_dm__rom_i.d_opcode \tl_rv_dm__rom_i.d_param \tl_rv_dm__rom_i.d_size \tl_rv_dm__rom_i.d_source \tl_rv_dm__rom_i.d_sink \u_sm1_28.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_dm__rom_i.d_user.rsp_intg \tl_rv_dm__rom_i.d_user.data_intg \tl_rv_dm__rom_i.d_error 1'0 }, Q = \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]$77701 ($dff) from module xbar_main (D = { \tl_rv_dm__rom_i.d_opcode \tl_rv_dm__rom_i.d_param \tl_rv_dm__rom_i.d_size \tl_rv_dm__rom_i.d_source \tl_rv_dm__rom_i.d_sink \u_sm1_28.u_devicefifo.rspfifo.wdata_i [47:16] \tl_rv_dm__rom_i.d_user.rsp_intg \tl_rv_dm__rom_i.d_user.data_intg \tl_rv_dm__rom_i.d_error 1'0 }, Q = \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]$77684 ($dff) from module xbar_main (D = { \u_sm1_28.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]$77682 ($dff) from module xbar_main (D = { \u_sm1_28.gen_arb_ppc.u_reqarb.data_o [107:1] 1'0 }, Q = \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[1]$77665 ($dff) from module xbar_main (D = { \u_s1n_54.fifo_h.tl_d_i.d_opcode \u_s1n_54.tl_t_p[d_param] \u_s1n_54.tl_t_p[d_size] \u_s1n_54.tl_t_p[d_source] \u_s1n_54.tl_t_p[d_sink] \u_s1n_54.fifo_h.rspfifo.wdata_i [47:16] \u_s1n_54.tl_t_p[d_user][rsp_intg] \u_s1n_54.tl_t_p[d_user][data_intg] \u_s1n_54.tl_t_p[d_error] 1'0 }, Q = \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[0]$77663 ($dff) from module xbar_main (D = { \u_s1n_54.fifo_h.tl_d_i.d_opcode \u_s1n_54.tl_t_p[d_param] \u_s1n_54.tl_t_p[d_size] \u_s1n_54.tl_t_p[d_source] \u_s1n_54.tl_t_p[d_sink] \u_s1n_54.fifo_h.rspfifo.wdata_i [47:16] \u_s1n_54.tl_t_p[d_user][rsp_intg] \u_s1n_54.tl_t_p[d_user][data_intg] \u_s1n_54.tl_t_p[d_error] 1'0 }, Q = \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage[1]$77646 ($dff) from module xbar_main (D = { \tl_rv_dm__sba_i.a_opcode \tl_rv_dm__sba_i.a_param \tl_rv_dm__sba_i.a_size \tl_rv_dm__sba_i.a_source \tl_rv_dm__sba_i.a_address \tl_rv_dm__sba_i.a_mask \tl_rv_dm__sba_i.a_data \tl_rv_dm__sba_i.a_user.rsvd \tl_rv_dm__sba_i.a_user.instr_type \tl_rv_dm__sba_i.a_user.cmd_intg \tl_rv_dm__sba_i.a_user.data_intg \dev_sel_s1n_54 }, Q = \u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage[1]).
Adding EN signal on $memory\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage[0]$77644 ($dff) from module xbar_main (D = { \tl_rv_dm__sba_i.a_opcode \tl_rv_dm__sba_i.a_param \tl_rv_dm__sba_i.a_size \tl_rv_dm__sba_i.a_source \tl_rv_dm__sba_i.a_address \tl_rv_dm__sba_i.a_mask \tl_rv_dm__sba_i.a_data \tl_rv_dm__sba_i.a_user.rsvd \tl_rv_dm__sba_i.a_user.instr_type \tl_rv_dm__sba_i.a_user.cmd_intg \tl_rv_dm__sba_i.a_user.data_intg \dev_sel_s1n_54 }, Q = \u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $memory\u_asf_38.rspfifo.storage[3]$77601 ($dff) from module xbar_main (D = { \tl_spi_host1_i.d_opcode \tl_spi_host1_i.d_param \tl_spi_host1_i.d_size \tl_spi_host1_i.d_source \tl_spi_host1_i.d_sink \tl_spi_host1_i.d_data \tl_spi_host1_i.d_user.rsp_intg \tl_spi_host1_i.d_user.data_intg \tl_spi_host1_i.d_error }, Q = \u_asf_38.rspfifo.storage[3]).
Adding EN signal on $memory\u_asf_38.rspfifo.storage[2]$77599 ($dff) from module xbar_main (D = { \tl_spi_host1_i.d_opcode \tl_spi_host1_i.d_param \tl_spi_host1_i.d_size \tl_spi_host1_i.d_source \tl_spi_host1_i.d_sink \tl_spi_host1_i.d_data \tl_spi_host1_i.d_user.rsp_intg \tl_spi_host1_i.d_user.data_intg \tl_spi_host1_i.d_error }, Q = \u_asf_38.rspfifo.storage[2]).
Adding EN signal on $memory\u_asf_38.rspfifo.storage[1]$77597 ($dff) from module xbar_main (D = { \tl_spi_host1_i.d_opcode \tl_spi_host1_i.d_param \tl_spi_host1_i.d_size \tl_spi_host1_i.d_source \tl_spi_host1_i.d_sink \tl_spi_host1_i.d_data \tl_spi_host1_i.d_user.rsp_intg \tl_spi_host1_i.d_user.data_intg \tl_spi_host1_i.d_error }, Q = \u_asf_38.rspfifo.storage[1]).
Adding EN signal on $memory\u_asf_38.rspfifo.storage[0]$77595 ($dff) from module xbar_main (D = { \tl_spi_host1_i.d_opcode \tl_spi_host1_i.d_param \tl_spi_host1_i.d_size \tl_spi_host1_i.d_source \tl_spi_host1_i.d_sink \tl_spi_host1_i.d_data \tl_spi_host1_i.d_user.rsp_intg \tl_spi_host1_i.d_user.data_intg \tl_spi_host1_i.d_error }, Q = \u_asf_38.rspfifo.storage[0]).
Adding EN signal on $memory\u_asf_38.reqfifo.storage[3]$77552 ($dff) from module xbar_main (D = { \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [107:93] \tl_sm1_39_ds_h2d[a_source] \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [91:1] }, Q = \u_asf_38.reqfifo.storage[3]).
Adding EN signal on $memory\u_asf_38.reqfifo.storage[2]$77550 ($dff) from module xbar_main (D = { \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [107:93] \tl_sm1_39_ds_h2d[a_source] \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [91:1] }, Q = \u_asf_38.reqfifo.storage[2]).
Adding EN signal on $memory\u_asf_38.reqfifo.storage[1]$77548 ($dff) from module xbar_main (D = { \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [107:93] \tl_sm1_39_ds_h2d[a_source] \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [91:1] }, Q = \u_asf_38.reqfifo.storage[1]).
Adding EN signal on $memory\u_asf_38.reqfifo.storage[0]$77546 ($dff) from module xbar_main (D = { \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [107:93] \tl_sm1_39_ds_h2d[a_source] \u_sm1_39.gen_arb_ppc.u_reqarb.data_o [91:1] }, Q = \u_asf_38.reqfifo.storage[0]).
Adding EN signal on $memory\u_asf_36.rspfifo.storage[3]$77503 ($dff) from module xbar_main (D = { \tl_spi_host0_i.d_opcode \tl_spi_host0_i.d_param \tl_spi_host0_i.d_size \tl_spi_host0_i.d_source \tl_spi_host0_i.d_sink \tl_spi_host0_i.d_data \tl_spi_host0_i.d_user.rsp_intg \tl_spi_host0_i.d_user.data_intg \tl_spi_host0_i.d_error }, Q = \u_asf_36.rspfifo.storage[3]).
Adding EN signal on $memory\u_asf_36.rspfifo.storage[2]$77501 ($dff) from module xbar_main (D = { \tl_spi_host0_i.d_opcode \tl_spi_host0_i.d_param \tl_spi_host0_i.d_size \tl_spi_host0_i.d_source \tl_spi_host0_i.d_sink \tl_spi_host0_i.d_data \tl_spi_host0_i.d_user.rsp_intg \tl_spi_host0_i.d_user.data_intg \tl_spi_host0_i.d_error }, Q = \u_asf_36.rspfifo.storage[2]).
Adding EN signal on $memory\u_asf_36.rspfifo.storage[1]$77499 ($dff) from module xbar_main (D = { \tl_spi_host0_i.d_opcode \tl_spi_host0_i.d_param \tl_spi_host0_i.d_size \tl_spi_host0_i.d_source \tl_spi_host0_i.d_sink \tl_spi_host0_i.d_data \tl_spi_host0_i.d_user.rsp_intg \tl_spi_host0_i.d_user.data_intg \tl_spi_host0_i.d_error }, Q = \u_asf_36.rspfifo.storage[1]).
Adding EN signal on $memory\u_asf_36.rspfifo.storage[0]$77497 ($dff) from module xbar_main (D = { \tl_spi_host0_i.d_opcode \tl_spi_host0_i.d_param \tl_spi_host0_i.d_size \tl_spi_host0_i.d_source \tl_spi_host0_i.d_sink \tl_spi_host0_i.d_data \tl_spi_host0_i.d_user.rsp_intg \tl_spi_host0_i.d_user.data_intg \tl_spi_host0_i.d_error }, Q = \u_asf_36.rspfifo.storage[0]).
Adding EN signal on $memory\u_asf_36.reqfifo.storage[3]$77454 ($dff) from module xbar_main (D = \u_sm1_37.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_36.reqfifo.storage[3]).
Adding EN signal on $memory\u_asf_36.reqfifo.storage[2]$77452 ($dff) from module xbar_main (D = \u_sm1_37.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_36.reqfifo.storage[2]).
Adding EN signal on $memory\u_asf_36.reqfifo.storage[1]$77450 ($dff) from module xbar_main (D = \u_sm1_37.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_36.reqfifo.storage[1]).
Adding EN signal on $memory\u_asf_36.reqfifo.storage[0]$77448 ($dff) from module xbar_main (D = \u_sm1_37.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_36.reqfifo.storage[0]).
Adding EN signal on $memory\u_asf_34.rspfifo.storage[3]$77405 ($dff) from module xbar_main (D = { \tl_peri_i.d_opcode \tl_peri_i.d_param \tl_peri_i.d_size \tl_peri_i.d_source \tl_peri_i.d_sink \tl_peri_i.d_data \tl_peri_i.d_user.rsp_intg \tl_peri_i.d_user.data_intg \tl_peri_i.d_error }, Q = \u_asf_34.rspfifo.storage[3]).
Adding EN signal on $memory\u_asf_34.rspfifo.storage[2]$77403 ($dff) from module xbar_main (D = { \tl_peri_i.d_opcode \tl_peri_i.d_param \tl_peri_i.d_size \tl_peri_i.d_source \tl_peri_i.d_sink \tl_peri_i.d_data \tl_peri_i.d_user.rsp_intg \tl_peri_i.d_user.data_intg \tl_peri_i.d_error }, Q = \u_asf_34.rspfifo.storage[2]).
Adding EN signal on $memory\u_asf_34.rspfifo.storage[1]$77401 ($dff) from module xbar_main (D = { \tl_peri_i.d_opcode \tl_peri_i.d_param \tl_peri_i.d_size \tl_peri_i.d_source \tl_peri_i.d_sink \tl_peri_i.d_data \tl_peri_i.d_user.rsp_intg \tl_peri_i.d_user.data_intg \tl_peri_i.d_error }, Q = \u_asf_34.rspfifo.storage[1]).
Adding EN signal on $memory\u_asf_34.rspfifo.storage[0]$77399 ($dff) from module xbar_main (D = { \tl_peri_i.d_opcode \tl_peri_i.d_param \tl_peri_i.d_size \tl_peri_i.d_source \tl_peri_i.d_sink \tl_peri_i.d_data \tl_peri_i.d_user.rsp_intg \tl_peri_i.d_user.data_intg \tl_peri_i.d_error }, Q = \u_asf_34.rspfifo.storage[0]).
Adding EN signal on $memory\u_asf_34.reqfifo.storage[3]$77356 ($dff) from module xbar_main (D = \u_sm1_35.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_34.reqfifo.storage[3]).
Adding EN signal on $memory\u_asf_34.reqfifo.storage[2]$77354 ($dff) from module xbar_main (D = \u_sm1_35.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_34.reqfifo.storage[2]).
Adding EN signal on $memory\u_asf_34.reqfifo.storage[1]$77352 ($dff) from module xbar_main (D = \u_sm1_35.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_34.reqfifo.storage[1]).
Adding EN signal on $memory\u_asf_34.reqfifo.storage[0]$77350 ($dff) from module xbar_main (D = \u_sm1_35.gen_arb_ppc.u_reqarb.data_o [107:1], Q = \u_asf_34.reqfifo.storage[0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78355 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78354 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78353 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78352 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78351 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78350 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78349 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78348 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78347 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78346 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78345 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78344 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78343 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78342 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78341 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78340 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78339 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78338 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78337 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78336 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78335 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78334 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78333 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78332 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78331 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78330 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78329 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78328 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78327 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78326 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78325 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78324 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78323 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78322 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78321 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78320 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78319 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78318 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78317 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78316 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78315 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78314 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78313 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78312 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78311 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78310 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78309 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78308 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78307 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78306 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78305 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78304 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78303 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78302 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78301 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78300 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78299 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78298 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78297 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78296 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78295 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78294 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78293 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78292 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78291 ($dffe) from module xbar_main.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$78290 ($dffe) from module xbar_main.

yosys> opt_clean

3.30.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 92 unused cells and 92 unused wires.
<suppressed ~93 debug messages>

yosys> opt_expr -full

3.30.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.30.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce -full

3.30.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
    Consolidated identical input bits for $mux cell $memory\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77667:
      Old ports: A={ \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77686:
      Old ports: A={ \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77705:
      Old ports: A={ \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77724:
      Old ports: A={ \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77743:
      Old ports: A={ \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77762:
      Old ports: A={ \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77781:
      Old ports: A={ \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77800:
      Old ports: A={ \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77819:
      Old ports: A={ \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77838:
      Old ports: A={ \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77857:
      Old ports: A={ \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77876:
      Old ports: A={ \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77895:
      Old ports: A={ \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77914:
      Old ports: A={ \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77933:
      Old ports: A={ \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77952:
      Old ports: A={ \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77971:
      Old ports: A={ \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$77990:
      Old ports: A={ \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78009:
      Old ports: A={ \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78028:
      Old ports: A={ \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78047:
      Old ports: A={ \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78066:
      Old ports: A={ \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78085:
      Old ports: A={ \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78104:
      Old ports: A={ \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78123:
      Old ports: A={ \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78142:
      Old ports: A={ \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78161:
      Old ports: A={ \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78180:
      Old ports: A={ \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78199:
      Old ports: A={ \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78218:
      Old ports: A={ \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78237:
      Old ports: A={ \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78256:
      Old ports: A={ \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1] 1'0 }, B={ \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1] 1'0 }, Y=\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[0] [107:1], B=\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.storage[1] [107:1], Y=\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [107:1]
      New connections: \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.rdata_int [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage$rdmux[0][0][0]$78275:
      Old ports: A={ \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1] 1'0 }, B={ \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1] 1'0 }, Y=\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int
      New ports: A=\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[0] [64:1], B=\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.storage[1] [64:1], Y=\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [64:1]
      New connections: \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.rdata_int [0] = 1'0
  Optimizing cells in module \xbar_main.
Performed a total of 33 changes.

yosys> opt_merge

3.30.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_share

3.30.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr -full

3.30.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.30.26. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.30.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce -full

3.30.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.30.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_share

3.30.30. Executing OPT_SHARE pass.

yosys> opt_dff

3.30.31. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.30.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr -full

3.30.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.30.34. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.31. Executing ABC pass (technology mapping using ABC).

3.31.1. Summary of detected clock domains:
  4525 cells in clk=\clk_main_i, en=\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  876 cells in clk=\clk_main_i, en=\u_s1n_54.accept_t_req, arst=!\rst_main_ni, srst={ }
  62 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:219:make_patterns_logic$53543, arst=!\rst_main_ni, srst={ }
  26 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53533, arst=!\rst_main_ni, srst={ }
  70 cells in clk=\clk_main_i, en=\u_s1n_54.accept_t_rsp, arst=!\rst_main_ni, srst={ }
  57 cells in clk=\clk_main_i, en=\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  333 cells in clk=\clk_main_i, en=\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  21 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53402, arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53405, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  55 cells in clk=\clk_main_i, en=\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  333 cells in clk=\clk_main_i, en=\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  24 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53412, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  55 cells in clk=\clk_main_i, en=\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  333 cells in clk=\clk_main_i, en=\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  21 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53419, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  55 cells in clk=\clk_main_i, en=\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  333 cells in clk=\clk_main_i, en=\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  21 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53426, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  55 cells in clk=\clk_main_i, en=\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  333 cells in clk=\clk_main_i, en=\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  22 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53433, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  55 cells in clk=\clk_main_i, en=\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  333 cells in clk=\clk_main_i, en=\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  24 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53440, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  55 cells in clk=\clk_main_i, en=\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  333 cells in clk=\clk_main_i, en=\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  30 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53447, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  55 cells in clk=\clk_main_i, en=\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  333 cells in clk=\clk_main_i, en=\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  25 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53454, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  55 cells in clk=\clk_main_i, en=\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  333 cells in clk=\clk_main_i, en=\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  25 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53461, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  55 cells in clk=\clk_main_i, en=\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  333 cells in clk=\clk_main_i, en=\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  25 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53468, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  55 cells in clk=\clk_main_i, en=\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  333 cells in clk=\clk_main_i, en=\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  25 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53475, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  55 cells in clk=\clk_main_i, en=\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  333 cells in clk=\clk_main_i, en=\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  25 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53482, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  55 cells in clk=\clk_main_i, en=\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  333 cells in clk=\clk_main_i, en=\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53489, arst=!\rst_main_ni, srst={ }
  25 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53492, arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53495, arst=!\rst_main_ni, srst={ }
  21 cells in clk=\clk_spi_host0_i, en=\u_asf_36.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host0_ni, srst={ }
  241 cells in clk=\clk_spi_host1_i, en=\u_asf_38.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host1_ni, srst={ }
  22 cells in clk=\clk_main_i, en=\u_asf_38.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  34 cells in clk=\clk_main_i, en=\u_asf_38.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  24 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53498, arst=!\rst_main_ni, srst={ }
  21 cells in clk=\clk_fixed_i, en=\u_asf_34.rspfifo.fifo_incr_wptr, arst=!\rst_fixed_ni, srst={ }
  241 cells in clk=\clk_spi_host0_i, en=\u_asf_36.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host0_ni, srst={ }
  22 cells in clk=\clk_main_i, en=\u_asf_36.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  34 cells in clk=\clk_main_i, en=\u_asf_36.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  241 cells in clk=\clk_fixed_i, en=\u_asf_34.reqfifo.fifo_incr_rptr, arst=!\rst_fixed_ni, srst={ }
  22 cells in clk=\clk_main_i, en=\u_asf_34.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  34 cells in clk=\clk_main_i, en=\u_asf_34.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  55 cells in clk=\clk_main_i, en=\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  333 cells in clk=\clk_main_i, en=\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  24 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53505, arst=!\rst_main_ni, srst={ }
  25 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53508, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  905 cells in clk=\clk_main_i, en=\u_s1n_31.accept_t_req, arst=!\rst_main_ni, srst={ }
  4 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53549, arst=!\rst_main_ni, srst={ }
  586 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:219:make_patterns_logic$53555, arst=!\rst_main_ni, srst={ }
  43 cells in clk=\clk_main_i, en=$auto$simplemap.cc:251:simplemap_eqne$63672 [1], arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  63 cells in clk=\clk_main_i, en=\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  532 cells in clk=\clk_main_i, en=\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  34 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53515, arst=!\rst_main_ni, srst={ }
  35 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53518, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  55 cells in clk=\clk_main_i, en=\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  333 cells in clk=\clk_main_i, en=\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53525, arst=!\rst_main_ni, srst={ }
  37 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53528, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$auto$simplemap.cc:251:simplemap_eqne$62771 [1], arst=!\rst_main_ni, srst={ }
  90 cells in clk=\clk_main_i, en=\u_s1n_26.accept_t_req, arst=!\rst_main_ni, srst={ }
  21 cells in clk=\clk_spi_host1_i, en=\u_asf_38.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host1_ni, srst={ }
  4 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:194:make_patterns_logic$53561, arst=!\rst_main_ni, srst={ }
  210 cells in clk=\clk_main_i, en=$auto$opt_dff.cc:219:make_patterns_logic$53567, arst=!\rst_main_ni, srst={ }
  41 cells in clk=\clk_main_i, en=$auto$simplemap.cc:251:simplemap_eqne$64050 [1], arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en={ }, arst=!\rst_main_ni, srst={ }

3.31.2. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 4521 gates and 6390 wires to a netlist network with 1868 inputs and 718 outputs.

3.31.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:       16
ABC RESULTS:            ANDNOT cells:      603
ABC RESULTS:                OR cells:     1247
ABC RESULTS:              NAND cells:     2372
ABC RESULTS:             ORNOT cells:      222
ABC RESULTS:               NOR cells:       25
ABC RESULTS:               MUX cells:      660
ABC RESULTS:               AND cells:     2504
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:     3804
ABC RESULTS:           input signals:     1868
ABC RESULTS:          output signals:      718
Removing temp directory.

3.31.3. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.4. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_54.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 872 gates and 1501 wires to a netlist network with 627 inputs and 469 outputs.

3.31.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        5
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               NOR cells:       10
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:       37
ABC RESULTS:                OR cells:       12
ABC RESULTS:              NAND cells:      345
ABC RESULTS:               MUX cells:      337
ABC RESULTS:               XOR cells:        7
ABC RESULTS:               BUF cells:        2
ABC RESULTS:               AND cells:      110
ABC RESULTS:        internal signals:      405
ABC RESULTS:           input signals:      627
ABC RESULTS:          output signals:      469
Removing temp directory.

3.31.5. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$53543, asynchronously reset by !\rst_main_ni
Extracted 62 gates and 64 wires to a netlist network with 2 inputs and 2 outputs.

3.31.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:       60
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.31.6. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53533, asynchronously reset by !\rst_main_ni
Extracted 26 gates and 42 wires to a netlist network with 16 inputs and 6 outputs.

3.31.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:                OR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.7. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_54.accept_t_rsp, asynchronously reset by !\rst_main_ni
Extracted 68 gates and 141 wires to a netlist network with 72 inputs and 12 outputs.

3.31.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:       10
ABC RESULTS:                OR cells:       21
ABC RESULTS:              NAND cells:       35
ABC RESULTS:               AND cells:       34
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       57
ABC RESULTS:           input signals:       72
ABC RESULTS:          output signals:       12
Removing temp directory.

3.31.8. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 53 gates and 94 wires to a netlist network with 40 inputs and 39 outputs.

3.31.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.9. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.31.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.10. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 329 gates and 654 wires to a netlist network with 324 inputs and 219 outputs.

3.31.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.31.11. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53402, asynchronously reset by !\rst_main_ni
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 7 outputs.

3.31.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.12. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53405, asynchronously reset by !\rst_main_ni
Extracted 23 gates and 33 wires to a netlist network with 9 inputs and 6 outputs.

3.31.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.13. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.14. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 51 gates and 92 wires to a netlist network with 40 inputs and 39 outputs.

3.31.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.15. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.31.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.16. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 329 gates and 654 wires to a netlist network with 324 inputs and 219 outputs.

3.31.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.31.17. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53412, asynchronously reset by !\rst_main_ni
Extracted 24 gates and 39 wires to a netlist network with 14 inputs and 9 outputs.

3.31.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        7
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.18. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.19. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 51 gates and 92 wires to a netlist network with 40 inputs and 39 outputs.

3.31.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.20. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.31.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.21. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 329 gates and 654 wires to a netlist network with 324 inputs and 219 outputs.

3.31.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.31.22. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53419, asynchronously reset by !\rst_main_ni
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 7 outputs.

3.31.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.23. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.24. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 51 gates and 92 wires to a netlist network with 40 inputs and 39 outputs.

3.31.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.25. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.31.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.26. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 329 gates and 654 wires to a netlist network with 324 inputs and 219 outputs.

3.31.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.31.27. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53426, asynchronously reset by !\rst_main_ni
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 7 outputs.

3.31.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.28. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.29. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 51 gates and 92 wires to a netlist network with 40 inputs and 39 outputs.

3.31.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.30. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.31.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.31. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 329 gates and 654 wires to a netlist network with 324 inputs and 219 outputs.

3.31.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.31.32. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53433, asynchronously reset by !\rst_main_ni
Extracted 22 gates and 34 wires to a netlist network with 11 inputs and 8 outputs.

3.31.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.33. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.34. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 51 gates and 92 wires to a netlist network with 40 inputs and 39 outputs.

3.31.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.35. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.31.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.36. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 329 gates and 654 wires to a netlist network with 324 inputs and 219 outputs.

3.31.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.31.37. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53440, asynchronously reset by !\rst_main_ni
Extracted 24 gates and 38 wires to a netlist network with 13 inputs and 9 outputs.

3.31.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        5
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.38. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.39. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 51 gates and 92 wires to a netlist network with 40 inputs and 39 outputs.

3.31.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.40. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.31.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.41. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 329 gates and 654 wires to a netlist network with 324 inputs and 219 outputs.

3.31.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.31.42. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53447, asynchronously reset by !\rst_main_ni
Extracted 30 gates and 48 wires to a netlist network with 17 inputs and 14 outputs.

3.31.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.43. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.44. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 51 gates and 92 wires to a netlist network with 40 inputs and 39 outputs.

3.31.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.45. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.31.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.46. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 329 gates and 654 wires to a netlist network with 324 inputs and 219 outputs.

3.31.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.31.47. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53454, asynchronously reset by !\rst_main_ni
Extracted 25 gates and 40 wires to a netlist network with 14 inputs and 9 outputs.

3.31.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.48. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.49. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 51 gates and 92 wires to a netlist network with 40 inputs and 39 outputs.

3.31.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.50. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.31.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.51. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 329 gates and 654 wires to a netlist network with 324 inputs and 219 outputs.

3.31.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.31.52. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53461, asynchronously reset by !\rst_main_ni
Extracted 25 gates and 40 wires to a netlist network with 14 inputs and 9 outputs.

3.31.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.53. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.54. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 51 gates and 92 wires to a netlist network with 40 inputs and 39 outputs.

3.31.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.55. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.31.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.56. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 329 gates and 654 wires to a netlist network with 324 inputs and 219 outputs.

3.31.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.31.57. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53468, asynchronously reset by !\rst_main_ni
Extracted 25 gates and 41 wires to a netlist network with 15 inputs and 9 outputs.

3.31.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.58. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.59. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 51 gates and 92 wires to a netlist network with 40 inputs and 39 outputs.

3.31.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.60. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.31.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.61. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 329 gates and 654 wires to a netlist network with 324 inputs and 219 outputs.

3.31.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.31.62. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53475, asynchronously reset by !\rst_main_ni
Extracted 25 gates and 40 wires to a netlist network with 14 inputs and 9 outputs.

3.31.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.63. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.64. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 51 gates and 92 wires to a netlist network with 40 inputs and 39 outputs.

3.31.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.65. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.31.65.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.65.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.66. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 329 gates and 654 wires to a netlist network with 324 inputs and 219 outputs.

3.31.66.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.66.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.31.67. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53482, asynchronously reset by !\rst_main_ni
Extracted 25 gates and 40 wires to a netlist network with 14 inputs and 9 outputs.

3.31.67.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.67.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.68. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.68.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.68.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.69. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 51 gates and 92 wires to a netlist network with 40 inputs and 39 outputs.

3.31.69.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.69.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.70. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.31.70.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.70.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.71. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 329 gates and 654 wires to a netlist network with 324 inputs and 219 outputs.

3.31.71.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.71.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.31.72. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53489, asynchronously reset by !\rst_main_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 7 outputs.

3.31.72.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.72.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        7
Removing temp directory.

3.31.73. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53492, asynchronously reset by !\rst_main_ni
Extracted 25 gates and 40 wires to a netlist network with 14 inputs and 10 outputs.

3.31.73.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.73.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.74. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53495, asynchronously reset by !\rst_main_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 9 outputs.

3.31.74.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.74.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        9
Removing temp directory.

3.31.75. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by \u_asf_36.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 16 gates and 17 wires to a netlist network with 1 inputs and 4 outputs.

3.31.75.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.75.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.76. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by \u_asf_38.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host1_ni
Extracted 229 gates and 444 wires to a netlist network with 215 inputs and 111 outputs.

3.31.76.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.76.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:      319
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      118
ABC RESULTS:           input signals:      215
ABC RESULTS:          output signals:      111
Removing temp directory.

3.31.77. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_38.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 17 gates and 19 wires to a netlist network with 2 inputs and 5 outputs.

3.31.77.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.77.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.78. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_38.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 22 gates and 25 wires to a netlist network with 3 inputs and 5 outputs.

3.31.78.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.78.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.79. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53498, asynchronously reset by !\rst_main_ni
Extracted 24 gates and 39 wires to a netlist network with 14 inputs and 10 outputs.

3.31.79.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.79.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        7
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.80. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by \u_asf_34.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_fixed_ni
Extracted 16 gates and 17 wires to a netlist network with 1 inputs and 4 outputs.

3.31.80.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.80.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.81. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by \u_asf_36.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 229 gates and 444 wires to a netlist network with 215 inputs and 111 outputs.

3.31.81.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.81.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:      319
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      118
ABC RESULTS:           input signals:      215
ABC RESULTS:          output signals:      111
Removing temp directory.

3.31.82. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_36.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 17 gates and 19 wires to a netlist network with 2 inputs and 5 outputs.

3.31.82.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.82.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.83. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_36.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 22 gates and 25 wires to a netlist network with 3 inputs and 5 outputs.

3.31.83.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.83.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.84. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.84.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.84.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.85. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by \u_asf_34.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_fixed_ni
Extracted 229 gates and 444 wires to a netlist network with 215 inputs and 111 outputs.

3.31.85.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.85.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:      319
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      118
ABC RESULTS:           input signals:      215
ABC RESULTS:          output signals:      111
Removing temp directory.

3.31.86. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_34.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 17 gates and 19 wires to a netlist network with 2 inputs and 5 outputs.

3.31.86.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.86.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.87. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_34.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 22 gates and 25 wires to a netlist network with 3 inputs and 5 outputs.

3.31.87.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.87.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.88. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 51 gates and 92 wires to a netlist network with 40 inputs and 39 outputs.

3.31.88.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.88.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.89. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.31.89.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.89.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.90. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 329 gates and 654 wires to a netlist network with 324 inputs and 219 outputs.

3.31.90.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.90.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.31.91. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53505, asynchronously reset by !\rst_main_ni
Extracted 24 gates and 39 wires to a netlist network with 14 inputs and 10 outputs.

3.31.91.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.91.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        7
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.92. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53508, asynchronously reset by !\rst_main_ni
Extracted 25 gates and 37 wires to a netlist network with 11 inputs and 8 outputs.

3.31.92.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.92.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:        7
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.93. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.93.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.93.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.94. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_31.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 905 gates and 1194 wires to a netlist network with 287 inputs and 369 outputs.

3.31.94.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.94.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        5
ABC RESULTS:               XOR cells:        3
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               NOR cells:       13
ABC RESULTS:                OR cells:       21
ABC RESULTS:            ANDNOT cells:       36
ABC RESULTS:              NAND cells:      708
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               AND cells:      247
ABC RESULTS:        internal signals:      538
ABC RESULTS:           input signals:      287
ABC RESULTS:          output signals:      369
Removing temp directory.

3.31.95. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53549, asynchronously reset by !\rst_main_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.31.95.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.95.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.96. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$53555, asynchronously reset by !\rst_main_ni
Extracted 586 gates and 1292 wires to a netlist network with 705 inputs and 368 outputs.

3.31.96.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.96.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:       13
ABC RESULTS:             ORNOT cells:       20
ABC RESULTS:               MUX cells:      285
ABC RESULTS:               AND cells:      121
ABC RESULTS:                OR cells:       67
ABC RESULTS:              NAND cells:       77
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:      219
ABC RESULTS:           input signals:      705
ABC RESULTS:          output signals:      368
Removing temp directory.

3.31.97. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$simplemap.cc:251:simplemap_eqne$63672 [1], asynchronously reset by !\rst_main_ni
Extracted 43 gates and 76 wires to a netlist network with 33 inputs and 14 outputs.

3.31.97.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.97.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       14
Removing temp directory.

3.31.98. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

3.31.98.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.98.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.99. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 59 gates and 103 wires to a netlist network with 43 inputs and 40 outputs.

3.31.99.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.99.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       34
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       43
ABC RESULTS:          output signals:       40
Removing temp directory.

3.31.100. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 21 wires to a netlist network with 6 inputs and 6 outputs.

3.31.100.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.100.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.101. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 528 gates and 958 wires to a netlist network with 429 inputs and 314 outputs.

3.31.101.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.101.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:              NAND cells:      420
ABC RESULTS:               AND cells:      310
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      215
ABC RESULTS:           input signals:      429
ABC RESULTS:          output signals:      314
Removing temp directory.

3.31.102. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53515, asynchronously reset by !\rst_main_ni
Extracted 34 gates and 53 wires to a netlist network with 18 inputs and 10 outputs.

3.31.102.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.102.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        8
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:       10
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.103. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53518, asynchronously reset by !\rst_main_ni
Extracted 35 gates and 50 wires to a netlist network with 14 inputs and 8 outputs.

3.31.103.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.103.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               AND cells:        4
ABC RESULTS:              NAND cells:        8
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:       10
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.104. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 17 wires to a netlist network with 4 inputs and 5 outputs.

3.31.104.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.104.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.31.105. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 51 gates and 92 wires to a netlist network with 40 inputs and 39 outputs.

3.31.105.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.105.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:       35
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       39
Removing temp directory.

3.31.106. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 19 wires to a netlist network with 5 inputs and 6 outputs.

3.31.106.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.106.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.31.107. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 329 gates and 654 wires to a netlist network with 324 inputs and 219 outputs.

3.31.107.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.107.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.31.108. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53525, asynchronously reset by !\rst_main_ni
Extracted 23 gates and 37 wires to a netlist network with 13 inputs and 8 outputs.

3.31.108.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.108.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        8
Removing temp directory.

3.31.109. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53528, asynchronously reset by !\rst_main_ni
Extracted 37 gates and 54 wires to a netlist network with 16 inputs and 10 outputs.

3.31.109.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.109.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        9
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:       13
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.110. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$87020$auto$simplemap.cc:251:simplemap_eqne$62771[1], asynchronously reset by !\rst_main_ni
Extracted 48 gates and 74 wires to a netlist network with 26 inputs and 34 outputs.

3.31.110.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.110.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        9
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:               AND cells:       31
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       34
Removing temp directory.

3.31.111. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_26.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 90 gates and 127 wires to a netlist network with 35 inputs and 10 outputs.

3.31.111.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.111.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOR cells:        6
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               MUX cells:        4
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:       12
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               AND cells:       20
ABC RESULTS:        internal signals:       82
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       10
Removing temp directory.

3.31.112. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by \u_asf_38.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_spi_host1_ni
Extracted 16 gates and 17 wires to a netlist network with 1 inputs and 4 outputs.

3.31.112.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.112.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        4
Removing temp directory.

3.31.113. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$53561, asynchronously reset by !\rst_main_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.31.113.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.113.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.31.114. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$53567, asynchronously reset by !\rst_main_ni
Extracted 210 gates and 383 wires to a netlist network with 172 inputs and 103 outputs.

3.31.114.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.114.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:       10
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               MUX cells:       91
ABC RESULTS:               AND cells:       47
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:      108
ABC RESULTS:           input signals:      172
ABC RESULTS:          output signals:      103
Removing temp directory.

3.31.115. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $auto$simplemap.cc:251:simplemap_eqne$64050 [1], asynchronously reset by !\rst_main_ni
Extracted 41 gates and 70 wires to a netlist network with 29 inputs and 16 outputs.

3.31.115.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.115.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       16
Removing temp directory.

3.31.116. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 18 wires to a netlist network with 6 inputs and 9 outputs.

3.31.116.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.31.116.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        6
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        9
Removing temp directory.

yosys> abc -dff

3.32. Executing ABC pass (technology mapping using ABC).

3.32.1. Summary of detected clock domains:
  5 cells in clk=\clk_main_i, en=$abc$98972$auto$opt_dff.cc:194:make_patterns_logic$53561, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$87645$auto$opt_dff.cc:194:make_patterns_logic$53402, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=$abc$87660$auto$opt_dff.cc:194:make_patterns_logic$53405, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$88182$auto$opt_dff.cc:194:make_patterns_logic$53412, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$88707$auto$opt_dff.cc:194:make_patterns_logic$53419, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$93511$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$abc$93464$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$93453$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$93434$auto$opt_dff.cc:194:make_patterns_logic$53482, arst=!\rst_main_ni, srst={ }
  441 cells in clk=\clk_main_i, en=$abc$92997$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$92985$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$abc$92938$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$92927$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  19 cells in clk=\clk_main_i, en=$abc$99197$auto$rtlil.cc:2547:NotGate$77337, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$abc$89255$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$89244$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$89229$auto$opt_dff.cc:194:make_patterns_logic$53426, arst=!\rst_main_ni, srst={ }
  441 cells in clk=\clk_main_i, en=$abc$88792$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$88780$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$abc$88733$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$88722$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  440 cells in clk=\clk_main_i, en=$abc$93523$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$93960$auto$opt_dff.cc:194:make_patterns_logic$53489, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$93977$auto$opt_dff.cc:194:make_patterns_logic$53492, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$93996$auto$opt_dff.cc:194:make_patterns_logic$53495, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_spi_host0_i, en=$abc$94013$u_asf_36.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host0_ni, srst={ }
  343 cells in clk=\clk_spi_host1_i, en=$abc$94026$u_asf_38.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host1_ni, srst={ }
  16 cells in clk=\clk_main_i, en=$abc$94359$u_asf_38.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$92908$auto$opt_dff.cc:194:make_patterns_logic$53475, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$92459$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  17 cells in clk=\clk_main_i, en=$abc$92382$auto$opt_dff.cc:194:make_patterns_logic$53468, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$abc$91886$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$91856$auto$opt_dff.cc:194:make_patterns_logic$53461, arst=!\rst_main_ni, srst={ }
  441 cells in clk=\clk_main_i, en=$abc$91419$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$91349$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$91330$auto$opt_dff.cc:194:make_patterns_logic$53454, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=$abc$90881$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  20 cells in clk=\clk_main_i, en=$abc$90799$auto$opt_dff.cc:194:make_patterns_logic$53447, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$abc$90303$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=$abc$90274$auto$opt_dff.cc:194:make_patterns_logic$53440, arst=!\rst_main_ni, srst={ }
  441 cells in clk=\clk_main_i, en=$abc$89837$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$89767$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$89751$auto$opt_dff.cc:194:make_patterns_logic$53433, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$95650$auto$opt_dff.cc:194:make_patterns_logic$53505, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$95668$auto$opt_dff.cc:194:make_patterns_logic$53508, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$95685$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  82 cells in clk=\clk_main_i, en=$abc$98896$u_s1n_26.accept_t_req, arst=!\rst_main_ni, srst={ }
  31 cells in clk=\clk_main_i, en=$abc$98802$auto$opt_dff.cc:194:make_patterns_logic$53528, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$94388$auto$opt_dff.cc:194:make_patterns_logic$53498, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_fixed_i, en=$abc$94406$u_asf_34.rspfifo.fifo_incr_wptr, arst=!\rst_fixed_ni, srst={ }
  343 cells in clk=\clk_spi_host0_i, en=$abc$94419$u_asf_36.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host0_ni, srst={ }
  16 cells in clk=\clk_main_i, en=$abc$94752$u_asf_36.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  24 cells in clk=\clk_main_i, en=$abc$94766$u_asf_36.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$94781$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  343 cells in clk=\clk_fixed_i, en=$abc$94792$u_asf_34.reqfifo.fifo_incr_rptr, arst=!\rst_fixed_ni, srst={ }
  16 cells in clk=\clk_main_i, en=$abc$95125$u_asf_34.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=$abc$95139$u_asf_34.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=$abc$95154$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$95201$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  5 cells in clk=\clk_main_i, en=$abc$96737$auto$opt_dff.cc:194:make_patterns_logic$53549, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$98785$auto$opt_dff.cc:194:make_patterns_logic$53525, arst=!\rst_main_ni, srst={ }
  441 cells in clk=\clk_main_i, en=$abc$98348$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$98336$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$abc$98289$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$98278$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  34 cells in clk=\clk_main_i, en=$abc$98245$auto$opt_dff.cc:194:make_patterns_logic$53518, arst=!\rst_main_ni, srst={ }
  36 cells in clk=\clk_main_i, en=$abc$98211$auto$opt_dff.cc:194:make_patterns_logic$53515, arst=!\rst_main_ni, srst={ }
  1052 cells in clk=\clk_main_i, en=$abc$97469$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$97456$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  54 cells in clk=\clk_main_i, en=$abc$97404$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$97394$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  39 cells in clk=\clk_main_i, en=$abc$97346$auto$simplemap.cc:251:simplemap_eqne$63672[1], arst=!\rst_main_ni, srst={ }
  47 cells in clk=\clk_main_i, en=$abc$87148$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=$abc$87196$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  715 cells in clk=\clk_main_i, en=$abc$87208$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$87675$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=$abc$87686$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$87733$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  439 cells in clk=\clk_main_i, en=$abc$87745$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$88200$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=$abc$88211$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=$abc$88258$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  439 cells in clk=\clk_main_i, en=$abc$88270$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  28 cells in clk=\clk_main_i, en=$abc$99155$auto$simplemap.cc:251:simplemap_eqne$64050[1], arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_spi_host1_i, en=$abc$98959$u_asf_38.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host1_ni, srst={ }
  27 cells in clk=\clk_main_i, en=$abc$86992$auto$opt_dff.cc:219:make_patterns_logic$53543, arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=$abc$94373$u_asf_38.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  439 cells in clk=\clk_main_i, en=$abc$95213$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$abc$92412$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  441 cells in clk=\clk_main_i, en=$abc$91945$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$91875$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$91407$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$abc$90834$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  441 cells in clk=\clk_main_i, en=$abc$90362$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$90292$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$89825$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  50 cells in clk=\clk_main_i, en=$abc$87020$auto$simplemap.cc:251:simplemap_eqne$62771[1], arst=!\rst_main_ni, srst={ }
  47 cells in clk=\clk_main_i, en=$abc$91360$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$91933$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$92401$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  440 cells in clk=\clk_main_i, en=$abc$92471$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  1758 cells in clk=\clk_main_i, en=$abc$96743$auto$opt_dff.cc:219:make_patterns_logic$53555, arst=!\rst_main_ni, srst={ }
  218 cells in clk=\clk_main_i, en=$abc$98978$auto$opt_dff.cc:219:make_patterns_logic$53567, arst=!\rst_main_ni, srst={ }
  6509 cells in clk=\clk_main_i, en=$abc$78448$u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$86104$u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  695 cells in clk=\clk_main_i, en=$abc$86115$u_s1n_54.accept_t_req, arst=!\rst_main_ni, srst={ }
  120 cells in clk=\clk_main_i, en=$abc$87040$u_s1n_54.accept_t_rsp, arst=!\rst_main_ni, srst={ }
  603 cells in clk=\clk_main_i, en=$abc$95696$u_s1n_31.accept_t_req, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=$abc$89302$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  440 cells in clk=\clk_main_i, en=$abc$90893$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$90823$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$90350$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  47 cells in clk=\clk_main_i, en=$abc$89778$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  440 cells in clk=\clk_main_i, en=$abc$89314$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en={ }, arst=!\rst_main_ni, srst={ }

3.32.2. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$98972$auto$opt_dff.cc:194:make_patterns_logic$53561, asynchronously reset by !\rst_main_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.32.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.3. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$87645$auto$opt_dff.cc:194:make_patterns_logic$53402, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 4 outputs.

3.32.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.4. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$87660$auto$opt_dff.cc:194:make_patterns_logic$53405, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 10 outputs.

3.32.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               NOR cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.5. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$88182$auto$opt_dff.cc:194:make_patterns_logic$53412, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 5 outputs.

3.32.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.6. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$88707$auto$opt_dff.cc:194:make_patterns_logic$53419, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 4 outputs.

3.32.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.7. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$93511$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 8 outputs.

3.32.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.32.8. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$93464$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.32.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.32.9. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$93453$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.32.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.10. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$93434$auto$opt_dff.cc:194:make_patterns_logic$53482, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 6 outputs.

3.32.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        6
Removing temp directory.

3.32.11. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$92997$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 437 gates and 762 wires to a netlist network with 325 inputs and 219 outputs.

3.32.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.32.12. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$92985$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.32.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.13. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$92938$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.32.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.32.14. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$92927$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.32.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.15. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99197$auto$rtlil.cc:2547:NotGate$77337, asynchronously reset by !\rst_main_ni
Extracted 19 gates and 33 wires to a netlist network with 14 inputs and 5 outputs.

3.32.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.16. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$89255$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.32.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.32.17. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$89244$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.32.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.18. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$89229$auto$opt_dff.cc:194:make_patterns_logic$53426, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 25 wires to a netlist network with 11 inputs and 7 outputs.

3.32.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.19. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$88792$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 437 gates and 762 wires to a netlist network with 325 inputs and 219 outputs.

3.32.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.32.20. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$88780$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.32.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.21. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$88733$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.32.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.32.22. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$88722$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.32.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.23. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$93523$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 436 gates and 761 wires to a netlist network with 325 inputs and 218 outputs.

3.32.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      218
Removing temp directory.

3.32.24. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$93960$auto$opt_dff.cc:194:make_patterns_logic$53489, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 5 outputs.

3.32.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.25. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$93977$auto$opt_dff.cc:194:make_patterns_logic$53492, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 7 outputs.

3.32.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.26. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$93996$auto$opt_dff.cc:194:make_patterns_logic$53495, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 26 wires to a netlist network with 12 inputs and 7 outputs.

3.32.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.27. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$94013$u_asf_36.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 10 gates and 11 wires to a netlist network with 1 inputs and 4 outputs.

3.32.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.28. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$94026$u_asf_38.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host1_ni
Extracted 331 gates and 547 wires to a netlist network with 216 inputs and 111 outputs.

3.32.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:      319
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      220
ABC RESULTS:           input signals:      216
ABC RESULTS:          output signals:      111
Removing temp directory.

3.32.29. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$94359$u_asf_38.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 13 wires to a netlist network with 2 inputs and 5 outputs.

3.32.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.30. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$92908$auto$opt_dff.cc:194:make_patterns_logic$53475, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 4 outputs.

3.32.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.31. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$92459$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 7 outputs.

3.32.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.32. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$92382$auto$opt_dff.cc:194:make_patterns_logic$53468, asynchronously reset by !\rst_main_ni
Extracted 17 gates and 32 wires to a netlist network with 15 inputs and 8 outputs.

3.32.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        7
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:        8
Removing temp directory.

3.32.33. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$91886$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.32.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.32.34. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$91856$auto$opt_dff.cc:194:make_patterns_logic$53461, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 6 outputs.

3.32.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        6
Removing temp directory.

3.32.35. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$91419$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 437 gates and 762 wires to a netlist network with 325 inputs and 219 outputs.

3.32.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.32.36. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$91349$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 4 outputs.

3.32.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.37. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$91330$auto$opt_dff.cc:194:make_patterns_logic$53454, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 5 outputs.

3.32.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.38. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$90881$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 8 outputs.

3.32.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        8
Removing temp directory.

3.32.39. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$90799$auto$opt_dff.cc:194:make_patterns_logic$53447, asynchronously reset by !\rst_main_ni
Extracted 20 gates and 36 wires to a netlist network with 16 inputs and 9 outputs.

3.32.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        5
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.40. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$90303$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.32.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.32.41. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$90274$auto$opt_dff.cc:194:make_patterns_logic$53440, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 29 wires to a netlist network with 13 inputs and 7 outputs.

3.32.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.42. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$89837$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 437 gates and 762 wires to a netlist network with 325 inputs and 219 outputs.

3.32.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.32.43. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$89767$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 4 outputs.

3.32.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.44. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$89751$auto$opt_dff.cc:194:make_patterns_logic$53433, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 4 outputs.

3.32.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.45. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$95650$auto$opt_dff.cc:194:make_patterns_logic$53505, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 8 outputs.

3.32.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        8
Removing temp directory.

3.32.46. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$95668$auto$opt_dff.cc:194:make_patterns_logic$53508, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 9 outputs.

3.32.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.47. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$95685$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.32.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.48. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$98896$u_s1n_26.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 82 gates and 127 wires to a netlist network with 45 inputs and 23 outputs.

3.32.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               NOR cells:        8
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               AND cells:       15
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:              NAND cells:       34
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:       45
ABC RESULTS:          output signals:       23
Removing temp directory.

3.32.49. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$98802$auto$opt_dff.cc:194:make_patterns_logic$53528, asynchronously reset by !\rst_main_ni
Extracted 31 gates and 47 wires to a netlist network with 16 inputs and 10 outputs.

3.32.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:       10
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               NOR cells:        4
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       10
Removing temp directory.

3.32.50. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$94388$auto$opt_dff.cc:194:make_patterns_logic$53498, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 8 outputs.

3.32.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        8
Removing temp directory.

3.32.51. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$94406$u_asf_34.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_fixed_ni
Extracted 10 gates and 11 wires to a netlist network with 1 inputs and 4 outputs.

3.32.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.52. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$94419$u_asf_36.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 331 gates and 547 wires to a netlist network with 216 inputs and 111 outputs.

3.32.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:      319
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      220
ABC RESULTS:           input signals:      216
ABC RESULTS:          output signals:      111
Removing temp directory.

3.32.53. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$94752$u_asf_36.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 13 wires to a netlist network with 2 inputs and 5 outputs.

3.32.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.54. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$94766$u_asf_36.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 15 wires to a netlist network with 3 inputs and 5 outputs.

3.32.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.55. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$94781$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.32.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.56. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$94792$u_asf_34.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_fixed_ni
Extracted 331 gates and 547 wires to a netlist network with 216 inputs and 111 outputs.

3.32.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:      319
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      220
ABC RESULTS:           input signals:      216
ABC RESULTS:          output signals:      111
Removing temp directory.

3.32.57. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$95125$u_asf_34.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 13 wires to a netlist network with 2 inputs and 5 outputs.

3.32.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.58. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$95139$u_asf_34.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

3.32.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.59. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$95154$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.32.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.32.60. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$95201$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 6 outputs.

3.32.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        6
Removing temp directory.

3.32.61. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$96737$auto$opt_dff.cc:194:make_patterns_logic$53549, asynchronously reset by !\rst_main_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

3.32.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.32.62. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$98785$auto$opt_dff.cc:194:make_patterns_logic$53525, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 7 outputs.

3.32.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.63. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$98348$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 437 gates and 762 wires to a netlist network with 325 inputs and 219 outputs.

3.32.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.32.64. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$98336$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.32.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.65. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$98289$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.32.65.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.65.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.32.66. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$98278$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.32.66.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.66.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.67. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$98245$auto$opt_dff.cc:194:make_patterns_logic$53518, asynchronously reset by !\rst_main_ni
Extracted 34 gates and 51 wires to a netlist network with 17 inputs and 13 outputs.

3.32.67.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.67.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        4
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        5
ABC RESULTS:                OR cells:        9
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               NOR cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.68. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$98211$auto$opt_dff.cc:194:make_patterns_logic$53515, asynchronously reset by !\rst_main_ni
Extracted 36 gates and 56 wires to a netlist network with 20 inputs and 15 outputs.

3.32.68.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.68.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        9
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               NOR cells:        5
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       15
Removing temp directory.

3.32.69. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$97469$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 1048 gates and 1678 wires to a netlist network with 630 inputs and 420 outputs.

3.32.69.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.69.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:      214
ABC RESULTS:              NAND cells:      820
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      628
ABC RESULTS:           input signals:      630
ABC RESULTS:          output signals:      420
Removing temp directory.

3.32.70. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$97456$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 5 outputs.

3.32.70.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.70.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.71. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$97404$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 50 gates and 93 wires to a netlist network with 43 inputs and 41 outputs.

3.32.71.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.71.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:       34
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       43
ABC RESULTS:          output signals:       41
Removing temp directory.

3.32.72. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$97394$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 4 outputs.

3.32.72.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.72.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.73. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$97346$auto$simplemap.cc:251:simplemap_eqne$63672[1], asynchronously reset by !\rst_main_ni
Extracted 39 gates and 71 wires to a netlist network with 32 inputs and 16 outputs.

3.32.73.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.73.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        4
ABC RESULTS:              NAND cells:        1
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:               AND cells:        3
ABC RESULTS:               MUX cells:        9
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       16
Removing temp directory.

3.32.74. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$87148$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 38 outputs.

3.32.74.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.74.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       38
Removing temp directory.

3.32.75. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$87196$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 9 outputs.

3.32.75.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.75.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.76. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$87208$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 711 gates and 1124 wires to a netlist network with 413 inputs and 409 outputs.

3.32.76.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.76.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:      212
ABC RESULTS:              NAND cells:      490
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      302
ABC RESULTS:           input signals:      413
ABC RESULTS:          output signals:      409
Removing temp directory.

3.32.77. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$87675$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.32.77.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.77.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.78. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$87686$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.32.78.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.78.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.32.79. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$87733$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 8 outputs.

3.32.79.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.79.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.32.80. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$87745$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 435 gates and 760 wires to a netlist network with 325 inputs and 219 outputs.

3.32.80.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.80.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      216
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.32.81. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$88200$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.32.81.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.81.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.82. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$88211$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.32.82.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.82.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.32.83. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$88258$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 9 outputs.

3.32.83.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.83.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        9
Removing temp directory.

3.32.84. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$88270$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 435 gates and 760 wires to a netlist network with 325 inputs and 219 outputs.

3.32.84.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.84.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      216
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.32.85. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99155$auto$simplemap.cc:251:simplemap_eqne$64050[1], asynchronously reset by !\rst_main_ni
Extracted 28 gates and 55 wires to a netlist network with 27 inputs and 13 outputs.

3.32.85.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.85.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       13
Removing temp directory.

3.32.86. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$98959$u_asf_38.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_spi_host1_ni
Extracted 10 gates and 11 wires to a netlist network with 1 inputs and 4 outputs.

3.32.86.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.86.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.87. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$86992$auto$opt_dff.cc:219:make_patterns_logic$53543, asynchronously reset by !\rst_main_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 2 outputs.

3.32.87.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.87.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.32.88. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$94373$u_asf_38.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

3.32.88.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.88.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.89. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$95213$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 435 gates and 760 wires to a netlist network with 325 inputs and 219 outputs.

3.32.89.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.89.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      216
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.32.90. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$92412$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.32.90.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.90.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.32.91. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$91945$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 437 gates and 762 wires to a netlist network with 325 inputs and 219 outputs.

3.32.91.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.91.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.32.92. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$91875$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.32.92.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.92.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.93. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$91407$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.32.93.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.93.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.94. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$90834$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.32.94.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.94.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.32.95. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$90362$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 437 gates and 762 wires to a netlist network with 325 inputs and 219 outputs.

3.32.95.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.95.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.32.96. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$90292$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.32.96.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.96.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.97. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$89825$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.32.97.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.97.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.98. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$87020$auto$simplemap.cc:251:simplemap_eqne$62771[1], asynchronously reset by !\rst_main_ni
Extracted 50 gates and 79 wires to a netlist network with 29 inputs and 26 outputs.

3.32.98.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.98.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        9
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:       24
ABC RESULTS:              NAND cells:        2
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       26
Removing temp directory.

3.32.99. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$91360$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 38 outputs.

3.32.99.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.99.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       38
Removing temp directory.

3.32.100. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$91933$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.32.100.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.100.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.101. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$92401$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.32.101.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.101.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.102. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$92471$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 436 gates and 761 wires to a netlist network with 325 inputs and 220 outputs.

3.32.102.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.102.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      216
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      220
Removing temp directory.

3.32.103. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$96743$auto$opt_dff.cc:219:make_patterns_logic$53555, asynchronously reset by !\rst_main_ni
Extracted 1758 gates and 2947 wires to a netlist network with 1189 inputs and 371 outputs.

3.32.103.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.103.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOR cells:       45
ABC RESULTS:               MUX cells:      266
ABC RESULTS:             ORNOT cells:       86
ABC RESULTS:              NAND cells:      568
ABC RESULTS:                OR cells:      143
ABC RESULTS:            ANDNOT cells:       49
ABC RESULTS:               AND cells:      550
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:               NOT cells:       15
ABC RESULTS:        internal signals:     1387
ABC RESULTS:           input signals:     1189
ABC RESULTS:          output signals:      371
Removing temp directory.

3.32.104. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$98978$auto$opt_dff.cc:219:make_patterns_logic$53567, asynchronously reset by !\rst_main_ni
Extracted 218 gates and 431 wires to a netlist network with 213 inputs and 103 outputs.

3.32.104.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.104.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        6
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               MUX cells:      128
ABC RESULTS:               AND cells:       46
ABC RESULTS:                OR cells:       12
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:      115
ABC RESULTS:           input signals:      213
ABC RESULTS:          output signals:      103
Removing temp directory.

3.32.105. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$78448$u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 6505 gates and 8348 wires to a netlist network with 1843 inputs and 1268 outputs.

3.32.105.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.105.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:       21
ABC RESULTS:               NOR cells:       49
ABC RESULTS:               MUX cells:      786
ABC RESULTS:              NAND cells:     1858
ABC RESULTS:                OR cells:      992
ABC RESULTS:            ANDNOT cells:      213
ABC RESULTS:             ORNOT cells:      310
ABC RESULTS:               AND cells:     1976
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:     5237
ABC RESULTS:           input signals:     1843
ABC RESULTS:          output signals:     1268
Removing temp directory.

3.32.106. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$86104$u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 5 outputs.

3.32.106.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.106.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.107. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$86115$u_s1n_54.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 691 gates and 1238 wires to a netlist network with 547 inputs and 457 outputs.

3.32.107.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.107.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:       12
ABC RESULTS:            ANDNOT cells:       35
ABC RESULTS:                OR cells:       16
ABC RESULTS:               MUX cells:      332
ABC RESULTS:              NAND cells:      170
ABC RESULTS:               XOR cells:       10
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:      104
ABC RESULTS:        internal signals:      234
ABC RESULTS:           input signals:      547
ABC RESULTS:          output signals:      457
Removing temp directory.

3.32.108. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$87040$u_s1n_54.accept_t_rsp, asynchronously reset by !\rst_main_ni
Extracted 118 gates and 195 wires to a netlist network with 77 inputs and 20 outputs.

3.32.108.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.108.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:       18
ABC RESULTS:              NAND cells:       29
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               AND cells:       35
ABC RESULTS:                OR cells:       13
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       98
ABC RESULTS:           input signals:       77
ABC RESULTS:          output signals:       20
Removing temp directory.

3.32.109. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$95696$u_s1n_31.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 603 gates and 787 wires to a netlist network with 184 inputs and 365 outputs.

3.32.109.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.109.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        5
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               XOR cells:        3
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               NOR cells:       11
ABC RESULTS:                OR cells:       22
ABC RESULTS:            ANDNOT cells:       34
ABC RESULTS:              NAND cells:      276
ABC RESULTS:               AND cells:      236
ABC RESULTS:        internal signals:      238
ABC RESULTS:           input signals:      184
ABC RESULTS:          output signals:      365
Removing temp directory.

3.32.110. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$89302$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 7 outputs.

3.32.110.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.110.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        7
Removing temp directory.

3.32.111. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$90893$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 436 gates and 761 wires to a netlist network with 325 inputs and 220 outputs.

3.32.111.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.111.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      216
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      220
Removing temp directory.

3.32.112. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$90823$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.32.112.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.112.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.32.113. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$90350$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.32.113.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.113.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.32.114. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$89778$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 38 outputs.

3.32.114.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.114.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       38
Removing temp directory.

3.32.115. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$89314$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 436 gates and 761 wires to a netlist network with 325 inputs and 220 outputs.

3.32.115.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.115.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      216
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      220
Removing temp directory.

3.32.116. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 6 outputs.

3.32.116.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.32.116.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

yosys> abc -dff

3.33. Executing ABC pass (technology mapping using ABC).

3.33.1. Summary of detected clock domains:
  4 cells in clk=\clk_main_i, en=$abc$99213$abc$98972$auto$opt_dff.cc:194:make_patterns_logic$53561, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$99219$abc$87645$auto$opt_dff.cc:194:make_patterns_logic$53402, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$99230$abc$87660$auto$opt_dff.cc:194:make_patterns_logic$53405, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$99248$abc$88182$auto$opt_dff.cc:194:make_patterns_logic$53412, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$99261$abc$88707$auto$opt_dff.cc:194:make_patterns_logic$53419, arst=!\rst_main_ni, srst={ }
  17 cells in clk=\clk_main_i, en=$abc$99272$abc$93511$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$abc$99288$abc$93464$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$99344$abc$93434$auto$opt_dff.cc:194:make_patterns_logic$53482, arst=!\rst_main_ni, srst={ }
  441 cells in clk=\clk_main_i, en=$abc$99360$abc$92997$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$99799$abc$92985$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$abc$99810$abc$92938$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  19 cells in clk=\clk_main_i, en=$abc$99866$abc$99197$auto$rtlil.cc:2547:NotGate$77337, arst=!\rst_main_ni, srst={ }
  47 cells in clk=\clk_main_i, en=$abc$99885$abc$89255$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$99931$abc$89244$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$99941$abc$89229$auto$opt_dff.cc:194:make_patterns_logic$53426, arst=!\rst_main_ni, srst={ }
  441 cells in clk=\clk_main_i, en=$abc$99956$abc$88792$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$100395$abc$88780$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  47 cells in clk=\clk_main_i, en=$abc$100406$abc$88733$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$100452$abc$88722$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  440 cells in clk=\clk_main_i, en=$abc$100462$abc$93523$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$100900$abc$93960$auto$opt_dff.cc:194:make_patterns_logic$53489, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$100913$abc$93977$auto$opt_dff.cc:194:make_patterns_logic$53492, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$100929$abc$93996$auto$opt_dff.cc:194:make_patterns_logic$53495, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_spi_host0_i, en=$abc$100944$abc$94013$u_asf_36.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host0_ni, srst={ }
  343 cells in clk=\clk_spi_host1_i, en=$abc$100957$abc$94026$u_asf_38.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host1_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$101305$abc$92908$auto$opt_dff.cc:194:make_patterns_logic$53475, arst=!\rst_main_ni, srst={ }
  17 cells in clk=\clk_main_i, en=$abc$101317$abc$92459$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$101332$abc$92382$auto$opt_dff.cc:194:make_patterns_logic$53468, arst=!\rst_main_ni, srst={ }
  18 cells in clk=\clk_main_i, en=$abc$101396$abc$91856$auto$opt_dff.cc:194:make_patterns_logic$53461, arst=!\rst_main_ni, srst={ }
  441 cells in clk=\clk_main_i, en=$abc$101412$abc$91419$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$101861$abc$91330$auto$opt_dff.cc:194:make_patterns_logic$53454, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=$abc$101874$abc$90881$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=$abc$101890$abc$90799$auto$opt_dff.cc:194:make_patterns_logic$53447, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$101955$abc$90274$auto$opt_dff.cc:194:make_patterns_logic$53440, arst=!\rst_main_ni, srst={ }
  441 cells in clk=\clk_main_i, en=$abc$101971$abc$89837$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$102420$abc$89751$auto$opt_dff.cc:194:make_patterns_logic$53433, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$102431$abc$95650$auto$opt_dff.cc:194:make_patterns_logic$53505, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$102447$abc$95668$auto$opt_dff.cc:194:make_patterns_logic$53508, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$102463$abc$95685$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  71 cells in clk=\clk_main_i, en=$abc$102474$abc$98896$u_s1n_26.accept_t_req, arst=!\rst_main_ni, srst={ }
  32 cells in clk=\clk_main_i, en=$abc$102559$abc$98802$auto$opt_dff.cc:194:make_patterns_logic$53528, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=$abc$102591$abc$94388$auto$opt_dff.cc:194:make_patterns_logic$53498, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_fixed_i, en=$abc$102607$abc$94406$u_asf_34.rspfifo.fifo_incr_wptr, arst=!\rst_fixed_ni, srst={ }
  343 cells in clk=\clk_spi_host0_i, en=$abc$102620$abc$94419$u_asf_36.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host0_ni, srst={ }
  20 cells in clk=\clk_main_i, en=$abc$102954$abc$94752$u_asf_36.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=$abc$102968$abc$94766$u_asf_36.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$102983$abc$94781$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  343 cells in clk=\clk_fixed_i, en=$abc$102994$abc$94792$u_asf_34.reqfifo.fifo_incr_rptr, arst=!\rst_fixed_ni, srst={ }
  20 cells in clk=\clk_main_i, en=$abc$103328$abc$95125$u_asf_34.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=$abc$103342$abc$95139$u_asf_34.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=$abc$103356$abc$95154$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$103401$abc$95201$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  441 cells in clk=\clk_main_i, en=$abc$119180$abc$89314$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  4 cells in clk=\clk_main_i, en=$abc$103413$abc$96737$auto$opt_dff.cc:194:make_patterns_logic$53549, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=$abc$103419$abc$98785$auto$opt_dff.cc:194:make_patterns_logic$53525, arst=!\rst_main_ni, srst={ }
  441 cells in clk=\clk_main_i, en=$abc$103435$abc$98348$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$103874$abc$98336$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$abc$103885$abc$98289$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$103931$abc$98278$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  32 cells in clk=\clk_main_i, en=$abc$103941$abc$98245$auto$opt_dff.cc:194:make_patterns_logic$53518, arst=!\rst_main_ni, srst={ }
  33 cells in clk=\clk_main_i, en=$abc$103978$abc$98211$auto$opt_dff.cc:194:make_patterns_logic$53515, arst=!\rst_main_ni, srst={ }
  1169 cells in clk=\clk_main_i, en=$abc$104015$abc$97469$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$105062$abc$97456$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  54 cells in clk=\clk_main_i, en=$abc$105074$abc$97404$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$105127$abc$97394$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  47 cells in clk=\clk_main_i, en=$abc$105183$abc$87148$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$105229$abc$87196$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$99856$abc$92927$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  716 cells in clk=\clk_main_i, en=$abc$105245$abc$87208$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$105959$abc$87675$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=$abc$105970$abc$87686$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$106015$abc$87733$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  439 cells in clk=\clk_main_i, en=$abc$106030$abc$87745$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$106468$abc$88200$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=$abc$106479$abc$88211$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=$abc$106524$abc$88258$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  439 cells in clk=\clk_main_i, en=$abc$106540$abc$88270$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$102410$abc$89767$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$abc$101909$abc$90303$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_spi_host1_i, en=$abc$107017$abc$98959$u_asf_38.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host1_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$101851$abc$91349$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$abc$101350$abc$91886$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  440 cells in clk=\clk_main_i, en=$abc$107072$abc$95213$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  47 cells in clk=\clk_main_i, en=$abc$107510$abc$92412$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  440 cells in clk=\clk_main_i, en=$abc$107556$abc$91945$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$107995$abc$91875$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$108005$abc$91407$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=$abc$108016$abc$90834$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  441 cells in clk=\clk_main_i, en=$abc$108062$abc$90362$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$108501$abc$90292$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$108511$abc$89825$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=$abc$101291$abc$94359$u_asf_38.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$99334$abc$93453$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  27 cells in clk=\clk_main_i, en=$abc$107030$abc$86992$auto$opt_dff.cc:219:make_patterns_logic$53543, arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=$abc$107058$abc$94373$u_asf_38.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  49 cells in clk=\clk_main_i, en=$abc$108522$abc$87020$auto$simplemap.cc:251:simplemap_eqne$62771[1], arst=!\rst_main_ni, srst={ }
  47 cells in clk=\clk_main_i, en=$abc$108575$abc$91360$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=$abc$108621$abc$91933$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$108632$abc$92401$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  439 cells in clk=\clk_main_i, en=$abc$108642$abc$92471$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  1789 cells in clk=\clk_main_i, en=$abc$109081$abc$96743$auto$opt_dff.cc:219:make_patterns_logic$53555, arst=!\rst_main_ni, srst={ }
  6158 cells in clk=\clk_main_i, en=$abc$111043$abc$78448$u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$117255$abc$86104$u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  28 cells in clk=\clk_main_i, en=$abc$106978$abc$99155$auto$simplemap.cc:251:simplemap_eqne$64050[1], arst=!\rst_main_ni, srst={ }
  37 cells in clk=\clk_main_i, en=$abc$105137$abc$97346$auto$simplemap.cc:251:simplemap_eqne$63672[1], arst=!\rst_main_ni, srst={ }
  115 cells in clk=\clk_main_i, en=$abc$117958$abc$87040$u_s1n_54.accept_t_rsp, arst=!\rst_main_ni, srst={ }
  585 cells in clk=\clk_main_i, en=$abc$117266$abc$86115$u_s1n_54.accept_t_req, arst=!\rst_main_ni, srst={ }
  599 cells in clk=\clk_main_i, en=$abc$118064$abc$95696$u_s1n_31.accept_t_req, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$118660$abc$89302$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  440 cells in clk=\clk_main_i, en=$abc$118674$abc$90893$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$119113$abc$90823$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$119123$abc$90350$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=$abc$119134$abc$89778$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  218 cells in clk=\clk_main_i, en=$abc$110821$abc$98978$auto$opt_dff.cc:219:make_patterns_logic$53567, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en={ }, arst=!\rst_main_ni, srst={ }

3.33.2. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99213$abc$98972$auto$opt_dff.cc:194:make_patterns_logic$53561, asynchronously reset by !\rst_main_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.33.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.3. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99219$abc$87645$auto$opt_dff.cc:194:make_patterns_logic$53402, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 4 outputs.

3.33.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.4. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99230$abc$87660$auto$opt_dff.cc:194:make_patterns_logic$53405, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 9 outputs.

3.33.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               NOR cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.5. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99248$abc$88182$auto$opt_dff.cc:194:make_patterns_logic$53412, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 5 outputs.

3.33.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.6. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99261$abc$88707$auto$opt_dff.cc:194:make_patterns_logic$53419, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 5 outputs.

3.33.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.7. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99272$abc$93511$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 10 outputs.

3.33.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       10
Removing temp directory.

3.33.8. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99288$abc$93464$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.33.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.33.9. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99344$abc$93434$auto$opt_dff.cc:194:make_patterns_logic$53482, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 6 outputs.

3.33.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        6
Removing temp directory.

3.33.10. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99360$abc$92997$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 437 gates and 762 wires to a netlist network with 325 inputs and 219 outputs.

3.33.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.33.11. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99799$abc$92985$u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.33.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.12. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99810$abc$92938$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.33.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.33.13. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99866$abc$99197$auto$rtlil.cc:2547:NotGate$77337, asynchronously reset by !\rst_main_ni
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 5 outputs.

3.33.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        7
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.14. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99885$abc$89255$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 36 outputs.

3.33.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       36
Removing temp directory.

3.33.15. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99931$abc$89244$u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 5 outputs.

3.33.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.16. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99941$abc$89229$auto$opt_dff.cc:194:make_patterns_logic$53426, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 6 outputs.

3.33.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        6
Removing temp directory.

3.33.17. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99956$abc$88792$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 437 gates and 762 wires to a netlist network with 325 inputs and 219 outputs.

3.33.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.33.18. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$100395$abc$88780$u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.33.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.19. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$100406$abc$88733$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 36 outputs.

3.33.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       36
Removing temp directory.

3.33.20. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$100452$abc$88722$u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 5 outputs.

3.33.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.21. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$100462$abc$93523$u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 436 gates and 761 wires to a netlist network with 325 inputs and 218 outputs.

3.33.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      218
Removing temp directory.

3.33.22. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$100900$abc$93960$auto$opt_dff.cc:194:make_patterns_logic$53489, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 5 outputs.

3.33.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.23. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$100913$abc$93977$auto$opt_dff.cc:194:make_patterns_logic$53492, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 7 outputs.

3.33.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        7
Removing temp directory.

3.33.24. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$100929$abc$93996$auto$opt_dff.cc:194:make_patterns_logic$53495, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 5 outputs.

3.33.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.25. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$100944$abc$94013$u_asf_36.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 10 gates and 11 wires to a netlist network with 1 inputs and 4 outputs.

3.33.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.26. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$100957$abc$94026$u_asf_38.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host1_ni
Extracted 331 gates and 547 wires to a netlist network with 216 inputs and 111 outputs.

3.33.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:      319
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      220
ABC RESULTS:           input signals:      216
ABC RESULTS:          output signals:      111
Removing temp directory.

3.33.27. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101305$abc$92908$auto$opt_dff.cc:194:make_patterns_logic$53475, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 4 outputs.

3.33.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.28. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101317$abc$92459$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 9 outputs.

3.33.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.29. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101332$abc$92382$auto$opt_dff.cc:194:make_patterns_logic$53468, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 5 outputs.

3.33.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.30. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101396$abc$91856$auto$opt_dff.cc:194:make_patterns_logic$53461, asynchronously reset by !\rst_main_ni
Extracted 18 gates and 32 wires to a netlist network with 14 inputs and 7 outputs.

3.33.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        7
Removing temp directory.

3.33.31. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101412$abc$91419$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 437 gates and 762 wires to a netlist network with 325 inputs and 219 outputs.

3.33.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.33.32. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101861$abc$91330$auto$opt_dff.cc:194:make_patterns_logic$53454, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 22 wires to a netlist network with 10 inputs and 5 outputs.

3.33.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.33. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101874$abc$90881$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 24 wires to a netlist network with 10 inputs and 8 outputs.

3.33.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        8
Removing temp directory.

3.33.34. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101890$abc$90799$auto$opt_dff.cc:194:make_patterns_logic$53447, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 30 wires to a netlist network with 14 inputs and 7 outputs.

3.33.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:        7
Removing temp directory.

3.33.35. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101955$abc$90274$auto$opt_dff.cc:194:make_patterns_logic$53440, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 7 outputs.

3.33.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        7
Removing temp directory.

3.33.36. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101971$abc$89837$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 437 gates and 762 wires to a netlist network with 325 inputs and 219 outputs.

3.33.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.33.37. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102420$abc$89751$auto$opt_dff.cc:194:make_patterns_logic$53433, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 4 outputs.

3.33.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.38. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102431$abc$95650$auto$opt_dff.cc:194:make_patterns_logic$53505, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 28 wires to a netlist network with 13 inputs and 8 outputs.

3.33.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        5
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        8
Removing temp directory.

3.33.39. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102447$abc$95668$auto$opt_dff.cc:194:make_patterns_logic$53508, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 9 outputs.

3.33.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.40. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102463$abc$95685$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.33.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.41. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102474$abc$98896$u_s1n_26.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 71 gates and 110 wires to a netlist network with 39 inputs and 16 outputs.

3.33.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               NOR cells:       10
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               AND cells:       13
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:            ANDNOT cells:        7
ABC RESULTS:              NAND cells:       17
ABC RESULTS:        internal signals:       55
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       16
Removing temp directory.

3.33.42. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102559$abc$98802$auto$opt_dff.cc:194:make_patterns_logic$53528, asynchronously reset by !\rst_main_ni
Extracted 32 gates and 49 wires to a netlist network with 17 inputs and 12 outputs.

3.33.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:                OR cells:        8
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               NOR cells:        5
ABC RESULTS:        internal signals:       20
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       12
Removing temp directory.

3.33.43. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102591$abc$94388$auto$opt_dff.cc:194:make_patterns_logic$53498, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 6 outputs.

3.33.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        6
Removing temp directory.

3.33.44. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$102607$abc$94406$u_asf_34.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_fixed_ni
Extracted 10 gates and 11 wires to a netlist network with 1 inputs and 4 outputs.

3.33.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.45. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by $abc$102620$abc$94419$u_asf_36.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 331 gates and 547 wires to a netlist network with 216 inputs and 111 outputs.

3.33.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:      319
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      220
ABC RESULTS:           input signals:      216
ABC RESULTS:          output signals:      111
Removing temp directory.

3.33.46. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102954$abc$94752$u_asf_36.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 21 wires to a netlist network with 6 inputs and 8 outputs.

3.33.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        8
Removing temp directory.

3.33.47. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102968$abc$94766$u_asf_36.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

3.33.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.48. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102983$abc$94781$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.33.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.49. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by $abc$102994$abc$94792$u_asf_34.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_fixed_ni
Extracted 331 gates and 547 wires to a netlist network with 216 inputs and 111 outputs.

3.33.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:      319
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      220
ABC RESULTS:           input signals:      216
ABC RESULTS:          output signals:      111
Removing temp directory.

3.33.50. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103328$abc$95125$u_asf_34.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 20 wires to a netlist network with 5 inputs and 7 outputs.

3.33.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        7
Removing temp directory.

3.33.51. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103342$abc$95139$u_asf_34.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

3.33.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.52. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103356$abc$95154$u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.33.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.33.53. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103401$abc$95201$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 6 outputs.

3.33.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        6
Removing temp directory.

3.33.54. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$119180$abc$89314$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 437 gates and 762 wires to a netlist network with 325 inputs and 219 outputs.

3.33.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.33.55. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103413$abc$96737$auto$opt_dff.cc:194:make_patterns_logic$53549, asynchronously reset by !\rst_main_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.33.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.33.56. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103419$abc$98785$auto$opt_dff.cc:194:make_patterns_logic$53525, asynchronously reset by !\rst_main_ni
Extracted 16 gates and 29 wires to a netlist network with 13 inputs and 7 outputs.

3.33.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        7
Removing temp directory.

3.33.57. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103435$abc$98348$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 437 gates and 762 wires to a netlist network with 325 inputs and 219 outputs.

3.33.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.33.58. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103874$abc$98336$u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.33.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.59. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103885$abc$98289$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.33.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.33.60. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103931$abc$98278$u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.33.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.61. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103941$abc$98245$auto$opt_dff.cc:194:make_patterns_logic$53518, asynchronously reset by !\rst_main_ni
Extracted 32 gates and 47 wires to a netlist network with 15 inputs and 10 outputs.

3.33.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:                OR cells:        8
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:       10
Removing temp directory.

3.33.62. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103978$abc$98211$auto$opt_dff.cc:194:make_patterns_logic$53515, asynchronously reset by !\rst_main_ni
Extracted 33 gates and 53 wires to a netlist network with 20 inputs and 11 outputs.

3.33.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        9
ABC RESULTS:              NAND cells:        8
ABC RESULTS:               NOR cells:        4
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       11
Removing temp directory.

3.33.63. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$104015$abc$97469$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 1165 gates and 1806 wires to a netlist network with 641 inputs and 428 outputs.

3.33.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               MUX cells:      105
ABC RESULTS:               AND cells:      213
ABC RESULTS:              NAND cells:      834
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      737
ABC RESULTS:           input signals:      641
ABC RESULTS:          output signals:      428
Removing temp directory.

3.33.64. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$105062$abc$97456$u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 5 outputs.

3.33.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.65. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$105074$abc$97404$u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 50 gates and 93 wires to a netlist network with 43 inputs and 41 outputs.

3.33.65.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.65.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:       34
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       43
ABC RESULTS:          output signals:       41
Removing temp directory.

3.33.66. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$105127$abc$97394$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 4 outputs.

3.33.66.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.66.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.67. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$105183$abc$87148$u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 38 outputs.

3.33.67.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.67.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       38
Removing temp directory.

3.33.68. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$105229$abc$87196$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 8 outputs.

3.33.68.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.68.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.33.69. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99856$abc$92927$u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.33.69.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.69.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.70. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$105245$abc$87208$u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 712 gates and 1125 wires to a netlist network with 413 inputs and 409 outputs.

3.33.70.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.70.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:      213
ABC RESULTS:              NAND cells:      490
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      303
ABC RESULTS:           input signals:      413
ABC RESULTS:          output signals:      409
Removing temp directory.

3.33.71. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$105959$abc$87675$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.33.71.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.71.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.72. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$105970$abc$87686$u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.33.72.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.72.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.33.73. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$106015$abc$87733$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 8 outputs.

3.33.73.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.73.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.33.74. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$106030$abc$87745$u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 435 gates and 760 wires to a netlist network with 325 inputs and 219 outputs.

3.33.74.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.74.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      216
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.33.75. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$106468$abc$88200$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.33.75.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.75.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.76. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$106479$abc$88211$u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.33.76.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.76.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.33.77. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$106524$abc$88258$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 9 outputs.

3.33.77.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.77.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        9
Removing temp directory.

3.33.78. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$106540$abc$88270$u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 435 gates and 760 wires to a netlist network with 325 inputs and 219 outputs.

3.33.78.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.78.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      216
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.33.79. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102410$abc$89767$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.33.79.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.79.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.80. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101909$abc$90303$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.33.80.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.80.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.33.81. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by $abc$107017$abc$98959$u_asf_38.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_spi_host1_ni
Extracted 10 gates and 11 wires to a netlist network with 1 inputs and 4 outputs.

3.33.81.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.81.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.82. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101851$abc$91349$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 4 outputs.

3.33.82.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.82.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.83. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101350$abc$91886$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.33.83.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.83.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.33.84. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$107072$abc$95213$u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 436 gates and 761 wires to a netlist network with 325 inputs and 218 outputs.

3.33.84.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.84.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      218
Removing temp directory.

3.33.85. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$107510$abc$92412$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 36 outputs.

3.33.85.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.85.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       36
Removing temp directory.

3.33.86. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$107556$abc$91945$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 436 gates and 761 wires to a netlist network with 325 inputs and 218 outputs.

3.33.86.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.86.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      218
Removing temp directory.

3.33.87. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$107995$abc$91875$u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.33.87.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.87.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.88. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$108005$abc$91407$u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.33.88.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.88.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.89. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$108016$abc$90834$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.33.89.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.89.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.33.90. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$108062$abc$90362$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 437 gates and 762 wires to a netlist network with 325 inputs and 219 outputs.

3.33.90.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.90.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      218
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.33.91. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$108501$abc$90292$u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.33.91.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.91.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.92. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$108511$abc$89825$u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.33.92.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.92.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.93. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101291$abc$94359$u_asf_38.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 13 wires to a netlist network with 2 inputs and 5 outputs.

3.33.93.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.93.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.94. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$99334$abc$93453$u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.33.94.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.94.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.95. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$107030$abc$86992$auto$opt_dff.cc:219:make_patterns_logic$53543, asynchronously reset by !\rst_main_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 2 outputs.

3.33.95.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.95.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.33.96. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$107058$abc$94373$u_asf_38.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

3.33.96.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.96.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.97. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$108522$abc$87020$auto$simplemap.cc:251:simplemap_eqne$62771[1], asynchronously reset by !\rst_main_ni
Extracted 49 gates and 78 wires to a netlist network with 29 inputs and 25 outputs.

3.33.97.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.97.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        9
ABC RESULTS:               AND cells:       25
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       25
Removing temp directory.

3.33.98. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$108575$abc$91360$u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 38 outputs.

3.33.98.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.98.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       38
Removing temp directory.

3.33.99. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$108621$abc$91933$u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 8 outputs.

3.33.99.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.99.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.33.100. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$108632$abc$92401$u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 5 outputs.

3.33.100.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.100.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.101. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$108642$abc$92471$u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 435 gates and 760 wires to a netlist network with 325 inputs and 219 outputs.

3.33.101.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.101.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      216
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      219
Removing temp directory.

3.33.102. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$109081$abc$96743$auto$opt_dff.cc:219:make_patterns_logic$53555, asynchronously reset by !\rst_main_ni
Extracted 1789 gates and 3036 wires to a netlist network with 1247 inputs and 382 outputs.

3.33.102.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.102.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:       23
ABC RESULTS:               NOR cells:       44
ABC RESULTS:                OR cells:      141
ABC RESULTS:               MUX cells:      312
ABC RESULTS:             ORNOT cells:       82
ABC RESULTS:              NAND cells:      576
ABC RESULTS:            ANDNOT cells:       79
ABC RESULTS:               AND cells:      519
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:     1407
ABC RESULTS:           input signals:     1247
ABC RESULTS:          output signals:      382
Removing temp directory.

3.33.103. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$111043$abc$78448$u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 6154 gates and 8015 wires to a netlist network with 1861 inputs and 1298 outputs.

3.33.103.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.103.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:       26
ABC RESULTS:               NOR cells:       51
ABC RESULTS:               MUX cells:      667
ABC RESULTS:              NAND cells:     1769
ABC RESULTS:                OR cells:     1041
ABC RESULTS:            ANDNOT cells:      253
ABC RESULTS:             ORNOT cells:      370
ABC RESULTS:               AND cells:     2105
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:     4856
ABC RESULTS:           input signals:     1861
ABC RESULTS:          output signals:     1298
Removing temp directory.

3.33.104. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$117255$abc$86104$u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 11 wires to a netlist network with 3 inputs and 5 outputs.

3.33.104.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.104.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.105. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$106978$abc$99155$auto$simplemap.cc:251:simplemap_eqne$64050[1], asynchronously reset by !\rst_main_ni
Extracted 28 gates and 55 wires to a netlist network with 27 inputs and 13 outputs.

3.33.105.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.105.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       13
Removing temp directory.

3.33.106. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$105137$abc$97346$auto$simplemap.cc:251:simplemap_eqne$63672[1], asynchronously reset by !\rst_main_ni
Extracted 37 gates and 70 wires to a netlist network with 33 inputs and 16 outputs.

3.33.106.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.106.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               AND cells:        8
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       16
Removing temp directory.

3.33.107. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$117958$abc$87040$u_s1n_54.accept_t_rsp, asynchronously reset by !\rst_main_ni
Extracted 113 gates and 189 wires to a netlist network with 76 inputs and 26 outputs.

3.33.107.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.107.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:       11
ABC RESULTS:            ANDNOT cells:       14
ABC RESULTS:               AND cells:       34
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:       34
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       87
ABC RESULTS:           input signals:       76
ABC RESULTS:          output signals:       26
Removing temp directory.

3.33.108. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$117266$abc$86115$u_s1n_54.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 581 gates and 1021 wires to a netlist network with 440 inputs and 352 outputs.

3.33.108.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.108.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:       16
ABC RESULTS:            ANDNOT cells:       34
ABC RESULTS:               NOR cells:       14
ABC RESULTS:               MUX cells:      225
ABC RESULTS:              NAND cells:      164
ABC RESULTS:               XOR cells:       10
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:       95
ABC RESULTS:        internal signals:      229
ABC RESULTS:           input signals:      440
ABC RESULTS:          output signals:      352
Removing temp directory.

3.33.109. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$118064$abc$95696$u_s1n_31.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 599 gates and 782 wires to a netlist network with 183 inputs and 368 outputs.

3.33.109.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.109.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        5
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               XOR cells:        3
ABC RESULTS:              XNOR cells:        4
ABC RESULTS:               NOR cells:       11
ABC RESULTS:                OR cells:       21
ABC RESULTS:            ANDNOT cells:       38
ABC RESULTS:              NAND cells:      280
ABC RESULTS:               AND cells:      231
ABC RESULTS:        internal signals:      231
ABC RESULTS:           input signals:      183
ABC RESULTS:          output signals:      368
Removing temp directory.

3.33.110. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$118660$abc$89302$u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 7 outputs.

3.33.110.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.110.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        7
Removing temp directory.

3.33.111. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$118674$abc$90893$u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 436 gates and 761 wires to a netlist network with 325 inputs and 220 outputs.

3.33.111.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.111.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      216
ABC RESULTS:           input signals:      325
ABC RESULTS:          output signals:      220
Removing temp directory.

3.33.112. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$119113$abc$90823$u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.33.112.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.112.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.33.113. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$119123$abc$90350$u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.33.113.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.113.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.33.114. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$119134$abc$89778$u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.33.114.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.114.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.33.115. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$110821$abc$98978$auto$opt_dff.cc:219:make_patterns_logic$53567, asynchronously reset by !\rst_main_ni
Extracted 218 gates and 430 wires to a netlist network with 212 inputs and 102 outputs.

3.33.115.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.115.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               MUX cells:      110
ABC RESULTS:              NAND cells:       30
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:               AND cells:       56
ABC RESULTS:                OR cells:       10
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:      116
ABC RESULTS:           input signals:      212
ABC RESULTS:          output signals:      102
Removing temp directory.

3.33.116. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 6 outputs.

3.33.116.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.33.116.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

yosys> opt_ffinv

3.34. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat

3.35. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~178 debug messages>

yosys> opt_merge -nomux

3.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~288 debug messages>
Removed a total of 96 cells.

yosys> opt_muxtree

3.35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 1 unused cells and 82697 unused wires.
<suppressed ~214 debug messages>

yosys> opt_expr

3.35.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.35.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.35.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.35.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.35.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.35.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.35.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.36. Executing ABC pass (technology mapping using ABC).

3.36.1. Summary of detected clock domains:
  12 cells in clk=\clk_main_i, en={ }, arst=!\rst_main_ni, srst={ }
  225 cells in clk=\clk_main_i, en=$abc$110821$abc$98978$auto$opt_dff.cc:219:make_patterns_logic$53567, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  16 cells in clk=\clk_main_i, en=\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  708 cells in clk=\clk_main_i, en=\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  595 cells in clk=\clk_main_i, en=\tl_rv_core_ibex__cored_o.a_ready, arst=!\rst_main_ni, srst={ }
  562 cells in clk=\clk_main_i, en=\u_s1n_54.accept_t_req, arst=!\rst_main_ni, srst={ }
  109 cells in clk=\clk_main_i, en=\u_s1n_54.accept_t_rsp, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=$abc$103413$abc$97346$auto$simplemap.cc:251:simplemap_eqne$63672[1], arst=!\rst_main_ni, srst={ }
  42 cells in clk=\clk_main_i, en=$abc$106978$abc$99155$auto$simplemap.cc:251:simplemap_eqne$64050[1], arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=\u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  6301 cells in clk=\clk_main_i, en=\u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  1770 cells in clk=\clk_main_i, en=$abc$109081$abc$96743$auto$opt_dff.cc:219:make_patterns_logic$53555, arst=!\rst_main_ni, srst={ }
  440 cells in clk=\clk_main_i, en=\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  60 cells in clk=\clk_main_i, en=$abc$108522$abc$87020$auto$simplemap.cc:251:simplemap_eqne$62771[1], arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=\u_asf_38.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  27 cells in clk=\clk_main_i, en=$abc$107030$abc$86992$auto$opt_dff.cc:219:make_patterns_logic$53543, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  19 cells in clk=\clk_main_i, en=\u_asf_38.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  438 cells in clk=\clk_main_i, en=\u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=\u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  438 cells in clk=\clk_main_i, en=\u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=\u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  440 cells in clk=\clk_main_i, en=\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=\u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=\u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_spi_host1_i, en=\u_asf_38.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host1_ni, srst={ }
  46 cells in clk=\clk_main_i, en=\u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=\u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  440 cells in clk=\clk_main_i, en=\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=\u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  440 cells in clk=\clk_main_i, en=\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=\u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  440 cells in clk=\clk_main_i, en=\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=\u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  56 cells in clk=\clk_main_i, en=\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  1124 cells in clk=\clk_main_i, en=\u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  29 cells in clk=\clk_main_i, en=$abc$103978$abc$98211$auto$opt_dff.cc:194:make_patterns_logic$53515, arst=!\rst_main_ni, srst={ }
  32 cells in clk=\clk_main_i, en=\tl_sram_ctrl_main__ram_o.a_valid, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=\u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  17 cells in clk=\clk_main_i, en=\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  438 cells in clk=\clk_main_i, en=\u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$103419$abc$98785$auto$opt_dff.cc:194:make_patterns_logic$53525, arst=!\rst_main_ni, srst={ }
  3 cells in clk=\clk_main_i, en=$abc$103413$abc$96737$auto$opt_dff.cc:194:make_patterns_logic$53549, arst=!\rst_main_ni, srst={ }
  438 cells in clk=\clk_main_i, en=\u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  48 cells in clk=\clk_main_i, en=\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=\u_asf_34.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  18 cells in clk=\clk_main_i, en=\u_asf_34.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  342 cells in clk=\clk_fixed_i, en=\u_asf_34.reqfifo.fifo_incr_rptr, arst=!\rst_fixed_ni, srst={ }
  9 cells in clk=\clk_main_i, en=\u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  23 cells in clk=\clk_main_i, en=\u_asf_36.rspfifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  18 cells in clk=\clk_main_i, en=\u_asf_36.reqfifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  342 cells in clk=\clk_spi_host0_i, en=\u_asf_36.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host0_ni, srst={ }
  15 cells in clk=\clk_fixed_i, en=\u_asf_34.rspfifo.fifo_incr_wptr, arst=!\rst_fixed_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$102591$abc$94388$auto$opt_dff.cc:194:make_patterns_logic$53498, arst=!\rst_main_ni, srst={ }
  28 cells in clk=\clk_main_i, en=\tl_rom_ctrl__rom_o.a_valid, arst=!\rst_main_ni, srst={ }
  105 cells in clk=\clk_main_i, en=\tl_rv_core_ibex__corei_o.a_ready, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=\u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\tl_rom_ctrl__regs_o.a_valid, arst=!\rst_main_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$102431$abc$95650$auto$opt_dff.cc:194:make_patterns_logic$53505, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$102420$abc$89751$auto$opt_dff.cc:194:make_patterns_logic$53433, arst=!\rst_main_ni, srst={ }
  438 cells in clk=\clk_main_i, en=\u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$101955$abc$90274$auto$opt_dff.cc:194:make_patterns_logic$53440, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$101890$abc$90799$auto$opt_dff.cc:194:make_patterns_logic$53447, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=\u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$101861$abc$91330$auto$opt_dff.cc:194:make_patterns_logic$53454, arst=!\rst_main_ni, srst={ }
  438 cells in clk=\clk_main_i, en=\u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$101396$abc$91856$auto$opt_dff.cc:194:make_patterns_logic$53461, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$101332$abc$92382$auto$opt_dff.cc:194:make_patterns_logic$53468, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$101305$abc$92908$auto$opt_dff.cc:194:make_patterns_logic$53475, arst=!\rst_main_ni, srst={ }
  342 cells in clk=\clk_spi_host1_i, en=\u_asf_38.reqfifo.fifo_incr_rptr, arst=!\rst_spi_host1_ni, srst={ }
  15 cells in clk=\clk_spi_host0_i, en=\u_asf_36.rspfifo.fifo_incr_wptr, arst=!\rst_spi_host0_ni, srst={ }
  9 cells in clk=\clk_main_i, en=$abc$100929$abc$93996$auto$opt_dff.cc:194:make_patterns_logic$53495, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$100913$abc$93977$auto$opt_dff.cc:194:make_patterns_logic$53492, arst=!\rst_main_ni, srst={ }
  13 cells in clk=\clk_main_i, en=$abc$100900$abc$93960$auto$opt_dff.cc:194:make_patterns_logic$53489, arst=!\rst_main_ni, srst={ }
  440 cells in clk=\clk_main_i, en=\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=\u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  14 cells in clk=\clk_main_i, en=\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  438 cells in clk=\clk_main_i, en=\u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$120340$abc$99941$abc$89229$auto$opt_dff.cc:194:make_patterns_logic$53426, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=\u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  3 cells in clk=\clk_main_i, en=!\u_s1n_54.gen_err_resp.err_resp.err_rsp_pending, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=\u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  15 cells in clk=\clk_main_i, en=\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  438 cells in clk=\clk_main_i, en=\u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$119754$abc$99344$abc$93434$auto$opt_dff.cc:194:make_patterns_logic$53482, arst=!\rst_main_ni, srst={ }
  46 cells in clk=\clk_main_i, en=\u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=\u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_main_ni, srst={ }
  10 cells in clk=\clk_main_i, en=$abc$119678$abc$99261$abc$88707$auto$opt_dff.cc:194:make_patterns_logic$53419, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$119665$abc$99248$abc$88182$auto$opt_dff.cc:194:make_patterns_logic$53412, arst=!\rst_main_ni, srst={ }
  12 cells in clk=\clk_main_i, en=\tl_sram_ctrl_main__regs_o.a_valid, arst=!\rst_main_ni, srst={ }
  11 cells in clk=\clk_main_i, en=$abc$119638$abc$99219$abc$87645$auto$opt_dff.cc:194:make_patterns_logic$53402, arst=!\rst_main_ni, srst={ }
  3 cells in clk=\clk_main_i, en=$abc$119632$abc$99213$abc$98972$auto$opt_dff.cc:194:make_patterns_logic$53561, arst=!\rst_main_ni, srst={ }

3.36.2. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 18 wires to a netlist network with 6 inputs and 7 outputs.

3.36.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        6
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.3. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$110821$abc$98978$auto$opt_dff.cc:219:make_patterns_logic$53567, asynchronously reset by !\rst_main_ni
Extracted 225 gates and 430 wires to a netlist network with 205 inputs and 103 outputs.

3.36.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:               MUX cells:      109
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:                OR cells:       10
ABC RESULTS:              NAND cells:       19
ABC RESULTS:             ORNOT cells:        6
ABC RESULTS:               AND cells:       52
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:      122
ABC RESULTS:           input signals:      205
ABC RESULTS:          output signals:      103
Removing temp directory.

3.36.4. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.36.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.36.5. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 9 outputs.

3.36.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.6. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.36.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.7. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 704 gates and 1116 wires to a netlist network with 412 inputs and 401 outputs.

3.36.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:      205
ABC RESULTS:              NAND cells:      490
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      303
ABC RESULTS:           input signals:      412
ABC RESULTS:          output signals:      401
Removing temp directory.

3.36.8. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 20 wires to a netlist network with 7 inputs and 9 outputs.

3.36.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.9. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \tl_rv_core_ibex__cored_o.a_ready, asynchronously reset by !\rst_main_ni
Extracted 595 gates and 786 wires to a netlist network with 191 inputs and 364 outputs.

3.36.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        5
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               NOR cells:       10
ABC RESULTS:                OR cells:       28
ABC RESULTS:            ANDNOT cells:       40
ABC RESULTS:              NAND cells:      299
ABC RESULTS:               NOT cells:        7
ABC RESULTS:               AND cells:      231
ABC RESULTS:        internal signals:      231
ABC RESULTS:           input signals:      191
ABC RESULTS:          output signals:      364
Removing temp directory.

3.36.10. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_54.accept_t_req, asynchronously reset by !\rst_main_ni
Extracted 558 gates and 987 wires to a netlist network with 429 inputs and 351 outputs.

3.36.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               NOT cells:        4
ABC RESULTS:                OR cells:        9
ABC RESULTS:               NOR cells:       13
ABC RESULTS:            ANDNOT cells:       37
ABC RESULTS:               MUX cells:      217
ABC RESULTS:              NAND cells:      184
ABC RESULTS:               XOR cells:       10
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:       89
ABC RESULTS:        internal signals:      207
ABC RESULTS:           input signals:      429
ABC RESULTS:          output signals:      351
Removing temp directory.

3.36.11. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_54.accept_t_rsp, asynchronously reset by !\rst_main_ni
Extracted 107 gates and 183 wires to a netlist network with 76 inputs and 25 outputs.

3.36.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               MUX cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:       13
ABC RESULTS:                OR cells:       12
ABC RESULTS:               AND cells:       34
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:       35
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       82
ABC RESULTS:           input signals:       76
ABC RESULTS:          output signals:       25
Removing temp directory.

3.36.12. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103413$abc$97346$auto$simplemap.cc:251:simplemap_eqne$63672[1], asynchronously reset by !\rst_main_ni
Extracted 46 gates and 84 wires to a netlist network with 38 inputs and 15 outputs.

3.36.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               AND cells:        8
ABC RESULTS:              NAND cells:       14
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       31
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       15
Removing temp directory.

3.36.13. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$106978$abc$99155$auto$simplemap.cc:251:simplemap_eqne$64050[1], asynchronously reset by !\rst_main_ni
Extracted 42 gates and 77 wires to a netlist network with 35 inputs and 14 outputs.

3.36.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:        8
ABC RESULTS:              NAND cells:       11
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:       10
ABC RESULTS:        internal signals:       28
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       14
Removing temp directory.

3.36.14. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_54.fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.36.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.15. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_s1n_54.fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 6297 gates and 8166 wires to a netlist network with 1869 inputs and 1330 outputs.

3.36.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:       29
ABC RESULTS:               NOR cells:       55
ABC RESULTS:               MUX cells:      629
ABC RESULTS:              NAND cells:     1852
ABC RESULTS:                OR cells:     1012
ABC RESULTS:            ANDNOT cells:      279
ABC RESULTS:             ORNOT cells:      355
ABC RESULTS:               AND cells:     2022
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:     4967
ABC RESULTS:           input signals:     1869
ABC RESULTS:          output signals:     1330
Removing temp directory.

3.36.16. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$109081$abc$96743$auto$opt_dff.cc:219:make_patterns_logic$53555, asynchronously reset by !\rst_main_ni
Extracted 1770 gates and 3061 wires to a netlist network with 1291 inputs and 393 outputs.

3.36.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:       23
ABC RESULTS:                OR cells:       88
ABC RESULTS:               NOR cells:       70
ABC RESULTS:               MUX cells:      365
ABC RESULTS:              NAND cells:      608
ABC RESULTS:             ORNOT cells:       60
ABC RESULTS:            ANDNOT cells:       44
ABC RESULTS:               AND cells:      511
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:     1377
ABC RESULTS:           input signals:     1291
ABC RESULTS:          output signals:      393
Removing temp directory.

3.36.17. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 436 gates and 760 wires to a netlist network with 324 inputs and 219 outputs.

3.36.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      217
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.36.18. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.36.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.19. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 8 outputs.

3.36.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.36.20. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.36.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.36.21. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$108522$abc$87020$auto$simplemap.cc:251:simplemap_eqne$62771[1], asynchronously reset by !\rst_main_ni
Extracted 60 gates and 99 wires to a netlist network with 39 inputs and 36 outputs.

3.36.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       11
ABC RESULTS:               XOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        9
ABC RESULTS:               NOR cells:        3
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               AND cells:       38
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       36
Removing temp directory.

3.36.22. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_38.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

3.36.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.23. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$107030$abc$86992$auto$opt_dff.cc:219:make_patterns_logic$53543, asynchronously reset by !\rst_main_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 2 outputs.

3.36.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        9
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        8
ABC RESULTS:              XNOR cells:        8
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        2
Removing temp directory.

3.36.24. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.36.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.25. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_38.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 14 gates and 19 wires to a netlist network with 5 inputs and 7 outputs.

3.36.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.26. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

3.36.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        8
Removing temp directory.

3.36.27. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.36.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.28. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_46.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 434 gates and 758 wires to a netlist network with 324 inputs and 219 outputs.

3.36.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      215
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.36.29. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_45.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.36.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.36.30. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 8 outputs.

3.36.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.36.31. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.36.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.32. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_43.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 434 gates and 758 wires to a netlist network with 324 inputs and 219 outputs.

3.36.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      215
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.36.33. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_42.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.36.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.36.34. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 436 gates and 760 wires to a netlist network with 324 inputs and 219 outputs.

3.36.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      217
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.36.35. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_43.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.36.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.36.36. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_44.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.36.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.37. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by \u_asf_38.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_spi_host1_ni
Extracted 10 gates and 11 wires to a netlist network with 1 inputs and 4 outputs.

3.36.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.38. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_46.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.36.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.36.39. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_47.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.36.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.40. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 436 gates and 760 wires to a netlist network with 324 inputs and 219 outputs.

3.36.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      217
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.36.41. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_50.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.36.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        8
Removing temp directory.

3.36.42. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.36.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.36.43. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_50.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.36.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.44. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 436 gates and 760 wires to a netlist network with 324 inputs and 219 outputs.

3.36.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      217
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.36.45. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_51.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.36.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.46. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.36.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.36.47. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_51.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.36.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.48. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 436 gates and 760 wires to a netlist network with 324 inputs and 219 outputs.

3.36.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      217
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.36.49. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.36.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.50. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_53.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 8 outputs.

3.36.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        8
Removing temp directory.

3.36.51. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.36.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.36.52. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_53.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.36.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.53. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 52 gates and 95 wires to a netlist network with 43 inputs and 41 outputs.

3.36.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               AND cells:       34
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       43
ABC RESULTS:          output signals:       41
Removing temp directory.

3.36.54. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 6 outputs.

3.36.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.55. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_30.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 1120 gates and 1761 wires to a netlist network with 641 inputs and 414 outputs.

3.36.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               MUX cells:      105
ABC RESULTS:               AND cells:      213
ABC RESULTS:              NAND cells:      792
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      706
ABC RESULTS:           input signals:      641
ABC RESULTS:          output signals:      414
Removing temp directory.

3.36.56. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103978$abc$98211$auto$opt_dff.cc:194:make_patterns_logic$53515, asynchronously reset by !\rst_main_ni
Extracted 29 gates and 46 wires to a netlist network with 17 inputs and 11 outputs.

3.36.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:                OR cells:        9
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               NOR cells:        4
ABC RESULTS:        internal signals:       18
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       11
Removing temp directory.

3.36.57. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \tl_sram_ctrl_main__ram_o.a_valid, asynchronously reset by !\rst_main_ni
Extracted 32 gates and 47 wires to a netlist network with 15 inputs and 9 outputs.

3.36.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        9
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               NOR cells:        4
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:       23
ABC RESULTS:           input signals:       15
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.58. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.36.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.59. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_28.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.36.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.36.60. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 9 outputs.

3.36.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.61. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_28.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 434 gates and 758 wires to a netlist network with 324 inputs and 219 outputs.

3.36.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      215
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.36.62. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103419$abc$98785$auto$opt_dff.cc:194:make_patterns_logic$53525, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 7 outputs.

3.36.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.63. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$103413$abc$96737$auto$opt_dff.cc:194:make_patterns_logic$53549, asynchronously reset by !\rst_main_ni
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.36.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.64. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_48.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 434 gates and 758 wires to a netlist network with 324 inputs and 219 outputs.

3.36.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      215
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.36.65. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_33.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 7 outputs.

3.36.65.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.65.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.66. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 44 gates and 84 wires to a netlist network with 40 inputs and 37 outputs.

3.36.66.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.66.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.36.67. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_34.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

3.36.67.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.67.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.68. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_34.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 17 wires to a netlist network with 4 inputs and 7 outputs.

3.36.68.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.68.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.69. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by \u_asf_34.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_fixed_ni
Extracted 330 gates and 545 wires to a netlist network with 215 inputs and 111 outputs.

3.36.69.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.69.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:      319
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      219
ABC RESULTS:           input signals:      215
ABC RESULTS:          output signals:      111
Removing temp directory.

3.36.70. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_33.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.36.70.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.70.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.71. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_36.rspfifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

3.36.71.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.71.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        2
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.72. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_asf_36.reqfifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 17 wires to a netlist network with 4 inputs and 7 outputs.

3.36.72.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.72.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.73. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by \u_asf_36.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 330 gates and 545 wires to a netlist network with 215 inputs and 111 outputs.

3.36.73.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.73.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:      319
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      219
ABC RESULTS:           input signals:      215
ABC RESULTS:          output signals:      111
Removing temp directory.

3.36.74. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_fixed_i, enabled by \u_asf_34.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_fixed_ni
Extracted 10 gates and 11 wires to a netlist network with 1 inputs and 4 outputs.

3.36.74.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.74.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.75. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102591$abc$94388$auto$opt_dff.cc:194:make_patterns_logic$53498, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.36.75.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.75.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.76. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \tl_rom_ctrl__rom_o.a_valid, asynchronously reset by !\rst_main_ni
Extracted 28 gates and 41 wires to a netlist network with 13 inputs and 7 outputs.

3.36.76.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.76.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:                OR cells:        7
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               NOR cells:        4
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.77. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \tl_rv_core_ibex__corei_o.a_ready, asynchronously reset by !\rst_main_ni
Extracted 105 gates and 157 wires to a netlist network with 52 inputs and 42 outputs.

3.36.77.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.77.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOR cells:       11
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               AND cells:       12
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:              NAND cells:       61
ABC RESULTS:        internal signals:       63
ABC RESULTS:           input signals:       52
ABC RESULTS:          output signals:       42
Removing temp directory.

3.36.78. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_30.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.36.78.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.78.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.79. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \tl_rom_ctrl__regs_o.a_valid, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 6 outputs.

3.36.79.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.79.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        4
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.80. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102431$abc$95650$auto$opt_dff.cc:194:make_patterns_logic$53505, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 4 outputs.

3.36.80.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.80.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.81. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$102420$abc$89751$auto$opt_dff.cc:194:make_patterns_logic$53433, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 6 outputs.

3.36.81.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.81.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.82. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_47.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 434 gates and 758 wires to a netlist network with 324 inputs and 219 outputs.

3.36.82.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.82.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      215
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.36.83. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101955$abc$90274$auto$opt_dff.cc:194:make_patterns_logic$53440, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.36.83.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.83.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.84. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101890$abc$90799$auto$opt_dff.cc:194:make_patterns_logic$53447, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.36.84.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.84.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.85. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_45.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 7 outputs.

3.36.85.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.85.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        7
Removing temp directory.

3.36.86. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101861$abc$91330$auto$opt_dff.cc:194:make_patterns_logic$53454, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.36.86.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.86.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.87. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_44.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 434 gates and 758 wires to a netlist network with 324 inputs and 219 outputs.

3.36.87.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.87.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      215
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.36.88. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101396$abc$91856$auto$opt_dff.cc:194:make_patterns_logic$53461, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 4 outputs.

3.36.88.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.88.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.89. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101332$abc$92382$auto$opt_dff.cc:194:make_patterns_logic$53468, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 6 outputs.

3.36.89.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.89.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.90. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_42.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 20 wires to a netlist network with 8 inputs and 9 outputs.

3.36.90.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.90.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        9
Removing temp directory.

3.36.91. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$101305$abc$92908$auto$opt_dff.cc:194:make_patterns_logic$53475, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 4 outputs.

3.36.91.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.91.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.92. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host1_i, enabled by \u_asf_38.reqfifo.fifo_incr_rptr, asynchronously reset by !\rst_spi_host1_ni
Extracted 330 gates and 545 wires to a netlist network with 215 inputs and 111 outputs.

3.36.92.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.92.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:      319
ABC RESULTS:               AND cells:        3
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      219
ABC RESULTS:           input signals:      215
ABC RESULTS:          output signals:      111
Removing temp directory.

3.36.93. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_spi_host0_i, enabled by \u_asf_36.rspfifo.fifo_incr_wptr, asynchronously reset by !\rst_spi_host0_ni
Extracted 10 gates and 11 wires to a netlist network with 1 inputs and 4 outputs.

3.36.93.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.93.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.94. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$100929$abc$93996$auto$opt_dff.cc:194:make_patterns_logic$53495, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 4 outputs.

3.36.94.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.94.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.95. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$100913$abc$93977$auto$opt_dff.cc:194:make_patterns_logic$53492, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.36.95.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.95.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.96. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$100900$abc$93960$auto$opt_dff.cc:194:make_patterns_logic$53489, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 8 outputs.

3.36.96.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.96.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        8
Removing temp directory.

3.36.97. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 436 gates and 760 wires to a netlist network with 324 inputs and 219 outputs.

3.36.97.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.97.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:      217
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.36.98. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.36.98.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.98.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.99. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_49.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.36.99.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.99.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.36.100. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 8 outputs.

3.36.100.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.100.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        8
Removing temp directory.

3.36.101. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_49.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 434 gates and 758 wires to a netlist network with 324 inputs and 219 outputs.

3.36.101.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.101.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      215
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.36.102. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$120340$abc$99941$abc$89229$auto$opt_dff.cc:194:make_patterns_logic$53426, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.36.102.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.102.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.103. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 5 outputs.

3.36.103.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.103.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.104. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_48.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.36.104.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.104.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.36.105. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by !$abc$140177$lo2, asynchronously reset by !\rst_main_ni
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.36.105.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.105.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

3.36.106. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_41.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.36.106.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.106.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.36.107. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 13 gates and 21 wires to a netlist network with 8 inputs and 8 outputs.

3.36.107.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.107.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.36.108. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_41.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 434 gates and 758 wires to a netlist network with 324 inputs and 219 outputs.

3.36.108.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.108.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:      318
ABC RESULTS:               AND cells:      109
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      215
ABC RESULTS:           input signals:      324
ABC RESULTS:          output signals:      219
Removing temp directory.

3.36.109. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$119754$abc$99344$abc$93434$auto$opt_dff.cc:194:make_patterns_logic$53482, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 4 outputs.

3.36.109.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.109.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

3.36.110. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_40.u_devicefifo.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_main_ni
Extracted 42 gates and 82 wires to a netlist network with 40 inputs and 37 outputs.

3.36.110.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.110.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:       33
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       37
Removing temp directory.

3.36.111. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \u_sm1_40.u_devicefifo.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_main_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 5 outputs.

3.36.111.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.111.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               XOR cells:        2
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.112. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$119678$abc$99261$abc$88707$auto$opt_dff.cc:194:make_patterns_logic$53419, asynchronously reset by !\rst_main_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.36.112.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.112.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.36.113. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$119665$abc$99248$abc$88182$auto$opt_dff.cc:194:make_patterns_logic$53412, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 6 outputs.

3.36.113.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.113.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.114. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by \tl_sram_ctrl_main__regs_o.a_valid, asynchronously reset by !\rst_main_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 6 outputs.

3.36.114.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.114.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        3
ABC RESULTS:                OR cells:        3
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.115. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$119638$abc$99219$abc$87645$auto$opt_dff.cc:194:make_patterns_logic$53402, asynchronously reset by !\rst_main_ni
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 6 outputs.

3.36.115.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.115.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        6
Removing temp directory.

3.36.116. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_main_i, enabled by $abc$119632$abc$99213$abc$98972$auto$opt_dff.cc:194:make_patterns_logic$53561, asynchronously reset by !\rst_main_ni
Extracted 3 gates and 6 wires to a netlist network with 3 inputs and 3 outputs.

3.36.116.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.36.116.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        3
Removing temp directory.

yosys> opt_ffinv

3.37. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> abc -script /tmp/yosys_4BruhQ/abc_tmp_1.scr

3.38. Executing ABC pass (technology mapping using ABC).

3.38.1. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Extracted 19908 gates and 24392 wires to a netlist network with 4484 inputs and 5362 outputs.

3.38.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_4BruhQ/abc_tmp_1.scr 
ABC:   #PIs = 4484  #Luts =  8285  Max Lvl =  28  Avg Lvl =   7.48  [   1.33 sec. at Pass 0]
ABC:   #PIs = 4484  #Luts =  7659  Max Lvl =  26  Avg Lvl =   7.56  [  74.36 sec. at Pass 1]
ABC:   #PIs = 4484  #Luts =  7510  Max Lvl =  26  Avg Lvl =   6.55  [  16.21 sec. at Pass 2]
ABC:   #PIs = 4484  #Luts =  7499  Max Lvl =  26  Avg Lvl =   7.07  [  24.51 sec. at Pass 3]
ABC:   #PIs = 4484  #Luts =  7407  Max Lvl =  25  Avg Lvl =   6.55  [  14.53 sec. at Pass 4]
ABC:   #PIs = 4484  #Luts =  7359  Max Lvl =  25  Avg Lvl =   6.58  [  26.66 sec. at Pass 5]
ABC:   #PIs = 4484  #Luts =  7354  Max Lvl =  23  Avg Lvl =   7.01  [  15.39 sec. at Pass 6]
ABC:   #PIs = 4484  #Luts =  7334  Max Lvl =  27  Avg Lvl =   7.00  [  23.78 sec. at Pass 7]
ABC:   #PIs = 4484  #Luts =  7324  Max Lvl =  22  Avg Lvl =   7.07  [  14.33 sec. at Pass 8]
ABC:   #PIs = 4484  #Luts =  7312  Max Lvl =  24  Avg Lvl =   7.15  [  22.86 sec. at Pass 9]
ABC:   #PIs = 4484  #Luts =  7302  Max Lvl =  23  Avg Lvl =   6.68  [   5.77 sec. at Pass 10]
ABC:   [DE total time =  241.62 sec. ]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.38.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     7283
ABC RESULTS:        internal signals:    14546
ABC RESULTS:           input signals:     4484
ABC RESULTS:          output signals:     5362
Removing temp directory.

yosys> opt

3.39. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

yosys> opt_merge -nomux

3.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.39.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.39.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.39.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 56054 unused wires.
<suppressed ~272 debug messages>

yosys> opt_expr

3.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.39.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.39.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.39.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 71 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 72 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 73 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 74 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 76 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 77 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 78 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 79 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 80 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 81 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 82 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 83 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 84 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 85 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 86 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 87 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 88 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 89 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 90 on $auto$ff.cc:262:slice$78384 ($dffe) from module xbar_main.
Setting constant 0-bit at position 71 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 72 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 73 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 74 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 76 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 77 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 78 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 79 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 80 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 81 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 82 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 83 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 84 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 85 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 86 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 87 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 88 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 89 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.
Setting constant 0-bit at position 90 on $auto$ff.cc:262:slice$78385 ($dffe) from module xbar_main.

yosys> opt_clean

3.39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.39.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.39.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.39.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.39.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.39.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.39.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.39.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.39.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.39.23. Finished OPT passes. (There is nothing left to do.)

yosys> opt_ffinv

3.40. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 3 inverters.

yosys> stat

3.41. Printing statistics.

=== xbar_main ===

   Number of wires:              23939
   Number of wire bits:         199950
   Number of public wires:       21355
   Number of public wire bits:  196352
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7865
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                  273
     $_DFFE_PN1P_                    3
     $_DFF_PN0_                      3
     $and                          116
     $dffe                          92
     $lut                         7279
     $mux                           52
     $not                           46


yosys> shregmap -minlen 8 -maxlen 20

3.42. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.43. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.44. Printing statistics.

=== xbar_main ===

   Number of wires:              23939
   Number of wire bits:         199950
   Number of public wires:       21355
   Number of public wire bits:  196352
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7865
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                  273
     $_DFFE_PN1P_                    3
     $_DFF_PN0_                      3
     $and                          116
     $dffe                          92
     $lut                         7279
     $mux                           52
     $not                           46


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.45. Executing TECHMAP pass (map to technology primitives).

3.45.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.45.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.45.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~15840 debug messages>

yosys> opt_expr -mux_undef

3.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~109102 debug messages>

yosys> simplemap

3.47. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

yosys> opt_merge

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~67473 debug messages>
Removed a total of 22491 cells.

yosys> opt_dff -nodffe -nosdff

3.50. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 47799 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.52. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.52.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.
<suppressed ~4411 debug messages>

yosys> opt_merge -nomux

3.52.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

yosys> opt_muxtree

3.52.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.52.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 2402 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.52.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.52.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.52.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.52.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.52.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.52.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.52.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.52.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.52.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /tmp/yosys_4BruhQ/abc_tmp_2.scr

3.53. Executing ABC pass (technology mapping using ABC).

3.53.1. Extracting gate netlist of module `\xbar_main' to `<abc-temp-dir>/input.blif'..
Extracted 23050 gates and 32270 wires to a netlist network with 9218 inputs and 5734 outputs.

3.53.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /tmp/yosys_4BruhQ/abc_tmp_2.scr 
ABC:   #PIs = 9218  #Luts =  9005  Max Lvl =  24  Avg Lvl =   6.41  [   2.37 sec. at Pass 0]
ABC:   #PIs = 9218  #Luts =  8987  Max Lvl =  23  Avg Lvl =   6.87  [ 123.37 sec. at Pass 1]
ABC:   #PIs = 9218  #Luts =  8987  Max Lvl =  23  Avg Lvl =   6.87  [  18.57 sec. at Pass 2]
ABC:   #PIs = 9218  #Luts =  8987  Max Lvl =  23  Avg Lvl =   6.87  [  25.71 sec. at Pass 3]
ABC:   #PIs = 9218  #Luts =  8987  Max Lvl =  23  Avg Lvl =   6.87  [  17.03 sec. at Pass 4]
ABC:   #PIs = 9218  #Luts =  8978  Max Lvl =  20  Avg Lvl =   6.40  [  28.64 sec. at Pass 5]
ABC:   #PIs = 9218  #Luts =  8978  Max Lvl =  20  Avg Lvl =   6.40  [  17.98 sec. at Pass 6]
ABC:   #PIs = 9218  #Luts =  8978  Max Lvl =  20  Avg Lvl =   6.40  [  26.99 sec. at Pass 7]
ABC:   #PIs = 9218  #Luts =  8978  Max Lvl =  20  Avg Lvl =   6.40  [  18.26 sec. at Pass 8]
ABC:   #PIs = 9218  #Luts =  8961  Max Lvl =  22  Avg Lvl =   6.74  [   6.46 sec. at Pass 9]
ABC:   [DE total time =  286.19 sec. ]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.53.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     8961
ABC RESULTS:        internal signals:    17318
ABC RESULTS:           input signals:     9218
ABC RESULTS:          output signals:     5734
Removing temp directory.

yosys> opt

3.54. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

yosys> opt_merge -nomux

3.54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.54.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.54.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 26738 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.54.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.54.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.54.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \xbar_main..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \xbar_main.
Performed a total of 0 changes.

yosys> opt_merge

3.54.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\xbar_main'.
Removed a total of 0 cells.

yosys> opt_dff

3.54.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.54.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..

yosys> opt_expr

3.54.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module xbar_main.

3.54.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.55. Executing HIERARCHY pass (managing design hierarchy).

3.55.1. Analyzing design hierarchy..
Top module:  \xbar_main

3.55.2. Analyzing design hierarchy..
Top module:  \xbar_main
Removed 0 unused modules.

yosys> stat

3.56. Printing statistics.

=== xbar_main ===

   Number of wires:              25140
   Number of wire bits:         199915
   Number of public wires:       21353
   Number of public wire bits:  196128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17079
     $lut                         8961
     dffsre                       8118


yosys> opt_clean -purge

3.57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \xbar_main..
Removed 0 unused cells and 20267 unused wires.
<suppressed ~20267 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.58. Executing Verilog backend.

yosys> bmuxmap

3.58.1. Executing BMUXMAP pass.

yosys> demuxmap

3.58.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\xbar_main'.

Warnings: 53 unique messages, 56 total
End of script. Logfile hash: eef43face7, CPU: user 254.13s system 8.63s, MEM: 490.82 MB peak
Yosys 0.16+65 (git sha1 03bd62bb8, gcc 9.1.0 -fPIC -Os)
Time spent: 94% 6x abc (3327 sec), 1% 38x opt_clean (61 sec), ...
real 900.57
user 3321.21
sys 185.45
