* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Dec 10 2017 21:40:27

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX4K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  7
    LUTs:                 8
    RAMs:                 0
    IOBs:                 25
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 8/3520
        Combinational Logic Cells: 1        out of   3520      0.0284091%
        Sequential Logic Cells:    7        out of   3520      0.198864%
        Logic Tiles:               3        out of   440       0.681818%
    Registers: 
        Logic Registers:           7        out of   3520      0.198864%
        IO Registers:              0        out of   880       0
    Block RAMs:                    0        out of   20        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                5        out of   107       4.6729%
        Output Pins:               20       out of   107       18.6916%
        InOut Pins:                0        out of   107       0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   2         0%

IO Bank Utilization:
--------------------
    Bank 3: 9        out of   28        32.1429%
    Bank 1: 7        out of   29        24.1379%
    Bank 0: 1        out of   27        3.7037%
    Bank 2: 8        out of   23        34.7826%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    37          Input      SB_LVCMOS    No       2        Simple Input   D[3]      
    38          Input      SB_LVCMOS    No       2        Simple Input   D[2]      
    39          Input      SB_LVCMOS    No       2        Simple Input   D[1]      
    41          Input      SB_LVCMOS    No       2        Simple Input   D[0]      
    129         Input      SB_LVCMOS    No       0        Simple Input   CLK       

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name
    ----------  ---------  -----------  -------  -------  -----------    -----------
    1           Output     SB_LVCMOS    No       3        Simple Output  DIGIT[0]  
    2           Output     SB_LVCMOS    No       3        Simple Output  SEG2[0]   
    9           Output     SB_LVCMOS    No       3        Simple Output  SEG2[1]   
    10          Output     SB_LVCMOS    No       3        Simple Output  SEG2[2]   
    15          Output     SB_LVCMOS    No       3        Simple Output  SEG2[3]   
    16          Output     SB_LVCMOS    No       3        Simple Output  SEG2[4]   
    19          Output     SB_LVCMOS    No       3        Simple Output  SEG2[5]   
    20          Output     SB_LVCMOS    No       3        Simple Output  SEG2[6]   
    34          Output     SB_LVCMOS    No       3        Simple Output  DIGIT[1]  
    67          Output     SB_LVCMOS    No       2        Simple Output  leds[1]   
    68          Output     SB_LVCMOS    No       2        Simple Output  leds[2]   
    70          Output     SB_LVCMOS    No       2        Simple Output  leds[3]   
    71          Output     SB_LVCMOS    No       2        Simple Output  leds[0]   
    88          Output     SB_LVCMOS    No       1        Simple Output  SEG1[0]   
    91          Output     SB_LVCMOS    No       1        Simple Output  SEG1[1]   
    94          Output     SB_LVCMOS    No       1        Simple Output  SEG1[2]   
    97          Output     SB_LVCMOS    No       1        Simple Output  SEG1[3]   
    99          Output     SB_LVCMOS    No       1        Simple Output  SEG1[4]   
    102         Output     SB_LVCMOS    No       1        Simple Output  SEG1[5]   
    105         Output     SB_LVCMOS    No       1        Simple Output  SEG1[6]   

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    7              0        IO         7       CLK_c  
