============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.17-s071_1
  Generated on:           May 05 2025  05:28:26 pm
  Module:                 program_counter
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1636 ps) Setup Check with Pin pc_out_reg[0]/CK->D
          Group: clk
     Startpoint: (F) load
          Clock: (R) clk
       Endpoint: (R) pc_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     136                  
     Required Time:=    4864                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     727                  
             Slack:=    1636                  

Exceptions/Constraints:
  input_delay             2500            program_counter_gate_line_5 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  load            -       -     F     (arrival)      6 21.0     0     0    2500    (-,-) 
  g505/Y          -       A->Y  R     INVX1          2  6.9   111    56    2556    (-,-) 
  g503__7482/Y    -       B->Y  R     AND2X2         5 17.1   156   221    2777    (-,-) 
  g502__1881/Y    -       AN->Y R     NOR2BX1        1  4.5   160   183    2960    (-,-) 
  g2/Y            -       B0->Y R     AO21X1         1  4.5    91   146    3107    (-,-) 
  g515/Y          -       B0->Y R     AO21X1         1  4.5    91   121    3227    (-,-) 
  pc_out_reg[0]/D -       -     R     DFFRX2         1    -     -     0    3227    (-,-) 
#----------------------------------------------------------------------------------------



Path 2: MET (1743 ps) Setup Check with Pin pc_out_reg[4]/CK->D
          Group: clk
     Startpoint: (F) load
          Clock: (R) clk
       Endpoint: (R) pc_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     126                  
     Required Time:=    4874                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     631                  
             Slack:=    1743                  

Exceptions/Constraints:
  input_delay             2500            program_counter_gate_line_5 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  load            -       -     F     (arrival)      6 21.0     0     0    2500    (-,-) 
  g505/Y          -       A->Y  R     INVX1          2  6.9   111    56    2556    (-,-) 
  g503__7482/Y    -       B->Y  R     AND2X2         5 17.1   156   221    2777    (-,-) 
  g494__1617/Y    -       B0->Y R     OA21X1         1  5.4   103   196    2973    (-,-) 
  g492__517/Y     -       B0->Y F     AOI21X2        1  4.8   121    67    3041    (-,-) 
  g489__2398/Y    -       B0->Y R     OAI2BB1X1      1  4.7    96    91    3131    (-,-) 
  pc_out_reg[4]/D -       -     R     DFFRHQX1       1    -     -     0    3131    (-,-) 
#----------------------------------------------------------------------------------------



Path 3: MET (1853 ps) Setup Check with Pin pc_out_reg[2]/CK->D
          Group: clk
     Startpoint: (F) load
          Clock: (R) clk
       Endpoint: (R) pc_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     126                  
     Required Time:=    4874                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     522                  
             Slack:=    1853                  

Exceptions/Constraints:
  input_delay             2500            program_counter_gate_line_5 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  load            -       -     F     (arrival)      6 21.0     0     0    2500    (-,-) 
  g505/Y          -       A->Y  R     INVX1          2  6.9   111    56    2556    (-,-) 
  g503__7482/Y    -       B->Y  R     AND2X2         5 17.1   156   221    2777    (-,-) 
  g497__5122/Y    -       A1->Y F     AOI22X2        1  4.8   154   142    2919    (-,-) 
  g486__5107/Y    -       B0->Y R     OAI2BB1X1      1  4.7    97   102    3022    (-,-) 
  pc_out_reg[2]/D -       -     R     DFFRHQX1       1    -     -     0    3022    (-,-) 
#----------------------------------------------------------------------------------------



Path 4: MET (1853 ps) Setup Check with Pin pc_out_reg[3]/CK->D
          Group: clk
     Startpoint: (F) load
          Clock: (R) clk
       Endpoint: (R) pc_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     126                  
     Required Time:=    4874                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     522                  
             Slack:=    1853                  

Exceptions/Constraints:
  input_delay             2500            program_counter_gate_line_5 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  load            -       -     F     (arrival)      6 21.0     0     0    2500    (-,-) 
  g505/Y          -       A->Y  R     INVX1          2  6.9   111    56    2556    (-,-) 
  g503__7482/Y    -       B->Y  R     AND2X2         5 17.1   156   221    2777    (-,-) 
  g495__2802/Y    -       A1->Y F     AOI22X2        1  4.8   154   142    2919    (-,-) 
  g487__4319/Y    -       B0->Y R     OAI2BB1X1      1  4.7    97   102    3022    (-,-) 
  pc_out_reg[3]/D -       -     R     DFFRHQX1       1    -     -     0    3022    (-,-) 
#----------------------------------------------------------------------------------------



Path 5: MET (1853 ps) Setup Check with Pin pc_out_reg[1]/CK->D
          Group: clk
     Startpoint: (F) load
          Clock: (R) clk
       Endpoint: (R) pc_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     126                  
     Required Time:=    4874                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     522                  
             Slack:=    1853                  

Exceptions/Constraints:
  input_delay             2500            program_counter_gate_line_5 

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  load            -       -     F     (arrival)      6 21.0     0     0    2500    (-,-) 
  g505/Y          -       A->Y  R     INVX1          2  6.9   111    56    2556    (-,-) 
  g503__7482/Y    -       B->Y  R     AND2X2         5 17.1   156   221    2777    (-,-) 
  g499__7098/Y    -       A1->Y F     AOI22X2        1  4.8   154   142    2919    (-,-) 
  g488__8428/Y    -       B0->Y R     OAI2BB1X1      1  4.7    97   102    3022    (-,-) 
  pc_out_reg[1]/D -       -     R     DFFRHQX1       1    -     -     0    3022    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (2164 ps) Late External Delay Assertion at pin pc_out[4]
          Group: clk
     Startpoint: (R) pc_out_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) pc_out[4]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    2164                  

Exceptions/Constraints:
  output_delay             2500            program_counter_gate_line_8 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  pc_out_reg[4]/CK -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_out_reg[4]/Q  -       CK->Q R     DFFRHQX1       4 11.2   186   336     336    (-,-) 
  pc_out[4]        -       -     R     (port)         -    -     -     0     336    (-,-) 
#-----------------------------------------------------------------------------------------



Path 7: MET (2171 ps) Late External Delay Assertion at pin pc_out[0]
          Group: clk
     Startpoint: (R) pc_out_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) pc_out[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     329                  
             Slack:=    2171                  

Exceptions/Constraints:
  output_delay             2500            program_counter_gate_line_8_7_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  pc_out_reg[0]/CK -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_out_reg[0]/Q  -       CK->Q R     DFFRX2         4 12.6   130   329     329    (-,-) 
  pc_out[0]        -       -     R     (port)         -    -     -     0     329    (-,-) 
#-----------------------------------------------------------------------------------------



Path 8: MET (2177 ps) Late External Delay Assertion at pin pc_out[1]
          Group: clk
     Startpoint: (R) pc_out_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) pc_out[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    2177                  

Exceptions/Constraints:
  output_delay             2500            program_counter_gate_line_8_6_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  pc_out_reg[1]/CK -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_out_reg[1]/Q  -       CK->Q R     DFFRHQX1       3  9.5   162   323     323    (-,-) 
  pc_out[1]        -       -     R     (port)         -    -     -     0     323    (-,-) 
#-----------------------------------------------------------------------------------------



Path 9: MET (2177 ps) Late External Delay Assertion at pin pc_out[2]
          Group: clk
     Startpoint: (R) pc_out_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) pc_out[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    2177                  

Exceptions/Constraints:
  output_delay             2500            program_counter_gate_line_8_5_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  pc_out_reg[2]/CK -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_out_reg[2]/Q  -       CK->Q R     DFFRHQX1       3  9.5   162   323     323    (-,-) 
  pc_out[2]        -       -     R     (port)         -    -     -     0     323    (-,-) 
#-----------------------------------------------------------------------------------------



Path 10: MET (2177 ps) Late External Delay Assertion at pin pc_out[3]
          Group: clk
     Startpoint: (R) pc_out_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) pc_out[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    2177                  

Exceptions/Constraints:
  output_delay             2500            program_counter_gate_line_8_4_1 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  pc_out_reg[3]/CK -       -     R     (arrival)      5    -     0     0       0    (-,-) 
  pc_out_reg[3]/Q  -       CK->Q R     DFFRHQX1       3  9.5   162   323     323    (-,-) 
  pc_out[3]        -       -     R     (port)         -    -     -     0     323    (-,-) 
#-----------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

