{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 12:22:32 2013 " "Info: Processing started: Thu Oct 10 12:22:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/hw_image_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/erdehaan/GitHub/DaC/hardware/vga/VHDL/hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Info: Found design unit 1: hw_image_generator-behavior" {  } { { "../VHDL/hw_image_generator.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/hw_image_generator.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Info: Found entity 1: hw_image_generator" {  } { { "../VHDL/hw_image_generator.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/hw_image_generator.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/vga_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/erdehaan/GitHub/DaC/hardware/vga/VHDL/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Info: Found design unit 1: vga_controller-behavior" {  } { { "../VHDL/vga_controller.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/vga_controller.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "../VHDL/vga_controller.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/vga_controller.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Info: Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/top_de1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen6mhz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Info: Found design unit 1: gen6mhz-behaviour" {  } { { "gen6mhz.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/gen6mhz.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Info: Found entity 1: gen6mhz" {  } { { "gen6mhz.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/gen6mhz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Info: Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:inst3 " "Info: Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:inst3\"" {  } { { "top_de1.bdf" "inst3" { Schematic "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/top_de1.bdf" { { 376 536 744 536 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst1 " "Info: Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/top_de1.bdf" { { -72 344 504 24 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:inst4 " "Info: Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:inst4\"" {  } { { "top_de1.bdf" "inst4" { Schematic "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/top_de1.bdf" { { 56 464 688 152 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"101\" 3 4 hw_image_generator.vhd(51) " "Error (10324): VHDL Expression error at hw_image_generator.vhd(51): expression \"\"101\"\" has 3 elements ; expected 4 elements." {  } { { "../VHDL/hw_image_generator.vhd" "" { Text "/home/erdehaan/GitHub/DaC/hardware/vga/VHDL/hw_image_generator.vhd" 51 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "" 0 -1}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "hw_image_generator:inst4 " "Error: Can't elaborate user hierarchy \"hw_image_generator:inst4\"" {  } { { "top_de1.bdf" "inst4" { Schematic "/home/erdehaan/GitHub/DaC/hardware/vga/quartus_DE1/top_de1.bdf" { { 56 464 688 152 "inst4" "" } } } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Error: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 10 12:22:35 2013 " "Error: Processing ended: Thu Oct 10 12:22:35 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
