Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Sep 30 10:23:42 2021
| Host         : BRN320-124 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab6_3_timing_summary_routed.rpt -pb Lab6_3_timing_summary_routed.pb -rpx Lab6_3_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab6_3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.535        0.000                      0                   65        0.191        0.000                      0                   65        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
UUT1/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
UUT1/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      194.535        0.000                      0                   65        0.191        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  UUT1/inst/clk_in1
  To Clock:  UUT1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         UUT1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { UUT1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.535ns  (required time - arrival time)
  Source:                 DUT1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.056ns (22.498%)  route 3.638ns (77.502%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 197.156 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.708    -2.314    DUT1/clk_out1
    SLICE_X1Y108         FDRE                                         r  DUT1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  DUT1/count_reg[0]/Q
                         net (fo=3, routed)           1.013    -0.845    DUT1/count[0]
    SLICE_X1Y108         LUT4 (Prop_lut4_I3_O)        0.150    -0.695 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           0.717     0.022    DUT1/count[31]_i_7_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.326     0.348 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.797     1.144    DUT1/count[31]_i_4_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     1.268 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          1.111     2.380    DUT1/count[31]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  DUT1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.588   197.156    DUT1/clk_out1
    SLICE_X0Y107         FDRE                                         r  DUT1/count_reg[1]/C
                         clock pessimism              0.505   197.661    
                         clock uncertainty           -0.318   197.343    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429   196.914    DUT1/count_reg[1]
  -------------------------------------------------------------------
                         required time                        196.914    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                194.535    

Slack (MET) :             194.535ns  (required time - arrival time)
  Source:                 DUT1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.056ns (22.498%)  route 3.638ns (77.502%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 197.156 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.708    -2.314    DUT1/clk_out1
    SLICE_X1Y108         FDRE                                         r  DUT1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  DUT1/count_reg[0]/Q
                         net (fo=3, routed)           1.013    -0.845    DUT1/count[0]
    SLICE_X1Y108         LUT4 (Prop_lut4_I3_O)        0.150    -0.695 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           0.717     0.022    DUT1/count[31]_i_7_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.326     0.348 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.797     1.144    DUT1/count[31]_i_4_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     1.268 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          1.111     2.380    DUT1/count[31]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  DUT1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.588   197.156    DUT1/clk_out1
    SLICE_X0Y107         FDRE                                         r  DUT1/count_reg[2]/C
                         clock pessimism              0.505   197.661    
                         clock uncertainty           -0.318   197.343    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429   196.914    DUT1/count_reg[2]
  -------------------------------------------------------------------
                         required time                        196.914    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                194.535    

Slack (MET) :             194.535ns  (required time - arrival time)
  Source:                 DUT1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.056ns (22.498%)  route 3.638ns (77.502%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 197.156 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.708    -2.314    DUT1/clk_out1
    SLICE_X1Y108         FDRE                                         r  DUT1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  DUT1/count_reg[0]/Q
                         net (fo=3, routed)           1.013    -0.845    DUT1/count[0]
    SLICE_X1Y108         LUT4 (Prop_lut4_I3_O)        0.150    -0.695 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           0.717     0.022    DUT1/count[31]_i_7_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.326     0.348 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.797     1.144    DUT1/count[31]_i_4_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     1.268 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          1.111     2.380    DUT1/count[31]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  DUT1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.588   197.156    DUT1/clk_out1
    SLICE_X0Y107         FDRE                                         r  DUT1/count_reg[3]/C
                         clock pessimism              0.505   197.661    
                         clock uncertainty           -0.318   197.343    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429   196.914    DUT1/count_reg[3]
  -------------------------------------------------------------------
                         required time                        196.914    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                194.535    

Slack (MET) :             194.535ns  (required time - arrival time)
  Source:                 DUT1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.056ns (22.498%)  route 3.638ns (77.502%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 197.156 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.708    -2.314    DUT1/clk_out1
    SLICE_X1Y108         FDRE                                         r  DUT1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  DUT1/count_reg[0]/Q
                         net (fo=3, routed)           1.013    -0.845    DUT1/count[0]
    SLICE_X1Y108         LUT4 (Prop_lut4_I3_O)        0.150    -0.695 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           0.717     0.022    DUT1/count[31]_i_7_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.326     0.348 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.797     1.144    DUT1/count[31]_i_4_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     1.268 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          1.111     2.380    DUT1/count[31]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  DUT1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.588   197.156    DUT1/clk_out1
    SLICE_X0Y107         FDRE                                         r  DUT1/count_reg[4]/C
                         clock pessimism              0.505   197.661    
                         clock uncertainty           -0.318   197.343    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429   196.914    DUT1/count_reg[4]
  -------------------------------------------------------------------
                         required time                        196.914    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                194.535    

Slack (MET) :             194.668ns  (required time - arrival time)
  Source:                 DUT1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.056ns (23.140%)  route 3.507ns (76.860%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 197.156 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.708    -2.314    DUT1/clk_out1
    SLICE_X1Y108         FDRE                                         r  DUT1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  DUT1/count_reg[0]/Q
                         net (fo=3, routed)           1.013    -0.845    DUT1/count[0]
    SLICE_X1Y108         LUT4 (Prop_lut4_I3_O)        0.150    -0.695 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           0.717     0.022    DUT1/count[31]_i_7_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.326     0.348 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.797     1.144    DUT1/count[31]_i_4_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     1.268 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          0.981     2.250    DUT1/count[31]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  DUT1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.588   197.156    DUT1/clk_out1
    SLICE_X0Y108         FDRE                                         r  DUT1/count_reg[5]/C
                         clock pessimism              0.508   197.664    
                         clock uncertainty           -0.318   197.346    
    SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.429   196.917    DUT1/count_reg[5]
  -------------------------------------------------------------------
                         required time                        196.917    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                194.668    

Slack (MET) :             194.668ns  (required time - arrival time)
  Source:                 DUT1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.056ns (23.140%)  route 3.507ns (76.860%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 197.156 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.708    -2.314    DUT1/clk_out1
    SLICE_X1Y108         FDRE                                         r  DUT1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  DUT1/count_reg[0]/Q
                         net (fo=3, routed)           1.013    -0.845    DUT1/count[0]
    SLICE_X1Y108         LUT4 (Prop_lut4_I3_O)        0.150    -0.695 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           0.717     0.022    DUT1/count[31]_i_7_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.326     0.348 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.797     1.144    DUT1/count[31]_i_4_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     1.268 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          0.981     2.250    DUT1/count[31]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  DUT1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.588   197.156    DUT1/clk_out1
    SLICE_X0Y108         FDRE                                         r  DUT1/count_reg[6]/C
                         clock pessimism              0.508   197.664    
                         clock uncertainty           -0.318   197.346    
    SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.429   196.917    DUT1/count_reg[6]
  -------------------------------------------------------------------
                         required time                        196.917    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                194.668    

Slack (MET) :             194.668ns  (required time - arrival time)
  Source:                 DUT1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.056ns (23.140%)  route 3.507ns (76.860%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 197.156 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.708    -2.314    DUT1/clk_out1
    SLICE_X1Y108         FDRE                                         r  DUT1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  DUT1/count_reg[0]/Q
                         net (fo=3, routed)           1.013    -0.845    DUT1/count[0]
    SLICE_X1Y108         LUT4 (Prop_lut4_I3_O)        0.150    -0.695 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           0.717     0.022    DUT1/count[31]_i_7_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.326     0.348 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.797     1.144    DUT1/count[31]_i_4_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     1.268 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          0.981     2.250    DUT1/count[31]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  DUT1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.588   197.156    DUT1/clk_out1
    SLICE_X0Y108         FDRE                                         r  DUT1/count_reg[7]/C
                         clock pessimism              0.508   197.664    
                         clock uncertainty           -0.318   197.346    
    SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.429   196.917    DUT1/count_reg[7]
  -------------------------------------------------------------------
                         required time                        196.917    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                194.668    

Slack (MET) :             194.668ns  (required time - arrival time)
  Source:                 DUT1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.563ns  (logic 1.056ns (23.140%)  route 3.507ns (76.860%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 197.156 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.708    -2.314    DUT1/clk_out1
    SLICE_X1Y108         FDRE                                         r  DUT1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  DUT1/count_reg[0]/Q
                         net (fo=3, routed)           1.013    -0.845    DUT1/count[0]
    SLICE_X1Y108         LUT4 (Prop_lut4_I3_O)        0.150    -0.695 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           0.717     0.022    DUT1/count[31]_i_7_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.326     0.348 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.797     1.144    DUT1/count[31]_i_4_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     1.268 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          0.981     2.250    DUT1/count[31]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  DUT1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.588   197.156    DUT1/clk_out1
    SLICE_X0Y108         FDRE                                         r  DUT1/count_reg[8]/C
                         clock pessimism              0.508   197.664    
                         clock uncertainty           -0.318   197.346    
    SLICE_X0Y108         FDRE (Setup_fdre_C_R)       -0.429   196.917    DUT1/count_reg[8]
  -------------------------------------------------------------------
                         required time                        196.917    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                194.668    

Slack (MET) :             194.694ns  (required time - arrival time)
  Source:                 DUT1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.056ns (23.162%)  route 3.503ns (76.838%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.844ns = ( 197.156 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.708    -2.314    DUT1/clk_out1
    SLICE_X1Y108         FDRE                                         r  DUT1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  DUT1/count_reg[0]/Q
                         net (fo=3, routed)           1.013    -0.845    DUT1/count[0]
    SLICE_X1Y108         LUT4 (Prop_lut4_I3_O)        0.150    -0.695 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           0.717     0.022    DUT1/count[31]_i_7_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.326     0.348 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.797     1.144    DUT1/count[31]_i_4_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     1.268 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          0.977     2.245    DUT1/count[31]_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  DUT1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.588   197.156    DUT1/clk_out1
    SLICE_X1Y108         FDRE                                         r  DUT1/count_reg[0]/C
                         clock pessimism              0.530   197.686    
                         clock uncertainty           -0.318   197.368    
    SLICE_X1Y108         FDRE (Setup_fdre_C_R)       -0.429   196.939    DUT1/count_reg[0]
  -------------------------------------------------------------------
                         required time                        196.939    
                         arrival time                          -2.245    
  -------------------------------------------------------------------
                         slack                                194.694    

Slack (MET) :             194.825ns  (required time - arrival time)
  Source:                 DUT1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 1.056ns (23.988%)  route 3.346ns (76.012%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 197.155 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.314ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.708    -2.314    DUT1/clk_out1
    SLICE_X1Y108         FDRE                                         r  DUT1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.456    -1.858 r  DUT1/count_reg[0]/Q
                         net (fo=3, routed)           1.013    -0.845    DUT1/count[0]
    SLICE_X1Y108         LUT4 (Prop_lut4_I3_O)        0.150    -0.695 f  DUT1/count[31]_i_7/O
                         net (fo=1, routed)           0.717     0.022    DUT1/count[31]_i_7_n_0
    SLICE_X1Y110         LUT6 (Prop_lut6_I3_O)        0.326     0.348 f  DUT1/count[31]_i_4/O
                         net (fo=1, routed)           0.797     1.144    DUT1/count[31]_i_4_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     1.268 r  DUT1/count[31]_i_1/O
                         net (fo=32, routed)          0.820     2.088    DUT1/count[31]_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  DUT1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                   IBUF                         0.000   200.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   193.838 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   195.477    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   195.568 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          1.587   197.155    DUT1/clk_out1
    SLICE_X0Y109         FDRE                                         r  DUT1/count_reg[10]/C
                         clock pessimism              0.505   197.660    
                         clock uncertainty           -0.318   197.342    
    SLICE_X0Y109         FDRE (Setup_fdre_C_R)       -0.429   196.913    DUT1/count_reg[10]
  -------------------------------------------------------------------
                         required time                        196.913    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                194.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DUT1/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/clock_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.818    DUT1/clk_out1
    SLICE_X0Y111         FDRE                                         r  DUT1/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.677 f  DUT1/count_reg[17]/Q
                         net (fo=3, routed)           0.109    -0.568    DUT1/count[17]
    SLICE_X1Y111         LUT6 (Prop_lut6_I0_O)        0.045    -0.523 r  DUT1/clock_out_i_1/O
                         net (fo=1, routed)           0.000    -0.523    DUT1/p_0_in
    SLICE_X1Y111         FDRE                                         r  DUT1/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -1.242    DUT1/clk_out1
    SLICE_X1Y111         FDRE                                         r  DUT1/clock_out_reg/C
                         clock pessimism              0.437    -0.805    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.091    -0.714    DUT1/clock_out_reg
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DUT1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.820    DUT1/clk_out1
    SLICE_X0Y113         FDRE                                         r  DUT1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  DUT1/count_reg[27]/Q
                         net (fo=3, routed)           0.134    -0.545    DUT1/count[27]
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.434 r  DUT1/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.434    DUT1/data0[27]
    SLICE_X0Y113         FDRE                                         r  DUT1/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -1.245    DUT1/clk_out1
    SLICE_X0Y113         FDRE                                         r  DUT1/count_reg[27]/C
                         clock pessimism              0.425    -0.820    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.105    -0.715    DUT1/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DUT1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.817    DUT1/clk_out1
    SLICE_X0Y107         FDRE                                         r  DUT1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  DUT1/count_reg[3]/Q
                         net (fo=2, routed)           0.134    -0.542    DUT1/count[3]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.431 r  DUT1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.431    DUT1/data0[3]
    SLICE_X0Y107         FDRE                                         r  DUT1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -1.241    DUT1/clk_out1
    SLICE_X0Y107         FDRE                                         r  DUT1/count_reg[3]/C
                         clock pessimism              0.424    -0.817    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.712    DUT1/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DUT1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.817    DUT1/clk_out1
    SLICE_X0Y108         FDRE                                         r  DUT1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  DUT1/count_reg[7]/Q
                         net (fo=3, routed)           0.134    -0.542    DUT1/count[7]
    SLICE_X0Y108         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.431 r  DUT1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.431    DUT1/data0[7]
    SLICE_X0Y108         FDRE                                         r  DUT1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -1.241    DUT1/clk_out1
    SLICE_X0Y108         FDRE                                         r  DUT1/count_reg[7]/C
                         clock pessimism              0.424    -0.817    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.105    -0.712    DUT1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DUT1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.245ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.594    -0.820    DUT1/clk_out1
    SLICE_X0Y114         FDRE                                         r  DUT1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  DUT1/count_reg[31]/Q
                         net (fo=3, routed)           0.134    -0.545    DUT1/count[31]
    SLICE_X0Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.434 r  DUT1/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.434    DUT1/data0[31]
    SLICE_X0Y114         FDRE                                         r  DUT1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.866    -1.245    DUT1/clk_out1
    SLICE_X0Y114         FDRE                                         r  DUT1/count_reg[31]/C
                         clock pessimism              0.425    -0.820    
    SLICE_X0Y114         FDRE (Hold_fdre_C_D)         0.105    -0.715    DUT1/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 DUT1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.288ns (71.311%)  route 0.116ns (28.689%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.817    DUT1/clk_out1
    SLICE_X1Y108         FDRE                                         r  DUT1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  DUT1/count_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.560    DUT1/count[0]
    SLICE_X0Y107         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147    -0.413 r  DUT1/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.413    DUT1/data0[1]
    SLICE_X0Y107         FDRE                                         r  DUT1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -1.241    DUT1/clk_out1
    SLICE_X0Y107         FDRE                                         r  DUT1/count_reg[1]/C
                         clock pessimism              0.440    -0.801    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.696    DUT1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DUT1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.630%)  route 0.144ns (36.370%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.818    DUT1/clk_out1
    SLICE_X0Y110         FDRE                                         r  DUT1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  DUT1/count_reg[15]/Q
                         net (fo=3, routed)           0.144    -0.533    DUT1/count[15]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.422 r  DUT1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.422    DUT1/data0[15]
    SLICE_X0Y110         FDRE                                         r  DUT1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -1.242    DUT1/clk_out1
    SLICE_X0Y110         FDRE                                         r  DUT1/count_reg[15]/C
                         clock pessimism              0.424    -0.818    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105    -0.713    DUT1/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 DUT1/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.630%)  route 0.144ns (36.370%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.818    DUT1/clk_out1
    SLICE_X0Y111         FDRE                                         r  DUT1/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.677 r  DUT1/count_reg[19]/Q
                         net (fo=3, routed)           0.144    -0.533    DUT1/count[19]
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.422 r  DUT1/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.422    DUT1/data0[19]
    SLICE_X0Y111         FDRE                                         r  DUT1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.869    -1.242    DUT1/clk_out1
    SLICE_X0Y111         FDRE                                         r  DUT1/count_reg[19]/C
                         clock pessimism              0.424    -0.818    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.105    -0.713    DUT1/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 DUT1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.595    -0.819    DUT1/clk_out1
    SLICE_X0Y112         FDRE                                         r  DUT1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  DUT1/count_reg[23]/Q
                         net (fo=3, routed)           0.145    -0.533    DUT1/count[23]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.422 r  DUT1/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.422    DUT1/data0[23]
    SLICE_X0Y112         FDRE                                         r  DUT1/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.867    -1.244    DUT1/clk_out1
    SLICE_X0Y112         FDRE                                         r  DUT1/count_reg[23]/C
                         clock pessimism              0.425    -0.819    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105    -0.714    DUT1/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 DUT1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            DUT1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.316ns (73.171%)  route 0.116ns (26.829%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.597    -0.817    DUT1/clk_out1
    SLICE_X1Y108         FDRE                                         r  DUT1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  DUT1/count_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.560    DUT1/count[0]
    SLICE_X0Y107         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.385 r  DUT1/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.385    DUT1/data0[2]
    SLICE_X0Y107         FDRE                                         r  DUT1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    UUT1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  UUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    UUT1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  UUT1/inst/clkout1_buf/O
                         net (fo=33, routed)          0.870    -1.241    DUT1/clk_out1
    SLICE_X0Y107         FDRE                                         r  DUT1/count_reg[2]/C
                         clock pessimism              0.440    -0.801    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.696    DUT1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { UUT1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   UUT1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y111     DUT1/clock_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y108     DUT1/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y109     DUT1/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y109     DUT1/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y109     DUT1/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     DUT1/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     DUT1/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y110     DUT1/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y111     DUT1/clock_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y111     DUT1/clock_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y108     DUT1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     DUT1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     DUT1/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     DUT1/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y110     DUT1/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     DUT1/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     DUT1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y111     DUT1/count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y108     DUT1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     DUT1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     DUT1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y109     DUT1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y107     DUT1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     DUT1/count_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     DUT1/count_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     DUT1/count_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y112     DUT1/count_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y113     DUT1/count_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { UUT1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   UUT1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  UUT1/inst/mmcm_adv_inst/CLKFBOUT



