<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\dds.v<br>
C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\gowin_pll\gowin_pll.v<br>
C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v<br>
C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\spi_slave.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324ES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon May 12 03:57:17 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>TOP</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.18s, Peak memory usage = 564.270MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 564.270MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 564.270MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 564.270MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 564.270MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 564.270MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 564.270MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 564.270MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 564.270MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 564.270MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 564.270MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.086s, Peak memory usage = 564.270MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 564.270MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.028s, Peak memory usage = 564.270MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.263s, Elapsed time = 0h 0m 0.319s, Peak memory usage = 564.270MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>30</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>146</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>146</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>125</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>125</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspODDR</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLLA</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>127(2 LUT, 125 ALU) / 23040</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>146 / 23685</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23685</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>146 / 23685</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 56</td>
<td>4%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000</td>
<td>0.000</td>
<td>2.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>200.000(MHz)</td>
<td>197.922(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_63_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n70_s/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_dds_1/n70_s/COUT</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_dds_1/n69_s/CIN</td>
</tr>
<tr>
<td>2.026</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_dds_1/n69_s/COUT</td>
</tr>
<tr>
<td>2.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n68_s/CIN</td>
</tr>
<tr>
<td>2.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n68_s/COUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n67_s/CIN</td>
</tr>
<tr>
<td>2.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n67_s/COUT</td>
</tr>
<tr>
<td>2.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n66_s/CIN</td>
</tr>
<tr>
<td>2.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n66_s/COUT</td>
</tr>
<tr>
<td>2.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n65_s/CIN</td>
</tr>
<tr>
<td>2.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n65_s/COUT</td>
</tr>
<tr>
<td>2.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n64_s/CIN</td>
</tr>
<tr>
<td>2.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n64_s/COUT</td>
</tr>
<tr>
<td>2.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n63_s/CIN</td>
</tr>
<tr>
<td>2.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n63_s/COUT</td>
</tr>
<tr>
<td>2.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n62_s/CIN</td>
</tr>
<tr>
<td>2.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n62_s/COUT</td>
</tr>
<tr>
<td>2.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n61_s/CIN</td>
</tr>
<tr>
<td>2.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n61_s/COUT</td>
</tr>
<tr>
<td>2.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n60_s/CIN</td>
</tr>
<tr>
<td>2.476</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n60_s/COUT</td>
</tr>
<tr>
<td>2.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n59_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n59_s/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n58_s/CIN</td>
</tr>
<tr>
<td>2.576</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n58_s/COUT</td>
</tr>
<tr>
<td>2.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n57_s/CIN</td>
</tr>
<tr>
<td>2.626</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n57_s/COUT</td>
</tr>
<tr>
<td>2.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n56_s/CIN</td>
</tr>
<tr>
<td>2.676</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n56_s/COUT</td>
</tr>
<tr>
<td>2.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n55_s/CIN</td>
</tr>
<tr>
<td>2.726</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n55_s/COUT</td>
</tr>
<tr>
<td>2.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n54_s/CIN</td>
</tr>
<tr>
<td>2.776</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n54_s/COUT</td>
</tr>
<tr>
<td>2.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n53_s/CIN</td>
</tr>
<tr>
<td>2.826</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n53_s/COUT</td>
</tr>
<tr>
<td>2.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n52_s/CIN</td>
</tr>
<tr>
<td>2.876</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n52_s/COUT</td>
</tr>
<tr>
<td>2.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n51_s/CIN</td>
</tr>
<tr>
<td>2.926</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n51_s/COUT</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n50_s/CIN</td>
</tr>
<tr>
<td>2.976</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n50_s/COUT</td>
</tr>
<tr>
<td>2.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n49_s/CIN</td>
</tr>
<tr>
<td>3.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n49_s/COUT</td>
</tr>
<tr>
<td>3.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n48_s/CIN</td>
</tr>
<tr>
<td>3.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n48_s/COUT</td>
</tr>
<tr>
<td>3.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n47_s/CIN</td>
</tr>
<tr>
<td>3.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n47_s/COUT</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n46_s/CIN</td>
</tr>
<tr>
<td>3.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n46_s/COUT</td>
</tr>
<tr>
<td>3.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n45_s/CIN</td>
</tr>
<tr>
<td>3.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n45_s/COUT</td>
</tr>
<tr>
<td>3.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n44_s/CIN</td>
</tr>
<tr>
<td>3.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n44_s/COUT</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n43_s/CIN</td>
</tr>
<tr>
<td>3.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n43_s/COUT</td>
</tr>
<tr>
<td>3.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n42_s/CIN</td>
</tr>
<tr>
<td>3.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n42_s/COUT</td>
</tr>
<tr>
<td>3.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n41_s/CIN</td>
</tr>
<tr>
<td>3.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n41_s/COUT</td>
</tr>
<tr>
<td>3.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n40_s/CIN</td>
</tr>
<tr>
<td>3.476</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n40_s/COUT</td>
</tr>
<tr>
<td>3.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n39_s/CIN</td>
</tr>
<tr>
<td>3.526</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n39_s/COUT</td>
</tr>
<tr>
<td>3.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n38_s/CIN</td>
</tr>
<tr>
<td>3.576</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>3.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>3.626</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>3.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>3.676</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>3.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>3.726</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>3.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>3.776</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>3.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>3.826</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>3.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>3.926</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>3.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>3.976</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>3.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>4.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>4.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>4.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>4.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>4.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>4.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>4.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>4.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>4.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>4.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>4.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>4.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>4.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>4.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>4.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>4.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>4.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>4.477</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>4.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>4.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>4.577</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>4.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>4.677</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>4.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>4.727</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>4.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>4.777</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>4.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>4.827</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>4.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>4.877</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n12_s/COUT</td>
</tr>
<tr>
<td>4.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n11_s/CIN</td>
</tr>
<tr>
<td>4.927</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n11_s/COUT</td>
</tr>
<tr>
<td>4.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n10_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n10_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n9_s/CIN</td>
</tr>
<tr>
<td>5.027</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n9_s/COUT</td>
</tr>
<tr>
<td>5.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n8_s/CIN</td>
</tr>
<tr>
<td>5.270</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n8_s/SUM</td>
</tr>
<tr>
<td>5.645</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/phase_acc_63_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/phase_acc_63_s0/CLK</td>
</tr>
<tr>
<td>5.593</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_dds_1/phase_acc_63_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.856, 77.299%; route: 0.750, 15.034%; tC2Q: 0.382, 7.667%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n70_s/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_dds_1/n70_s/COUT</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_dds_1/n69_s/CIN</td>
</tr>
<tr>
<td>2.026</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_dds_1/n69_s/COUT</td>
</tr>
<tr>
<td>2.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n68_s/CIN</td>
</tr>
<tr>
<td>2.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n68_s/COUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n67_s/CIN</td>
</tr>
<tr>
<td>2.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n67_s/COUT</td>
</tr>
<tr>
<td>2.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n66_s/CIN</td>
</tr>
<tr>
<td>2.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n66_s/COUT</td>
</tr>
<tr>
<td>2.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n65_s/CIN</td>
</tr>
<tr>
<td>2.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n65_s/COUT</td>
</tr>
<tr>
<td>2.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n64_s/CIN</td>
</tr>
<tr>
<td>2.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n64_s/COUT</td>
</tr>
<tr>
<td>2.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n63_s/CIN</td>
</tr>
<tr>
<td>2.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n63_s/COUT</td>
</tr>
<tr>
<td>2.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n62_s/CIN</td>
</tr>
<tr>
<td>2.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n62_s/COUT</td>
</tr>
<tr>
<td>2.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n61_s/CIN</td>
</tr>
<tr>
<td>2.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n61_s/COUT</td>
</tr>
<tr>
<td>2.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n60_s/CIN</td>
</tr>
<tr>
<td>2.476</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n60_s/COUT</td>
</tr>
<tr>
<td>2.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n59_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n59_s/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n58_s/CIN</td>
</tr>
<tr>
<td>2.576</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n58_s/COUT</td>
</tr>
<tr>
<td>2.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n57_s/CIN</td>
</tr>
<tr>
<td>2.626</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n57_s/COUT</td>
</tr>
<tr>
<td>2.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n56_s/CIN</td>
</tr>
<tr>
<td>2.676</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n56_s/COUT</td>
</tr>
<tr>
<td>2.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n55_s/CIN</td>
</tr>
<tr>
<td>2.726</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n55_s/COUT</td>
</tr>
<tr>
<td>2.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n54_s/CIN</td>
</tr>
<tr>
<td>2.776</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n54_s/COUT</td>
</tr>
<tr>
<td>2.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n53_s/CIN</td>
</tr>
<tr>
<td>2.826</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n53_s/COUT</td>
</tr>
<tr>
<td>2.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n52_s/CIN</td>
</tr>
<tr>
<td>2.876</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n52_s/COUT</td>
</tr>
<tr>
<td>2.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n51_s/CIN</td>
</tr>
<tr>
<td>2.926</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n51_s/COUT</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n50_s/CIN</td>
</tr>
<tr>
<td>2.976</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n50_s/COUT</td>
</tr>
<tr>
<td>2.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n49_s/CIN</td>
</tr>
<tr>
<td>3.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n49_s/COUT</td>
</tr>
<tr>
<td>3.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n48_s/CIN</td>
</tr>
<tr>
<td>3.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n48_s/COUT</td>
</tr>
<tr>
<td>3.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n47_s/CIN</td>
</tr>
<tr>
<td>3.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n47_s/COUT</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n46_s/CIN</td>
</tr>
<tr>
<td>3.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n46_s/COUT</td>
</tr>
<tr>
<td>3.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n45_s/CIN</td>
</tr>
<tr>
<td>3.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n45_s/COUT</td>
</tr>
<tr>
<td>3.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n44_s/CIN</td>
</tr>
<tr>
<td>3.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n44_s/COUT</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n43_s/CIN</td>
</tr>
<tr>
<td>3.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n43_s/COUT</td>
</tr>
<tr>
<td>3.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n42_s/CIN</td>
</tr>
<tr>
<td>3.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n42_s/COUT</td>
</tr>
<tr>
<td>3.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n41_s/CIN</td>
</tr>
<tr>
<td>3.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n41_s/COUT</td>
</tr>
<tr>
<td>3.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n40_s/CIN</td>
</tr>
<tr>
<td>3.476</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n40_s/COUT</td>
</tr>
<tr>
<td>3.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n39_s/CIN</td>
</tr>
<tr>
<td>3.526</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n39_s/COUT</td>
</tr>
<tr>
<td>3.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n38_s/CIN</td>
</tr>
<tr>
<td>3.576</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>3.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>3.626</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>3.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>3.676</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>3.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>3.726</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>3.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>3.776</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>3.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>3.826</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>3.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>3.926</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>3.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>3.976</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>3.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>4.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>4.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>4.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>4.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>4.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>4.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>4.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>4.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>4.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>4.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>4.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>4.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>4.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>4.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>4.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>4.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>4.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>4.477</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>4.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>4.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>4.577</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>4.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>4.677</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>4.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>4.727</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>4.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>4.777</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>4.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>4.827</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>4.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>4.877</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n12_s/COUT</td>
</tr>
<tr>
<td>4.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n11_s/CIN</td>
</tr>
<tr>
<td>4.927</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n11_s/COUT</td>
</tr>
<tr>
<td>4.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n10_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n10_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n9_s/CIN</td>
</tr>
<tr>
<td>5.220</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n9_s/SUM</td>
</tr>
<tr>
<td>5.595</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/phase_acc_62_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/phase_acc_62_s0/CLK</td>
</tr>
<tr>
<td>5.593</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_dds_1/phase_acc_62_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.806, 77.069%; route: 0.750, 15.186%; tC2Q: 0.382, 7.745%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_63_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n69_s/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_dds_2/n69_s/COUT</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_dds_2/n68_s/CIN</td>
</tr>
<tr>
<td>2.026</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_dds_2/n68_s/COUT</td>
</tr>
<tr>
<td>2.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n67_s/CIN</td>
</tr>
<tr>
<td>2.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n67_s/COUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n66_s/CIN</td>
</tr>
<tr>
<td>2.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n66_s/COUT</td>
</tr>
<tr>
<td>2.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n65_s/CIN</td>
</tr>
<tr>
<td>2.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n65_s/COUT</td>
</tr>
<tr>
<td>2.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n64_s/CIN</td>
</tr>
<tr>
<td>2.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n64_s/COUT</td>
</tr>
<tr>
<td>2.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n63_s/CIN</td>
</tr>
<tr>
<td>2.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n63_s/COUT</td>
</tr>
<tr>
<td>2.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n62_s/CIN</td>
</tr>
<tr>
<td>2.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n62_s/COUT</td>
</tr>
<tr>
<td>2.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n61_s/CIN</td>
</tr>
<tr>
<td>2.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n61_s/COUT</td>
</tr>
<tr>
<td>2.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n60_s/CIN</td>
</tr>
<tr>
<td>2.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n60_s/COUT</td>
</tr>
<tr>
<td>2.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n59_s/CIN</td>
</tr>
<tr>
<td>2.476</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n59_s/COUT</td>
</tr>
<tr>
<td>2.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n58_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n58_s/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n57_s/CIN</td>
</tr>
<tr>
<td>2.576</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n57_s/COUT</td>
</tr>
<tr>
<td>2.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n56_s/CIN</td>
</tr>
<tr>
<td>2.626</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n56_s/COUT</td>
</tr>
<tr>
<td>2.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n55_s/CIN</td>
</tr>
<tr>
<td>2.676</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n55_s/COUT</td>
</tr>
<tr>
<td>2.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n54_s/CIN</td>
</tr>
<tr>
<td>2.726</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n54_s/COUT</td>
</tr>
<tr>
<td>2.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n53_s/CIN</td>
</tr>
<tr>
<td>2.776</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n53_s/COUT</td>
</tr>
<tr>
<td>2.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n52_s/CIN</td>
</tr>
<tr>
<td>2.826</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n52_s/COUT</td>
</tr>
<tr>
<td>2.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n51_s/CIN</td>
</tr>
<tr>
<td>2.876</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n51_s/COUT</td>
</tr>
<tr>
<td>2.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n50_s/CIN</td>
</tr>
<tr>
<td>2.926</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n50_s/COUT</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n49_s/CIN</td>
</tr>
<tr>
<td>2.976</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n49_s/COUT</td>
</tr>
<tr>
<td>2.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n48_s/CIN</td>
</tr>
<tr>
<td>3.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n48_s/COUT</td>
</tr>
<tr>
<td>3.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n47_s/CIN</td>
</tr>
<tr>
<td>3.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n47_s/COUT</td>
</tr>
<tr>
<td>3.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n46_s/CIN</td>
</tr>
<tr>
<td>3.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n46_s/COUT</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n45_s/CIN</td>
</tr>
<tr>
<td>3.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n45_s/COUT</td>
</tr>
<tr>
<td>3.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n44_s/CIN</td>
</tr>
<tr>
<td>3.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n44_s/COUT</td>
</tr>
<tr>
<td>3.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n43_s/CIN</td>
</tr>
<tr>
<td>3.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n43_s/COUT</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n42_s/CIN</td>
</tr>
<tr>
<td>3.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n42_s/COUT</td>
</tr>
<tr>
<td>3.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n41_s/CIN</td>
</tr>
<tr>
<td>3.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n41_s/COUT</td>
</tr>
<tr>
<td>3.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n40_s/CIN</td>
</tr>
<tr>
<td>3.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n40_s/COUT</td>
</tr>
<tr>
<td>3.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n39_s/CIN</td>
</tr>
<tr>
<td>3.476</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n39_s/COUT</td>
</tr>
<tr>
<td>3.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n38_s/CIN</td>
</tr>
<tr>
<td>3.526</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>3.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>3.576</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>3.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>3.626</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>3.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>3.676</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>3.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>3.726</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>3.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>3.776</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>3.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>3.826</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>3.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>3.926</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>3.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>3.976</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>3.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>4.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>4.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>4.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>4.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>4.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>4.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>4.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>4.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>4.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>4.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>4.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>4.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>4.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>4.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>4.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>4.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>4.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>4.477</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>4.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>4.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>4.577</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>4.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>4.677</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n15_s/COUT</td>
</tr>
<tr>
<td>4.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n14_s/CIN</td>
</tr>
<tr>
<td>4.727</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n14_s/COUT</td>
</tr>
<tr>
<td>4.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n13_s/CIN</td>
</tr>
<tr>
<td>4.777</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n13_s/COUT</td>
</tr>
<tr>
<td>4.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n12_s/CIN</td>
</tr>
<tr>
<td>4.827</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n12_s/COUT</td>
</tr>
<tr>
<td>4.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n11_s/CIN</td>
</tr>
<tr>
<td>4.877</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n11_s/COUT</td>
</tr>
<tr>
<td>4.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n10_s/CIN</td>
</tr>
<tr>
<td>4.927</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n10_s/COUT</td>
</tr>
<tr>
<td>4.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n9_s/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n9_s/COUT</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n8_s/CIN</td>
</tr>
<tr>
<td>5.220</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n8_s/SUM</td>
</tr>
<tr>
<td>5.595</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/phase_acc_63_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/phase_acc_63_s0/CLK</td>
</tr>
<tr>
<td>5.593</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_dds_2/phase_acc_63_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.806, 77.069%; route: 0.750, 15.186%; tC2Q: 0.382, 7.745%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_1/phase_acc_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n70_s/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_dds_1/n70_s/COUT</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_dds_1/n69_s/CIN</td>
</tr>
<tr>
<td>2.026</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_dds_1/n69_s/COUT</td>
</tr>
<tr>
<td>2.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n68_s/CIN</td>
</tr>
<tr>
<td>2.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n68_s/COUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n67_s/CIN</td>
</tr>
<tr>
<td>2.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n67_s/COUT</td>
</tr>
<tr>
<td>2.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n66_s/CIN</td>
</tr>
<tr>
<td>2.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n66_s/COUT</td>
</tr>
<tr>
<td>2.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n65_s/CIN</td>
</tr>
<tr>
<td>2.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n65_s/COUT</td>
</tr>
<tr>
<td>2.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n64_s/CIN</td>
</tr>
<tr>
<td>2.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n64_s/COUT</td>
</tr>
<tr>
<td>2.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n63_s/CIN</td>
</tr>
<tr>
<td>2.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n63_s/COUT</td>
</tr>
<tr>
<td>2.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n62_s/CIN</td>
</tr>
<tr>
<td>2.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n62_s/COUT</td>
</tr>
<tr>
<td>2.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n61_s/CIN</td>
</tr>
<tr>
<td>2.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n61_s/COUT</td>
</tr>
<tr>
<td>2.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n60_s/CIN</td>
</tr>
<tr>
<td>2.476</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n60_s/COUT</td>
</tr>
<tr>
<td>2.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n59_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n59_s/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n58_s/CIN</td>
</tr>
<tr>
<td>2.576</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n58_s/COUT</td>
</tr>
<tr>
<td>2.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n57_s/CIN</td>
</tr>
<tr>
<td>2.626</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n57_s/COUT</td>
</tr>
<tr>
<td>2.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n56_s/CIN</td>
</tr>
<tr>
<td>2.676</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n56_s/COUT</td>
</tr>
<tr>
<td>2.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n55_s/CIN</td>
</tr>
<tr>
<td>2.726</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n55_s/COUT</td>
</tr>
<tr>
<td>2.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n54_s/CIN</td>
</tr>
<tr>
<td>2.776</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n54_s/COUT</td>
</tr>
<tr>
<td>2.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n53_s/CIN</td>
</tr>
<tr>
<td>2.826</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n53_s/COUT</td>
</tr>
<tr>
<td>2.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n52_s/CIN</td>
</tr>
<tr>
<td>2.876</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n52_s/COUT</td>
</tr>
<tr>
<td>2.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n51_s/CIN</td>
</tr>
<tr>
<td>2.926</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n51_s/COUT</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n50_s/CIN</td>
</tr>
<tr>
<td>2.976</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n50_s/COUT</td>
</tr>
<tr>
<td>2.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n49_s/CIN</td>
</tr>
<tr>
<td>3.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n49_s/COUT</td>
</tr>
<tr>
<td>3.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n48_s/CIN</td>
</tr>
<tr>
<td>3.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n48_s/COUT</td>
</tr>
<tr>
<td>3.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n47_s/CIN</td>
</tr>
<tr>
<td>3.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n47_s/COUT</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n46_s/CIN</td>
</tr>
<tr>
<td>3.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n46_s/COUT</td>
</tr>
<tr>
<td>3.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n45_s/CIN</td>
</tr>
<tr>
<td>3.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n45_s/COUT</td>
</tr>
<tr>
<td>3.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n44_s/CIN</td>
</tr>
<tr>
<td>3.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n44_s/COUT</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n43_s/CIN</td>
</tr>
<tr>
<td>3.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n43_s/COUT</td>
</tr>
<tr>
<td>3.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n42_s/CIN</td>
</tr>
<tr>
<td>3.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n42_s/COUT</td>
</tr>
<tr>
<td>3.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n41_s/CIN</td>
</tr>
<tr>
<td>3.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n41_s/COUT</td>
</tr>
<tr>
<td>3.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n40_s/CIN</td>
</tr>
<tr>
<td>3.476</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n40_s/COUT</td>
</tr>
<tr>
<td>3.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n39_s/CIN</td>
</tr>
<tr>
<td>3.526</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n39_s/COUT</td>
</tr>
<tr>
<td>3.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n38_s/CIN</td>
</tr>
<tr>
<td>3.576</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n38_s/COUT</td>
</tr>
<tr>
<td>3.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n37_s/CIN</td>
</tr>
<tr>
<td>3.626</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n37_s/COUT</td>
</tr>
<tr>
<td>3.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n36_s/CIN</td>
</tr>
<tr>
<td>3.676</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n36_s/COUT</td>
</tr>
<tr>
<td>3.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n35_s/CIN</td>
</tr>
<tr>
<td>3.726</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n35_s/COUT</td>
</tr>
<tr>
<td>3.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n34_s/CIN</td>
</tr>
<tr>
<td>3.776</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n34_s/COUT</td>
</tr>
<tr>
<td>3.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n33_s/CIN</td>
</tr>
<tr>
<td>3.826</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n33_s/COUT</td>
</tr>
<tr>
<td>3.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n32_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n32_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n31_s/CIN</td>
</tr>
<tr>
<td>3.926</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n31_s/COUT</td>
</tr>
<tr>
<td>3.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n30_s/CIN</td>
</tr>
<tr>
<td>3.976</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n30_s/COUT</td>
</tr>
<tr>
<td>3.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n29_s/CIN</td>
</tr>
<tr>
<td>4.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n29_s/COUT</td>
</tr>
<tr>
<td>4.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n28_s/CIN</td>
</tr>
<tr>
<td>4.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n28_s/COUT</td>
</tr>
<tr>
<td>4.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n27_s/CIN</td>
</tr>
<tr>
<td>4.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n27_s/COUT</td>
</tr>
<tr>
<td>4.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n26_s/CIN</td>
</tr>
<tr>
<td>4.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n26_s/COUT</td>
</tr>
<tr>
<td>4.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n25_s/CIN</td>
</tr>
<tr>
<td>4.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n25_s/COUT</td>
</tr>
<tr>
<td>4.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n24_s/CIN</td>
</tr>
<tr>
<td>4.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n24_s/COUT</td>
</tr>
<tr>
<td>4.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n23_s/CIN</td>
</tr>
<tr>
<td>4.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n23_s/COUT</td>
</tr>
<tr>
<td>4.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n22_s/CIN</td>
</tr>
<tr>
<td>4.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n22_s/COUT</td>
</tr>
<tr>
<td>4.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n21_s/CIN</td>
</tr>
<tr>
<td>4.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n21_s/COUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n20_s/CIN</td>
</tr>
<tr>
<td>4.477</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n20_s/COUT</td>
</tr>
<tr>
<td>4.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n19_s/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n19_s/COUT</td>
</tr>
<tr>
<td>4.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n18_s/CIN</td>
</tr>
<tr>
<td>4.577</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n18_s/COUT</td>
</tr>
<tr>
<td>4.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n17_s/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n17_s/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n16_s/CIN</td>
</tr>
<tr>
<td>4.677</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n16_s/COUT</td>
</tr>
<tr>
<td>4.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n15_s/CIN</td>
</tr>
<tr>
<td>4.727</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n15_s/COUT</td>
</tr>
<tr>
<td>4.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n14_s/CIN</td>
</tr>
<tr>
<td>4.777</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n14_s/COUT</td>
</tr>
<tr>
<td>4.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n13_s/CIN</td>
</tr>
<tr>
<td>4.827</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n13_s/COUT</td>
</tr>
<tr>
<td>4.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n12_s/CIN</td>
</tr>
<tr>
<td>4.877</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n12_s/COUT</td>
</tr>
<tr>
<td>4.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n11_s/CIN</td>
</tr>
<tr>
<td>4.927</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n11_s/COUT</td>
</tr>
<tr>
<td>4.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_1/n10_s/CIN</td>
</tr>
<tr>
<td>5.170</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/n10_s/SUM</td>
</tr>
<tr>
<td>5.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/phase_acc_61_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/phase_acc_61_s0/CLK</td>
</tr>
<tr>
<td>5.593</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_dds_1/phase_acc_61_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.756, 76.835%; route: 0.750, 15.341%; tC2Q: 0.382, 7.824%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.593</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_dds_1/phase_acc_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dds_2/phase_acc_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>0.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_1/phase_acc_0_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>u_dds_1/phase_acc_0_s0/Q</td>
</tr>
<tr>
<td>1.414</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n69_s/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_dds_2/n69_s/COUT</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_dds_2/n68_s/CIN</td>
</tr>
<tr>
<td>2.026</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_dds_2/n68_s/COUT</td>
</tr>
<tr>
<td>2.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n67_s/CIN</td>
</tr>
<tr>
<td>2.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n67_s/COUT</td>
</tr>
<tr>
<td>2.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n66_s/CIN</td>
</tr>
<tr>
<td>2.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n66_s/COUT</td>
</tr>
<tr>
<td>2.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n65_s/CIN</td>
</tr>
<tr>
<td>2.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n65_s/COUT</td>
</tr>
<tr>
<td>2.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n64_s/CIN</td>
</tr>
<tr>
<td>2.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n64_s/COUT</td>
</tr>
<tr>
<td>2.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n63_s/CIN</td>
</tr>
<tr>
<td>2.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n63_s/COUT</td>
</tr>
<tr>
<td>2.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n62_s/CIN</td>
</tr>
<tr>
<td>2.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n62_s/COUT</td>
</tr>
<tr>
<td>2.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n61_s/CIN</td>
</tr>
<tr>
<td>2.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n61_s/COUT</td>
</tr>
<tr>
<td>2.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n60_s/CIN</td>
</tr>
<tr>
<td>2.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n60_s/COUT</td>
</tr>
<tr>
<td>2.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n59_s/CIN</td>
</tr>
<tr>
<td>2.476</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n59_s/COUT</td>
</tr>
<tr>
<td>2.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n58_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n58_s/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n57_s/CIN</td>
</tr>
<tr>
<td>2.576</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n57_s/COUT</td>
</tr>
<tr>
<td>2.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n56_s/CIN</td>
</tr>
<tr>
<td>2.626</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n56_s/COUT</td>
</tr>
<tr>
<td>2.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n55_s/CIN</td>
</tr>
<tr>
<td>2.676</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n55_s/COUT</td>
</tr>
<tr>
<td>2.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n54_s/CIN</td>
</tr>
<tr>
<td>2.726</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n54_s/COUT</td>
</tr>
<tr>
<td>2.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n53_s/CIN</td>
</tr>
<tr>
<td>2.776</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n53_s/COUT</td>
</tr>
<tr>
<td>2.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n52_s/CIN</td>
</tr>
<tr>
<td>2.826</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n52_s/COUT</td>
</tr>
<tr>
<td>2.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n51_s/CIN</td>
</tr>
<tr>
<td>2.876</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n51_s/COUT</td>
</tr>
<tr>
<td>2.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n50_s/CIN</td>
</tr>
<tr>
<td>2.926</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n50_s/COUT</td>
</tr>
<tr>
<td>2.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n49_s/CIN</td>
</tr>
<tr>
<td>2.976</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n49_s/COUT</td>
</tr>
<tr>
<td>2.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n48_s/CIN</td>
</tr>
<tr>
<td>3.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n48_s/COUT</td>
</tr>
<tr>
<td>3.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n47_s/CIN</td>
</tr>
<tr>
<td>3.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n47_s/COUT</td>
</tr>
<tr>
<td>3.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n46_s/CIN</td>
</tr>
<tr>
<td>3.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n46_s/COUT</td>
</tr>
<tr>
<td>3.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n45_s/CIN</td>
</tr>
<tr>
<td>3.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n45_s/COUT</td>
</tr>
<tr>
<td>3.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n44_s/CIN</td>
</tr>
<tr>
<td>3.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n44_s/COUT</td>
</tr>
<tr>
<td>3.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n43_s/CIN</td>
</tr>
<tr>
<td>3.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n43_s/COUT</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n42_s/CIN</td>
</tr>
<tr>
<td>3.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n42_s/COUT</td>
</tr>
<tr>
<td>3.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n41_s/CIN</td>
</tr>
<tr>
<td>3.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n41_s/COUT</td>
</tr>
<tr>
<td>3.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n40_s/CIN</td>
</tr>
<tr>
<td>3.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n40_s/COUT</td>
</tr>
<tr>
<td>3.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n39_s/CIN</td>
</tr>
<tr>
<td>3.476</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n39_s/COUT</td>
</tr>
<tr>
<td>3.476</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n38_s/CIN</td>
</tr>
<tr>
<td>3.526</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n38_s/COUT</td>
</tr>
<tr>
<td>3.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n37_s/CIN</td>
</tr>
<tr>
<td>3.576</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n37_s/COUT</td>
</tr>
<tr>
<td>3.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n36_s/CIN</td>
</tr>
<tr>
<td>3.626</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n36_s/COUT</td>
</tr>
<tr>
<td>3.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n35_s/CIN</td>
</tr>
<tr>
<td>3.676</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n35_s/COUT</td>
</tr>
<tr>
<td>3.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n34_s/CIN</td>
</tr>
<tr>
<td>3.726</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n34_s/COUT</td>
</tr>
<tr>
<td>3.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n33_s/CIN</td>
</tr>
<tr>
<td>3.776</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n33_s/COUT</td>
</tr>
<tr>
<td>3.776</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n32_s/CIN</td>
</tr>
<tr>
<td>3.826</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n32_s/COUT</td>
</tr>
<tr>
<td>3.826</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n31_s/CIN</td>
</tr>
<tr>
<td>3.876</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n31_s/COUT</td>
</tr>
<tr>
<td>3.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n30_s/CIN</td>
</tr>
<tr>
<td>3.926</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n30_s/COUT</td>
</tr>
<tr>
<td>3.926</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n29_s/CIN</td>
</tr>
<tr>
<td>3.976</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n29_s/COUT</td>
</tr>
<tr>
<td>3.976</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n28_s/CIN</td>
</tr>
<tr>
<td>4.026</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n28_s/COUT</td>
</tr>
<tr>
<td>4.026</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n27_s/CIN</td>
</tr>
<tr>
<td>4.076</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n27_s/COUT</td>
</tr>
<tr>
<td>4.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n26_s/CIN</td>
</tr>
<tr>
<td>4.126</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n26_s/COUT</td>
</tr>
<tr>
<td>4.126</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n25_s/CIN</td>
</tr>
<tr>
<td>4.176</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n25_s/COUT</td>
</tr>
<tr>
<td>4.176</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n24_s/CIN</td>
</tr>
<tr>
<td>4.226</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n24_s/COUT</td>
</tr>
<tr>
<td>4.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n23_s/CIN</td>
</tr>
<tr>
<td>4.276</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n23_s/COUT</td>
</tr>
<tr>
<td>4.276</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n22_s/CIN</td>
</tr>
<tr>
<td>4.326</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n22_s/COUT</td>
</tr>
<tr>
<td>4.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n21_s/CIN</td>
</tr>
<tr>
<td>4.376</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n21_s/COUT</td>
</tr>
<tr>
<td>4.376</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n20_s/CIN</td>
</tr>
<tr>
<td>4.426</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n20_s/COUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n19_s/CIN</td>
</tr>
<tr>
<td>4.477</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n19_s/COUT</td>
</tr>
<tr>
<td>4.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n18_s/CIN</td>
</tr>
<tr>
<td>4.527</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n18_s/COUT</td>
</tr>
<tr>
<td>4.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n17_s/CIN</td>
</tr>
<tr>
<td>4.577</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n17_s/COUT</td>
</tr>
<tr>
<td>4.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n16_s/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n16_s/COUT</td>
</tr>
<tr>
<td>4.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n15_s/CIN</td>
</tr>
<tr>
<td>4.677</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n15_s/COUT</td>
</tr>
<tr>
<td>4.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n14_s/CIN</td>
</tr>
<tr>
<td>4.727</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n14_s/COUT</td>
</tr>
<tr>
<td>4.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n13_s/CIN</td>
</tr>
<tr>
<td>4.777</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n13_s/COUT</td>
</tr>
<tr>
<td>4.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n12_s/CIN</td>
</tr>
<tr>
<td>4.827</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n12_s/COUT</td>
</tr>
<tr>
<td>4.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n11_s/CIN</td>
</tr>
<tr>
<td>4.877</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n11_s/COUT</td>
</tr>
<tr>
<td>4.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n10_s/CIN</td>
</tr>
<tr>
<td>4.927</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n10_s/COUT</td>
</tr>
<tr>
<td>4.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_dds_2/n9_s/CIN</td>
</tr>
<tr>
<td>5.170</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/n9_s/SUM</td>
</tr>
<tr>
<td>5.545</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/phase_acc_62_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>5.281</td>
<td>0.281</td>
<td>tCL</td>
<td>RR</td>
<td>150</td>
<td>u_Gowin_PLL/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.656</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_dds_2/phase_acc_62_s0/CLK</td>
</tr>
<tr>
<td>5.593</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_dds_2/phase_acc_62_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.756, 76.835%; route: 0.750, 15.341%; tC2Q: 0.382, 7.824%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
