
*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/github/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/software/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:33 . Memory (MB): peak = 487.711 ; gain = 131.523
Command: synth_design -top system_top -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.06' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20484 
WARNING: [Synth 8-2490] overwriting previous definition of module sync_bits [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 653.066 ; gain = 150.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:38]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20599]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (1#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20599]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (2#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:28244]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (3#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6157] synthesizing module 'ad_iobuf' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_iobuf' (4#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:6507]
INFO: [Synth 8-6157] synthesizing module 'system_GND_1_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (5#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_1_0' (6#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_GND_1_0/synth/system_GND_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_GND_32_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_GND_32_0/synth/system_GND_32_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (6#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_GND_32_0' (7#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_GND_32_0/synth/system_GND_32_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_VCC_1_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_VCC_1_0/synth/system_VCC_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized1' (7#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system_VCC_1_0' (8#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_VCC_1_0/synth/system_VCC_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_adrv9009_rx_device_clk_rstgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/synth/system_adrv9009_rx_device_clk_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/synth/system_adrv9009_rx_device_clk_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (9#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (10#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (11#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (12#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (13#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (14#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_adrv9009_rx_device_clk_rstgen_0' (15#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/synth/system_adrv9009_rx_device_clk_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'adrv9009_rx_device_clk_rstgen' of module 'system_adrv9009_rx_device_clk_rstgen_0' requires 10 connections, but only 6 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:8027]
INFO: [Synth 8-638] synthesizing module 'system_adrv9009_rx_os_device_clk_rstgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/synth/system_adrv9009_rx_os_device_clk_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/synth/system_adrv9009_rx_os_device_clk_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_adrv9009_rx_os_device_clk_rstgen_0' (16#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/synth/system_adrv9009_rx_os_device_clk_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'adrv9009_rx_os_device_clk_rstgen' of module 'system_adrv9009_rx_os_device_clk_rstgen_0' requires 10 connections, but only 6 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:8034]
INFO: [Synth 8-638] synthesizing module 'system_adrv9009_tx_device_clk_rstgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/synth/system_adrv9009_tx_device_clk_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/synth/system_adrv9009_tx_device_clk_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_adrv9009_tx_device_clk_rstgen_0' (17#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/synth/system_adrv9009_tx_device_clk_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'adrv9009_tx_device_clk_rstgen' of module 'system_adrv9009_tx_device_clk_rstgen_0' requires 10 connections, but only 6 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:8041]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_dacfifo_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/synth/system_axi_adrv9009_dacfifo_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_dacfifo' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9df4/util_dacfifo.v:38]
	Parameter ADDRESS_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter FIFO_THRESHOLD_HI bound to: 131067 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_b2g' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
	Parameter DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_b2g' (18#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_g2b' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
	Parameter DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_g2b' (19#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mem' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ad_mem' (20#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_dacfifo_bypass' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9df4/util_dacfifo_bypass.v:38]
	Parameter DAC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter DAC_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter DMA_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter DMA_BUF_THRESHOLD_HI bound to: 11 - type: integer 
	Parameter DAC_BUF_THRESHOLD_LO bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_mem_asym' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
	Parameter A_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter A_DATA_WIDTH bound to: 128 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter B_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter MIN_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 128 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_mem_asym' (21#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
INFO: [Synth 8-6157] synthesizing module 'ad_b2g__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_b2g__parameterized0' (21#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_g2b__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ad_g2b__parameterized0' (21#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
WARNING: [Synth 8-6014] Unused sequential element dac_mem_rea_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9df4/util_dacfifo_bypass.v:217]
INFO: [Synth 8-6155] done synthesizing module 'util_dacfifo_bypass' (22#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9df4/util_dacfifo_bypass.v:38]
WARNING: [Synth 8-6014] Unused sequential element dac_xfer_req_d_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9df4/util_dacfifo.v:185]
INFO: [Synth 8-6155] done synthesizing module 'util_dacfifo' (23#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9df4/util_dacfifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_adrv9009_dacfifo_0' (24#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/synth/system_axi_adrv9009_dacfifo_0.v:57]
WARNING: [Synth 8-350] instance 'axi_adrv9009_dacfifo' of module 'system_axi_adrv9009_dacfifo_0' requires 14 connections, but only 13 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:8048]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_rx_clkgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_clkgen_0/synth/system_axi_adrv9009_rx_clkgen_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_clkgen' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62ea/axi_clkgen.v:39]
	Parameter ID bound to: 2 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 3 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 850 - type: integer 
	Parameter CLKSEL_EN bound to: 0 - type: integer 
	Parameter CLKIN_PERIOD bound to: 4.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter VCO_DIV bound to: 1 - type: integer 
	Parameter VCO_MUL bound to: 4.000000 - type: float 
	Parameter CLK0_DIV bound to: 4.000000 - type: float 
	Parameter CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter CLK1_DIV bound to: 6 - type: integer 
	Parameter CLK1_PHASE bound to: 0.000000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'up_axi' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi' (25#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_clkgen' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_clkgen.v:38]
	Parameter ID bound to: 2 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 3 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 850 - type: integer 
	Parameter PCORE_VERSION bound to: 327779 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ad_rst' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ad_rst' (26#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-6155] done synthesizing module 'up_clkgen' (27#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_clkgen.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_mmcm_drp' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mmcm_drp.v:39]
	Parameter FPGA_TECHNOLOGY bound to: 3 - type: integer 
	Parameter MMCM_CLKIN_PERIOD bound to: 4.000000 - type: float 
	Parameter MMCM_CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_DIV bound to: 1 - type: integer 
	Parameter MMCM_VCO_MUL bound to: 4.000000 - type: float 
	Parameter MMCM_CLK0_DIV bound to: 4.000000 - type: float 
	Parameter MMCM_CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_CLK1_DIV bound to: 6 - type: integer 
	Parameter MMCM_CLK1_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_CLK2_DIV bound to: 2.000000 - type: float 
	Parameter MMCM_CLK2_PHASE bound to: 0.000000 - type: float 
	Parameter SEVEN_SERIES bound to: 1 - type: integer 
	Parameter ULTRASCALE bound to: 2 - type: integer 
	Parameter ULTRASCALE_PLUS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27110]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 4.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (28#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27110]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (29#1) [C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'ad_mmcm_drp' (30#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mmcm_drp.v:39]
INFO: [Synth 8-6155] done synthesizing module 'axi_clkgen' (31#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62ea/axi_clkgen.v:39]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_adrv9009_rx_clkgen_0' (32#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_clkgen_0/synth/system_axi_adrv9009_rx_clkgen_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_rx_dma_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/synth/system_axi_adrv9009_rx_dma_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 0 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 0 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter FIFO_SIZE bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DMA_AXIS_ID_W bound to: 8 - type: integer 
	Parameter DMA_AXIS_DEST_W bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DBG_ID_PADDING bound to: 2 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 4096 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 8192 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 4096 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter DMA_LENGTH_ALIGN_SRC bound to: 3 - type: integer 
	Parameter DMA_LENGTH_ALIGN_DEST bound to: 0 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter PCORE_VERSION bound to: 262754 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap.v:178]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_regmap_request' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap_request.v:38]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b0 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap_request.v:148]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 26 - type: integer 
	Parameter ASYNC_CLK bound to: 0 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_address_sync' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/address_sync.v:38]
	Parameter ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MAX_ROOM bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_address_sync' (33#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/address_sync.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo' (34#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap_request' (35#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap_request.v:38]
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized0' (35#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_regmap' (36#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_transfer' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_transfer.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_SIZE bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_reset_manager' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_reset_manager.v:38]
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_DO_RESET bound to: 3'b000 
	Parameter STATE_RESET bound to: 3'b001 
	Parameter STATE_DISABLED bound to: 3'b010 
	Parameter STATE_STARTUP bound to: 3'b011 
	Parameter STATE_ENABLED bound to: 3'b100 
	Parameter STATE_SHUTDOWN bound to: 3'b101 
	Parameter GEN_ASYNC_RESET bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_reset_manager.v:156]
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (37#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_reset_manager' (38#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_reset_manager.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_arb' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/request_arb.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_SIZE bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 28 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 5 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_dest_mm_axi' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/dest_axi_mm.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_address_generator' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/address_generator.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter LENGTH_WIDTH bound to: 8 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 5'b10000 
	Parameter MAX_LENGTH bound to: 4'b1111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_address_generator' (39#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/address_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_response_handler' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/response_handler.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'dmac_response_handler' (40#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/response_handler.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_dest_mm_axi' (41#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/dest_axi_mm.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized0' (41#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_src_fifo_inf' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/src_fifo_inf.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dmac_data_mover' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/data_mover.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 5 - type: integer 
	Parameter ALLOW_ABORT bound to: 0 - type: integer 
	Parameter BEAT_COUNTER_MAX bound to: 5'b11111 
INFO: [Synth 8-6155] done synthesizing module 'dmac_data_mover' (42#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/data_mover.v:38]
WARNING: [Synth 8-350] instance 'i_data_mover' of module 'dmac_data_mover' requires 29 connections, but only 22 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/src_fifo_inf.v:94]
INFO: [Synth 8-6155] done synthesizing module 'dmac_src_fifo_inf' (43#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/src_fifo_inf.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 6 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized0' (43#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'sync_event' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized1' (43#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_event' (44#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_event.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 69 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice' (45#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_burst_memory' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_burst_memory.v:38]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 3 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 128 - type: integer 
	Parameter MEM_RATIO bound to: 2 - type: integer 
	Parameter BURST_LEN bound to: 16 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 32 - type: integer 
	Parameter MEM_RATIO_WIDTH bound to: 1 - type: integer 
	Parameter BURST_LEN_WIDTH_SRC bound to: 5 - type: integer 
	Parameter BURST_LEN_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DATA_WIDTH_MEM_SRC bound to: 64 - type: integer 
	Parameter DATA_WIDTH_MEM_DEST bound to: 128 - type: integer 
	Parameter ADDRESS_WIDTH_SRC bound to: 10 - type: integer 
	Parameter ADDRESS_WIDTH_DEST bound to: 9 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM_SRC bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_src' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_resize_src.v:43]
	Parameter DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 64 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_src' (46#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_resize_src.v:43]
INFO: [Synth 8-6157] synthesizing module 'ad_mem_asym__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:68]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:70]
	Parameter A_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter A_DATA_WIDTH bound to: 64 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter B_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter MIN_WIDTH bound to: 64 - type: integer 
	Parameter MAX_WIDTH bound to: 128 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
	Parameter MEM_RATIO bound to: 2 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:68]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:70]
WARNING: [Synth 8-6014] Unused sequential element lsb_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:136]
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-4563] Found possible Asymmetric RAM pattern for RAM m_ram_reg
Info : Asymmetric Ram read pattern identified
INFO: [Synth 8-6155] done synthesizing module 'ad_mem_asym__parameterized0' (46#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/ad_mem_asym.v:41]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_resize_dest' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_resize_dest.v:38]
	Parameter DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_resize_dest' (47#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_resize_dest.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_burst_memory' (48#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_burst_memory.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_register_slice.v:38]
	Parameter DATA_WIDTH bound to: 145 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice__parameterized0' (48#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_register_slice.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized1' (48#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 65 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized2' (48#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6157] synthesizing module 'dmac_request_generator' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/request_generator.v:38]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 16 - type: integer 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_GEN_ID bound to: 3'b001 
	Parameter STATE_REWIND_ID bound to: 3'b010 
	Parameter STATE_CONSUME bound to: 3'b011 
	Parameter STATE_WAIT_LAST bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_generator' (49#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/request_generator.v:38]
INFO: [Synth 8-6157] synthesizing module 'axi_dmac_response_manager' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_response_manager.v:38]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 2 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 1 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'util_axis_fifo__parameterized3' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_axis_fifo__parameterized3' (49#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_response_manager' (50#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_response_manager.v:38]
INFO: [Synth 8-6155] done synthesizing module 'dmac_request_arb' (51#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/request_arb.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac_transfer' (52#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_transfer.v:38]
INFO: [Synth 8-6155] done synthesizing module 'axi_dmac' (53#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_adrv9009_rx_dma_0' (54#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/synth/system_axi_adrv9009_rx_dma_0.v:57]
WARNING: [Synth 8-350] instance 'axi_adrv9009_rx_dma' of module 'system_axi_adrv9009_rx_dma_0' requires 46 connections, but only 45 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:8086]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9009_rx_jesd_imp_F03Z8L' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_rx_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/synth/system_rx_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx.v:47]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter NUM_INPUT_PIPELINE bound to: 1 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter MAX_OCTETS_PER_MULTIFRAME bound to: 512 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 128 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter LMFC_COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter CW bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_lane' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_lane.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter MAX_DATA_PATH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage' (55#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'align_mux' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/align_mux.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'align_mux' (56#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/align_mux.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized0' (56#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_scrambler' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_scrambler.v:47]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_scrambler' (57#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_scrambler.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized1' (57#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'elastic_buffer' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/elastic_buffer.v:47]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'elastic_buffer' (58#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/elastic_buffer.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_ilas_monitor' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_ilas_monitor.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter STATE_ILAS bound to: 1'b1 
	Parameter STATE_DATA bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element multi_frame_counter_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_ilas_monitor.v:104]
WARNING: [Synth 8-6014] Unused sequential element length_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_ilas_monitor.v:112]
WARNING: [Synth 8-6014] Unused sequential element frame_length_error_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_ilas_monitor.v:121]
WARNING: [Synth 8-6014] Unused sequential element frame_counter_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_ilas_monitor.v:131]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_ilas_monitor' (59#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_ilas_monitor.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_cgs' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_cgs.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CGS_STATE_INIT bound to: 2'b00 
	Parameter CGS_STATE_CHECK bound to: 2'b01 
	Parameter CGS_STATE_DATA bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_cgs.v:92]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_cgs' (60#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_cgs.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_lane' (61#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_lane.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 88 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "no" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized2' (61#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized3' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized3' (61#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/pipeline_stage.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_lmfc' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_lmfc.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_lmfc' (62#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_lmfc.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_ctrl' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_ctrl.v:47]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter STATUS_STATE_RESET bound to: 2'b01 
	Parameter STATUS_STATE_WAIT_FOR_PHY bound to: 2'b01 
	Parameter STATUS_STATE_CGS bound to: 2'b10 
	Parameter STATUS_STATE_SYNCHRONIZED bound to: 2'b11 
	Parameter STATE_RESET bound to: 0 - type: integer 
	Parameter STATE_WAIT_FOR_PHY bound to: 1 - type: integer 
	Parameter STATE_CGS bound to: 2 - type: integer 
	Parameter STATE_DEGLITCH bound to: 3 - type: integer 
	Parameter STATE_SYNCHRONIZED bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_ctrl.v:114]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_ctrl' (63#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx_ctrl.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_eof_generator' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_eof_generator.v:47]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter CW bound to: 4 - type: integer 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_eof_generator' (64#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/62eb/jesd204_eof_generator.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_lane_latency_monitor' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_lane_latency_monitor.v:47]
	Parameter NUM_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'jesd204_lane_latency_monitor' (65#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_lane_latency_monitor.v:47]
WARNING: [Synth 8-6014] Unused sequential element ifs_ready_d1_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx.v:337]
WARNING: [Synth 8-6014] Unused sequential element ifs_ready_d2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx.v:338]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx' (66#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/5c12/jesd204_rx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_0' (67#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/synth/system_rx_0.v:57]
WARNING: [Synth 8-350] instance 'rx' of module 'system_rx_0' requires 38 connections, but only 36 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:191]
INFO: [Synth 8-6157] synthesizing module 'system_rx_axi_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/synth/system_rx_axi_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_jesd204_rx' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/axi_jesd204_rx.v:47]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter PCORE_VERSION bound to: 66145 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'up_axi__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter AXI_ADDRESS_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_axi__parameterized1' (67#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_common' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_common.v:47]
	Parameter PCORE_VERSION bound to: 66145 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 256 - type: integer 
	Parameter NUM_IRQS bound to: 5 - type: integer 
	Parameter EXTRA_CFG_WIDTH bound to: 19 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 4096 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_common.v:279]
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_common.v:297]
INFO: [Synth 8-6157] synthesizing module 'up_clock_mon' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_clock_mon' (68#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_clock_mon.v:38]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_common' (69#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_common.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_sysref' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_sysref.v:47]
INFO: [Synth 8-6157] synthesizing module 'sync_event__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_event.v:38]
	Parameter NUM_OF_EVENTS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_event__parameterized0' (69#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_event.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_sysref.v:121]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_sysref' (70#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_sysref.v:47]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_rx' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_rx.v:47]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 256 - type: integer 
	Parameter LANE_BASE_ADDR bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_rx_lane' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_rx_lane.v:47]
INFO: [Synth 8-6157] synthesizing module 'sync_bits__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_bits__parameterized2' (70#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'jesd204_up_ilas_mem' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_ilas_mem.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_ilas_mem' (71#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_ilas_mem.v:47]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_rx_lane' (72#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_rx_lane.v:47]
INFO: [Synth 8-6157] synthesizing module 'sync_data' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_data.v:38]
	Parameter NUM_OF_BITS bound to: 70 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_data' (73#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_data.v:38]
INFO: [Synth 8-6157] synthesizing module 'sync_data__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_data.v:38]
	Parameter NUM_OF_BITS bound to: 4 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_data__parameterized0' (73#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b8ee/sync_data.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_rx.v:171]
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_rx.v:179]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_up_rx' (74#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/jesd204_up_rx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'axi_jesd204_rx' (75#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/9873/axi_jesd204_rx.v:47]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_axi_0' (76#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/synth/system_rx_axi_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9009_rx_jesd_imp_F03Z8L' (77#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:12]
WARNING: [Synth 8-350] instance 'axi_adrv9009_rx_jesd' of module 'axi_adrv9009_rx_jesd_imp_F03Z8L' requires 38 connections, but only 37 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:8132]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_rx_os_clkgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_clkgen_0/synth/system_axi_adrv9009_rx_os_clkgen_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_adrv9009_rx_os_clkgen_0' (78#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_clkgen_0/synth/system_axi_adrv9009_rx_os_clkgen_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_rx_os_dma_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/synth/system_axi_adrv9009_rx_os_dma_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_adrv9009_rx_os_dma_0' (79#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/synth/system_axi_adrv9009_rx_os_dma_0.v:57]
WARNING: [Synth 8-350] instance 'axi_adrv9009_rx_os_dma' of module 'system_axi_adrv9009_rx_os_dma_0' requires 46 connections, but only 45 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:8194]
INFO: [Synth 8-6157] synthesizing module 'axi_adrv9009_rx_os_jesd_imp_1VXWXLF' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:279]
INFO: [Synth 8-6157] synthesizing module 'system_rx_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_1/synth/system_rx_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_1' (80#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_1/synth/system_rx_1.v:57]
WARNING: [Synth 8-350] instance 'rx' of module 'system_rx_1' requires 38 connections, but only 36 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:458]
INFO: [Synth 8-6157] synthesizing module 'system_rx_axi_1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/synth/system_rx_axi_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'system_rx_axi_1' (81#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/synth/system_rx_axi_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'axi_adrv9009_rx_os_jesd_imp_1VXWXLF' (82#1) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:279]
WARNING: [Synth 8-350] instance 'axi_adrv9009_rx_os_jesd' of module 'axi_adrv9009_rx_os_jesd_imp_1VXWXLF' requires 38 connections, but only 37 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:8240]
INFO: [Synth 8-6157] synthesizing module 'system_axi_adrv9009_rx_os_xcvr_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_xcvr_0/synth/system_axi_adrv9009_rx_os_xcvr_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_adxcvr' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr.v:39]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 3 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 16'b0000001101010010 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 5'b01000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b00 
	Parameter OUT_CLK_SEL bound to: 3'b011 
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp' (83#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized0' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mstatus__parameterized0' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_adxcvr_mdrp__parameterized1' (84#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_mdrp.v:38]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter GTXE2 bound to: 2 - type: integer 
	Parameter GTHE3 bound to: 5 - type: integer 
	Parameter GTHE4 bound to: 8 - type: integer 
	Parameter GTYE4 bound to: 9 - type: integer 
	Parameter ES_DRP_CTRL_ADDR bound to: 12'b000000111100 
	Parameter ES_DRP_HOFFSET_ADDR bound to: 12'b000001001111 
	Parameter ES_DRP_VOFFSET_ADDR bound to: 12'b000010010111 
	Parameter ES_DRP_STATUS_ADDR bound to: 12'b001001010011 
	Parameter ES_DRP_SCNT_ADDR bound to: 12'b001001010010 
	Parameter ES_DRP_ECNT_ADDR bound to: 12'b001001010001 
	Parameter ES_FSM_IDLE bound to: 5'b00000 
	Parameter ES_FSM_HOFFSET_READ bound to: 5'b00001 
	Parameter ES_FSM_HOFFSET_RRDY bound to: 5'b00010 
	Parameter ES_FSM_HOFFSET_WRITE bound to: 5'b00011 
	Parameter ES_FSM_HOFFSET_WRDY bound to: 5'b00100 
	Parameter ES_FSM_VOFFSET_READ bound to: 5'b00101 
	Parameter ES_FSM_VOFFSET_RRDY bound to: 5'b00110 
	Parameter ES_FSM_VOFFSET_WRITE bound to: 5'b00111 
	Parameter ES_FSM_VOFFSET_WRDY bound to: 5'b01000 
	Parameter ES_FSM_CTRL_READ bound to: 5'b01001 
	Parameter ES_FSM_CTRL_RRDY bound to: 5'b01010 
	Parameter ES_FSM_START_WRITE bound to: 5'b01011 
	Parameter ES_FSM_START_WRDY bound to: 5'b01100 
	Parameter ES_FSM_STATUS_READ bound to: 5'b01101 
	Parameter ES_FSM_STATUS_RRDY bound to: 5'b01110 
	Parameter ES_FSM_STOP_WRITE bound to: 5'b01111 
	Parameter ES_FSM_STOP_WRDY bound to: 5'b10000 
	Parameter ES_FSM_SCNT_READ bound to: 5'b10001 
	Parameter ES_FSM_SCNT_RRDY bound to: 5'b10010 
	Parameter ES_FSM_ECNT_READ bound to: 5'b10011 
	Parameter ES_FSM_ECNT_RRDY bound to: 5'b10100 
	Parameter ES_FSM_AXI_WRITE bound to: 5'b10101 
	Parameter ES_FSM_AXI_READY bound to: 5'b10110 
	Parameter ES_FSM_UPDATE bound to: 5'b10111 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 3 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 16'b0000001101010010 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 4'b1000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b00 
	Parameter OUT_CLK_SEL bound to: 3'b011 
	Parameter VERSION bound to: 1114465 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element up_ies_status_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:433]
INFO: [Synth 8-4471] merging register 'up_icm_wr_reg' into 'up_icm_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:292]
INFO: [Synth 8-4471] merging register 'up_icm_busy_reg' into 'up_icm_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:295]
WARNING: [Synth 8-6014] Unused sequential element up_icm_wr_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:292]
WARNING: [Synth 8-6014] Unused sequential element up_icm_busy_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:295]
	Parameter AXI_ADDRESS_WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_awaddr' does not match port width (12) of module 'up_axi__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr.v:1934]
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_araddr' does not match port width (12) of module 'up_axi__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr.v:1944]
WARNING: [Synth 8-350] instance 'axi_adrv9009_rx_os_xcvr' of module 'system_axi_adrv9009_rx_os_xcvr_0' requires 90 connections, but only 83 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:8278]
WARNING: [Synth 8-350] instance 'axi_adrv9009_rx_xcvr' of module 'system_axi_adrv9009_rx_xcvr_0' requires 90 connections, but only 83 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:8362]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b1 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 0 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 0 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter FIFO_SIZE bound to: 32 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 1 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 1 - type: integer 
	Parameter DMA_AXIS_ID_W bound to: 8 - type: integer 
	Parameter DMA_AXIS_DEST_W bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DBG_ID_PADDING bound to: 2 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 16384 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 4096 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 4096 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter DMA_LENGTH_ALIGN_SRC bound to: 0 - type: integer 
	Parameter DMA_LENGTH_ALIGN_DEST bound to: 4 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter PCORE_VERSION bound to: 262754 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap.v:178]
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter DMA_CYCLIC bound to: 1'b1 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter MEASURED_LENGTH_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/b73b/axi_dmac_regmap_request.v:148]
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_SIZE bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b1 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter FIFO_SIZE bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 27 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 27 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 16 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter S_AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 8 - type: integer 
	Parameter NUM_M bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 134 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
	Parameter DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 256 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter DMA_LENGTH_ALIGN bound to: 4 - type: integer 
	Parameter ENABLE_DIAGNOSTICS_IF bound to: 1'b0 
	Parameter ALLOW_ASYM_MEM bound to: 1 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 128 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter BURST_LEN bound to: 16 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
	Parameter AUX_FIFO_SIZE bound to: 32 - type: integer 
	Parameter MEM_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BURST_LEN_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BURST_LEN_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DATA_WIDTH_MEM_SRC bound to: 128 - type: integer 
	Parameter DATA_WIDTH_MEM_DEST bound to: 128 - type: integer 
	Parameter ADDRESS_WIDTH_SRC bound to: 9 - type: integer 
	Parameter ADDRESS_WIDTH_DEST bound to: 9 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM_SRC bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter DATA_WIDTH_MEM bound to: 128 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_MEM bound to: 4 - type: integer 
	Parameter A_ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter A_DATA_WIDTH bound to: 128 - type: integer 
	Parameter B_ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter B_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter MIN_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 128 - type: integer 
	Parameter MEM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
	Parameter MEM_RATIO bound to: 1 - type: integer 
	Parameter MEM_RATIO_LOG2 bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 8 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 4 - type: integer 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter STATE_IDLE bound to: 3'b000 
	Parameter STATE_ACC bound to: 3'b001 
	Parameter STATE_WRITE_RESPR bound to: 3'b010 
	Parameter STATE_ZERO_COMPL bound to: 3'b011 
	Parameter STATE_WRITE_ZRCMPL bound to: 3'b100 
	Parameter DEST_SRC_RATIO bound to: 1 - type: integer 
	Parameter DEST_SRC_RATIO_WIDTH bound to: 0 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 4 - type: integer 
	Parameter BURST_LEN_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-350] instance 'axi_adrv9009_tx_dma' of module 'system_axi_adrv9009_tx_dma_0' requires 48 connections, but only 43 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:8470]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter MAX_OCTETS_PER_MULTIFRAME bound to: 256 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 64 - type: integer 
	Parameter LMFC_COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter DW bound to: 128 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter STATE_WAIT bound to: 2'b00 
	Parameter STATE_CGS bound to: 2'b01 
	Parameter STATE_ILAS bound to: 2'b10 
	Parameter STATE_DATA bound to: 2'b11 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter CW bound to: 3 - type: integer 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
WARNING: [Synth 8-350] instance 'tx' of module 'system_tx_0' requires 32 connections, but only 30 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:715]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter PCORE_VERSION bound to: 65889 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019924 - type: integer 
	Parameter PCORE_VERSION bound to: 65889 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019924 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter NUM_IRQS bound to: 5 - type: integer 
	Parameter EXTRA_CFG_WIDTH bound to: 21 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_common.v:279]
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3733/jesd204_up_common.v:297]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_LINKS bound to: 1 - type: integer 
	Parameter NUM_OF_BITS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/34b3/jesd204_up_tx.v:155]
WARNING: [Synth 8-5856] 3D RAM up_cfg_ilas_data_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 3 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 16'b0000001101010010 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter QPLL_ENABLE bound to: 1 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 5'b01000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b011 
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter GTXE2 bound to: 2 - type: integer 
	Parameter GTHE3 bound to: 5 - type: integer 
	Parameter GTHE4 bound to: 8 - type: integer 
	Parameter GTYE4 bound to: 9 - type: integer 
	Parameter ES_DRP_CTRL_ADDR bound to: 12'b000000111100 
	Parameter ES_DRP_HOFFSET_ADDR bound to: 12'b000001001111 
	Parameter ES_DRP_VOFFSET_ADDR bound to: 12'b000010010111 
	Parameter ES_DRP_STATUS_ADDR bound to: 12'b001001010011 
	Parameter ES_DRP_SCNT_ADDR bound to: 12'b001001010010 
	Parameter ES_DRP_ECNT_ADDR bound to: 12'b001001010001 
	Parameter ES_FSM_IDLE bound to: 5'b00000 
	Parameter ES_FSM_HOFFSET_READ bound to: 5'b00001 
	Parameter ES_FSM_HOFFSET_RRDY bound to: 5'b00010 
	Parameter ES_FSM_HOFFSET_WRITE bound to: 5'b00011 
	Parameter ES_FSM_HOFFSET_WRDY bound to: 5'b00100 
	Parameter ES_FSM_VOFFSET_READ bound to: 5'b00101 
	Parameter ES_FSM_VOFFSET_RRDY bound to: 5'b00110 
	Parameter ES_FSM_VOFFSET_WRITE bound to: 5'b00111 
	Parameter ES_FSM_VOFFSET_WRDY bound to: 5'b01000 
	Parameter ES_FSM_CTRL_READ bound to: 5'b01001 
	Parameter ES_FSM_CTRL_RRDY bound to: 5'b01010 
	Parameter ES_FSM_START_WRITE bound to: 5'b01011 
	Parameter ES_FSM_START_WRDY bound to: 5'b01100 
	Parameter ES_FSM_STATUS_READ bound to: 5'b01101 
	Parameter ES_FSM_STATUS_RRDY bound to: 5'b01110 
	Parameter ES_FSM_STOP_WRITE bound to: 5'b01111 
	Parameter ES_FSM_STOP_WRDY bound to: 5'b10000 
	Parameter ES_FSM_SCNT_READ bound to: 5'b10001 
	Parameter ES_FSM_SCNT_RRDY bound to: 5'b10010 
	Parameter ES_FSM_ECNT_READ bound to: 5'b10011 
	Parameter ES_FSM_ECNT_RRDY bound to: 5'b10100 
	Parameter ES_FSM_AXI_WRITE bound to: 5'b10101 
	Parameter ES_FSM_AXI_READY bound to: 5'b10110 
	Parameter ES_FSM_UPDATE bound to: 5'b10111 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 3 - type: integer 
	Parameter FPGA_FAMILY bound to: 4 - type: integer 
	Parameter SPEED_GRADE bound to: 20 - type: integer 
	Parameter DEV_PACKAGE bound to: 3 - type: integer 
	Parameter FPGA_VOLTAGE bound to: 16'b0000001101010010 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter QPLL_ENABLE bound to: 1 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter TX_DIFFCTRL bound to: 4'b1000 
	Parameter TX_POSTCURSOR bound to: 5'b00000 
	Parameter TX_PRECURSOR bound to: 5'b00000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b011 
	Parameter VERSION bound to: 1114465 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element up_ies_status_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:401]
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_awaddr' does not match port width (12) of module 'up_axi__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr.v:1934]
WARNING: [Synth 8-689] width (16) of port connection 'up_axi_araddr' does not match port width (12) of module 'up_axi__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr.v:1944]
WARNING: [Synth 8-350] instance 'axi_adrv9009_tx_xcvr' of module 'system_axi_adrv9009_tx_xcvr_0' requires 97 connections, but only 96 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:8551]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_0' requires 56 connections, but only 54 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:4984]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 24 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 24 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 17 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 17 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 85 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 51 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 13 - type: integer 
	Parameter C_BASE_ADDR bound to: 832'b0000000000000000000000000000000010011100010001000000000000000000000000000000000000000000000000001001110001000000000000000000000000000000000000000000000000000000100001010000000000000000000000000000000000000000000000000000000010000100101010110000000000000000000000000000000000000000000000001000010010101010000000000000000000000000000000000000000000000000100001001010100000000000000000000000000000000000000000000000000010000100101000000000000000000000000000000000000000000000000000001000001111000010000000000000000000000000000000000000000000000000100000111100000000000000000000000000000000000000000000000000000010000000001100000000000000000000000000000000000000000000000000001000000000100000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 416'b00000000000000000000000000001100000000000000000000000000000100100000000000000000000000000001000000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000001000100000000000000000000000000010011000000000000000000000000000100000000000000000000000000000001000100000000000000000000000000010000000000000000000000000000000100110000000000000000000000000001010100000000000000000000000000011111 
	Parameter C_USES_DEST bound to: 0 - type: integer 
	Parameter C_DEST_WIDTH bound to: 1 - type: integer 
	Parameter C_DEST bound to: 13'b0000000000000 
	Parameter C_PREFIX_WIDTH bound to: 1 - type: integer 
	Parameter C_PREFIX bound to: 13'b0000000000000 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 13'b1111111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 13'b1111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_NUM_RANGES_LOG bound to: 4 - type: integer 
	Parameter W_IDLE bound to: 2'b00 
	Parameter W_PENDING bound to: 2'b01 
	Parameter W_DECERR bound to: 2'b11 
	Parameter R_IDLE bound to: 2'b00 
	Parameter R_PENDING bound to: 2'b01 
	Parameter R_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_RANGES bound to: 13 - type: integer 
	Parameter C_NUM_RANGES_LOG bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_BASE_ADDR bound to: 832'b0000000000000000000000000000000010011100010001000000000000000000000000000000000000000000000000001001110001000000000000000000000000000000000000000000000000000000100001010000000000000000000000000000000000000000000000000000000010000100101010110000000000000000000000000000000000000000000000001000010010101010000000000000000000000000000000000000000000000000100001001010100000000000000000000000000000000000000000000000000010000100101000000000000000000000000000000000000000000000000000001000001111000010000000000000000000000000000000000000000000000000100000111100000000000000000000000000000000000000000000000000000010000000001100000000000000000000000000000000000000000000000000001000000000100000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 416'b00000000000000000000000000001100000000000000000000000000000100100000000000000000000000000001000000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000001000100000000000000000000000000010011000000000000000000000000000100000000000000000000000000000001000100000000000000000000000000010000000000000000000000000000000100110000000000000000000000000001010100000000000000000000000000011111 
	Parameter C_RANGE_QUAL bound to: 14'b01111111111111 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:362]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 41 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 41 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 78 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 82 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 102 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 41 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 78 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 82 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 102 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 52 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 102 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 19 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 52 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 41 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 102 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 102 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 52 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 41 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 78 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 82 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 102 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 41 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 78 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 82 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 102 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 52 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 41 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 102 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 102 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 52 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 41 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 78 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 82 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 102 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 41 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 78 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 82 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 86 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 102 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 19 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 52 - type: integer 
WARNING: [Synth 8-350] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
WARNING: [Synth 8-350] instance 's00_mmu' of module 'system_s00_mmu_0' requires 80 connections, but only 78 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:13241]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000100111000100001000000000000000000000000000000000000000000000000010000100101010010000000000000000000000000000000000000000000000001000001111000000000000000000000000000000000000000000000000000000100001001010100000000000000000000000000000000000000000000000000010000100101000001000000000000000000000000000000000000000000000001000010010100000010000000000000000000000000000000000000000000000100001001010000000000000000000000000000000000000000000000000000010000101000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000000110000000000000000000000000000001110000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000100111000100001000000000000000000000000000000000000000000000000010000100101010010000000000000000000000000000000000000000000000001000001111000000000000000000000000000000000000000000000000000000100001001010100000000000000000000000000000000000000000000000000010000100101000001000000000000000000000000000000000000000000000001000010010100000010000000000000000000000000000000000000000000000100001001010000000000000000000000000000000000000000000000000000010000101000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000100111000100001000001111111111110000000000000000000000000000000010000100101010010011111111111111000000000000000000000000000000001000001111000000111111111111111100000000000000000000000000000000100001001010100011111111111111110000000000000000000000000000000010000100101000001000111111111111000000000000000000000000000000001000010010100000010011111111111100000000000000000000000000000000100001001010000000001111111111110000000000000000000000000000000010000101000000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 8'b00000000 
	Parameter P_M_AXILITE_MASK bound to: 8'b00000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 8 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000100111000100001000000000000000000000000000000000000000000000000010000100101010010000000000000000000000000000000000000000000000001000001111000000000000000000000000000000000000000000000000000000100001001010100000000000000000000000000000000000000000000000000010000100101000001000000000000000000000000000000000000000000000001000010010100000010000000000000000000000000000000000000000000000100001001010000000000000000000000000000000000000000000000000000010000101000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000100111000100001000001111111111110000000000000000000000000000000010000100101010010011111111111111000000000000000000000000000000001000001111000000111111111111111100000000000000000000000000000000100001001010100011111111111111110000000000000000000000000000000010000100101000001000111111111111000000000000000000000000000000001000010010100000010011111111111100000000000000000000000000000000100001001010000000001111111111110000000000000000000000000000000010000101000000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 9'b011111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001010000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010000001000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010000010000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010100000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010100100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100111000100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000010000100101010110000000000000000000000000000000000000000000000001000001111000010000000000000000000000000000000000000000000000000100001001010010100000000000000000000000000000000000000000000000010011100010000000000000000000000000000000000000000000000000000001000010010101010000000000000000000000000000000000000000000000000100000111100000100000000000000000000000000000000000000000000000010000100101001100000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000001110000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000010000100101010110000000000000000000000000000000000000000000000001000001111000010000000000000000000000000000000000000000000000000100001001010010100000000000000000000000000000000000000000000000010011100010000000000000000000000000000000000000000000000000000001000010010101010000000000000000000000000000000000000000000000000100000111100000100000000000000000000000000000000000000000000000010000100101001100000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000010000100101010110011111111111111000000000000000000000000000000001000001111000010111111111111111100000000000000000000000000000000100001001010010111111111111111110000000000000000000000000000000010011100010000000000111111111111000000000000000000000000000000001000010010101010001111111111111100000000000000000000000000000000100000111100000111111111111111110000000000000000000000000000000010000100101001101111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000010000100101010110000000000000000000000000000000000000000000000001000001111000010000000000000000000000000000000000000000000000000100001001010010100000000000000000000000000000000000000000000000010011100010000000000000000000000000000000000000000000000000000001000010010101010000000000000000000000000000000000000000000000000100000111100000100000000000000000000000000000000000000000000000010000100101001100000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000010000100101010110011111111111111000000000000000000000000000000001000001111000010111111111111111100000000000000000000000000000000100001001010010111111111111111110000000000000000000000000000000010011100010000000000111111111111000000000000000000000000000000001000010010101010001111111111111100000000000000000000000000000000100000111100000111111111111111110000000000000000000000000000000010000100101001101111111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010011000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010101000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100111000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010010100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100001001010101100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 4 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000100000000011000000000000000000000000000000000000000000000000000010000000001000000000000000000000000000000000000000000000000000001000000000010000000000000000000000000000000000000000000000000000100000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010011100010001000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000001000000000000000000000000000000010011000000000000000000000000000100110000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000100000000011000000000000000000000000000000000000000000000000000010000000001000000000000000000000000000000000000000000000000000001000000000010000000000000000000000000000000000000000000000000000100000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010011100010001000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000100000000011000011111111111111110000000000000000000000000000000010000000001001111111111111111111000000000000000000000000000000001000000000010111111111111111111100000000000000000000000000000000100000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011100010001000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000100000000011000000000000000000000000000000000000000000000000000010000000001000000000000000000000000000000000000000000000000000001000000000010000000000000000000000000000000000000000000000000000100000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010011100010001000000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000100000000011000011111111111111110000000000000000000000000000000010000000001001111111111111111111000000000000000000000000000000001000000000010111111111111111111100000000000000000000000000000000100000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011100010001000000111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100111000100010000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000001000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000011000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 8 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1536'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001001110001000100000000000000000000000000000000000000000000000000100000000011000000000000000000000000000000000000000000000000000010000000001000000000000000000000000000000000000000000000000000001000000000010000000000000000000000000000000000000000000000000000100000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001001110001000000000000000000000000000000000000000000000000000000100001001010101100000000000000000000000000000000000000000000000010000100101010100000000000000000000000000000000000000000000000001000010010100110000000000000000000000000000000000000000000000000100001001010010100000000000000000000000000000000000000000000000010000011110000100000000000000000000000000000000000000000000000001000001111000001000000000000000000000000000000000000000000000000100111000100001000000000000000000000000000000000000000000000000010000101000000000000000000000000000000000000000000000000000000001000010010101001000000000000000000000000000000000000000000000000100001001010100000000000000000000000000000000000000000000000000010000100101000001000000000000000000000000000000000000000000000001000010010100000010000000000000000000000000000000000000000000000100001001010000000000000000000000000000000000000000000000000000010000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 768'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000001000000000000000000000000000000010011000000000000000000000000000100110000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000110000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1536'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001001110001000100000000000000000000000000000000000000000000000000100000000011000000000000000000000000000000000000000000000000000010000000001000000000000000000000000000000000000000000000000000001000000000010000000000000000000000000000000000000000000000000000100000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001001110001000000000000000000000000000000000000000000000000000000100001001010101100000000000000000000000000000000000000000000000010000100101010100000000000000000000000000000000000000000000000001000010010100110000000000000000000000000000000000000000000000000100001001010010100000000000000000000000000000000000000000000000010000011110000100000000000000000000000000000000000000000000000001000001111000001000000000000000000000000000000000000000000000000100111000100001000000000000000000000000000000000000000000000000010000101000000000000000000000000000000000000000000000000000000001000010010101001000000000000000000000000000000000000000000000000100001001010100000000000000000000000000000000000000000000000000010000100101000001000000000000000000000000000000000000000000000001000010010100000010000000000000000000000000000000000000000000000100001001010000000000000000000000000000000000000000000000000000010000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 1536'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001110001000100000011111111111100000000000000000000000000000000100000000011000011111111111111110000000000000000000000000000000010000000001001111111111111111111000000000000000000000000000000001000000000010111111111111111111100000000000000000000000000000000100000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001110001000000000011111111111100000000000000000000000000000000100001001010101100111111111111110000000000000000000000000000000010000100101010100011111111111111000000000000000000000000000000001000010010100110111111111111111100000000000000000000000000000000100001001010010111111111111111110000000000000000000000000000000010000011110000101111111111111111000000000000000000000000000000001000001111000001111111111111111100000000000000000000000000000000100111000100001000001111111111110000000000000000000000000000000010000101000000001111111111111111000000000000000000000000000000001000010010101001001111111111111100000000000000000000000000000000100001001010100011111111111111110000000000000000000000000000000010000100101000001000111111111111000000000000000000000000000000001000010010100000010011111111111100000000000000000000000000000000100001001010000000001111111111110000000000000000000000000000000010000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter P_M_AXILITE_MASK bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 1536'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001001110001000100000000000000000000000000000000000000000000000000100000000011000000000000000000000000000000000000000000000000000010000000001000000000000000000000000000000000000000000000000000001000000000010000000000000000000000000000000000000000000000000000100000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000001001110001000000000000000000000000000000000000000000000000000000100001001010101100000000000000000000000000000000000000000000000010000100101010100000000000000000000000000000000000000000000000001000010010100110000000000000000000000000000000000000000000000000100001001010010100000000000000000000000000000000000000000000000010000011110000100000000000000000000000000000000000000000000000001000001111000001000000000000000000000000000000000000000000000000100111000100001000000000000000000000000000000000000000000000000010000101000000000000000000000000000000000000000000000000000000001000010010101001000000000000000000000000000000000000000000000000100001001010100000000000000000000000000000000000000000000000000010000100101000001000000000000000000000000000000000000000000000001000010010100000010000000000000000000000000000000000000000000000100001001010000000000000000000000000000000000000000000000000000010000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1536'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001110001000100000011111111111100000000000000000000000000000000100000000011000011111111111111110000000000000000000000000000000010000000001001111111111111111111000000000000000000000000000000001000000000010111111111111111111100000000000000000000000000000000100000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001110001000000000011111111111100000000000000000000000000000000100001001010101100111111111111110000000000000000000000000000000010000100101010100011111111111111000000000000000000000000000000001000010010100110111111111111111100000000000000000000000000000000100001001010010111111111111111110000000000000000000000000000000010000011110000101111111111111111000000000000000000000000000000001000001111000001111111111111111100000000000000000000000000000000100111000100001000001111111111110000000000000000000000000000000010000101000000001111111111111111000000000000000000000000000000001000010010101001001111111111111100000000000000000000000000000000100001001010100011111111111111110000000000000000000000000000000010000100101000001000111111111111000000000000000000000000000000001000010010100000010011111111111100000000000000000000000000000000100001001010000000001111111111110000000000000000000000000000000010000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-638] synthesizing module 'bd_a17c_psr_aclk_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/synth/bd_a17c_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/synth/bd_a17c_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (162#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (162#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_a17c_psr_aclk_0' (163#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/synth/bd_a17c_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_a17c_psr_aclk_0' requires 10 connections, but only 6 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:1265]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1JU3II5 does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:1244]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5056 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 158 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 158 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 158 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 158 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 158 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 158 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 158 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 158 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 158 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 158 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 224 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 7 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 7 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 7 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 7 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 7 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 7 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 7 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 149 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 149 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 149 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 149 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 149 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 149 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 149 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 149 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 149 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 149 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 149 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 149 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 149 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5696 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 178 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 178 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 178 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 178 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 178 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 178 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 178 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 178 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 178 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_a17c_s00tr_0' requires 82 connections, but only 78 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:2404]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 140 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 140 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 140 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 140 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 140 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 140 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 800 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 25 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 25 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 25 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 25 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 25 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 25 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5376 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 168 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 168 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 168 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 168 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 168 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 168 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 168 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 168 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 168 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 168 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 168 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 168 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 168 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5120 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 160 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 160 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 160 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-350] instance 's01_transaction_regulator' of module 'bd_a17c_s01tr_0' requires 82 connections, but only 78 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/synth/bd_a17c.v:3235]
INFO: [Synth 8-638] synthesizing module 'bd_31bd_psr_aclk_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/synth/bd_31bd_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/synth/bd_31bd_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_31bd_psr_aclk_0' (242#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/synth/bd_31bd_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_31bd_psr_aclk_0' requires 10 connections, but only 6 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:486]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1V0WYD2 does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:467]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_31bd_s00tr_0' requires 46 connections, but only 44 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/synth/bd_31bd.v:1002]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 157 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 157 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 157 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 157 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 157 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 157 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 157 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 157 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 157 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 157 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 24 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 24 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 24 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bd_c0fd_psr_aclk_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/synth/bd_c0fd_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/synth/bd_c0fd_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_c0fd_psr_aclk_0' (259#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/synth/bd_c0fd_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_c0fd_psr_aclk_0' requires 10 connections, but only 6 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:486]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_QEY4IV does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:467]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_c0fd_s00tr_0' requires 46 connections, but only 44 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/synth/bd_c0fd.v:1002]
INFO: [Synth 8-638] synthesizing module 'bd_503c_psr_aclk_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/synth/bd_503c_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/synth/bd_503c_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_503c_psr_aclk_0' (276#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/synth/bd_503c_psr_aclk_0.vhd:74]
WARNING: [Synth 8-350] instance 'psr_aclk' of module 'bd_503c_psr_aclk_0' requires 10 connections, but only 6 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:402]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1SNA4RV does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:383]
WARNING: [Synth 8-350] instance 's00_transaction_regulator' of module 'bd_503c_s00tr_0' requires 38 connections, but only 36 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/synth/bd_503c.v:832]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5312 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 166 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 166 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 166 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 166 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 166 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 166 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 166 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 166 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 166 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 10 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 10 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 3 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 3 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 71 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 71 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 71 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 71 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 71 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 71 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 71 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 71 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 4 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 128'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_USES_DEST bound to: 0 - type: integer 
	Parameter C_DEST_WIDTH bound to: 1 - type: integer 
	Parameter C_DEST bound to: 4'b0000 
	Parameter C_PREFIX_WIDTH bound to: 1 - type: integer 
	Parameter C_PREFIX bound to: 4'b0000 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_NUM_RANGES_LOG bound to: 2 - type: integer 
	Parameter W_IDLE bound to: 2'b00 
	Parameter W_PENDING bound to: 2'b01 
	Parameter W_DECERR bound to: 2'b11 
	Parameter R_IDLE bound to: 2'b00 
	Parameter R_PENDING bound to: 2'b01 
	Parameter R_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_RANGES bound to: 4 - type: integer 
	Parameter C_NUM_RANGES_LOG bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 128'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_RANGE_QUAL bound to: 5'b01111 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:362]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
WARNING: [Synth 8-350] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000100000000011000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000001000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000010000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100110000000000000000000000000001000000000000000000000000000000010011000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000001000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000100000000011000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000001000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000010000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000100000000011000011111111111111110000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000001000000000100111111111111111111100000000000000000000000000000000000000000000001011111111111111110000000000000000000000000000000010000000000101111111111111111111000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000100000000000000011111111111111110000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 160'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ISSUE_WIDTH bound to: 160'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 73 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 73 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 160'b1111111111111111111111111111111100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 160'b1111111111111111111111111111111100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 4 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 2'b00 
	Parameter C_HIGH_ID bound to: 2'b00 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000100000000011000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000001000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000010000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000100000000011000011111111111111110000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000001000000000100111111111111111111100000000000000000000000000000000000000000000001011111111111111110000000000000000000000000000000010000000000101111111111111111111000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000100000000000000011111111111111110000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 4'b1111 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 38 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000100000000011000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000001000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000010000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000100000000011000011111111111111110000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000001000000000100111111111111111111100000000000000000000000000000000000000000000001011111111111111110000000000000000000000000000000010000000000101111111111111111111000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000100000000000000011111111111111110000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000000000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000000000000000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000000000000000001100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 4 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b00 
	Parameter C_HIGH_ID bound to: 2'b00 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000100000000011000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000001000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000010000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000100000000011000011111111111111110000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000001000000000100111111111111111111100000000000000000000000000000000000000000000001011111111111111110000000000000000000000000000000010000000000101111111111111111111000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000100000000000000011111111111111110000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 4'b1111 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 4 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 2'b10 
	Parameter C_HIGH_ID bound to: 2'b11 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000100000000011000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000001000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000010000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000100000000011000011111111111111110000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000001000000000100111111111111111111100000000000000000000000000000000000000000000001011111111111111110000000000000000000000000000000010000000000101111111111111111111000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000100000000000000011111111111111110000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 4'b1111 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 38 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 5 - type: integer 
	Parameter C_NUM_S_LOG bound to: 3 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 2 - type: integer 
	Parameter C_NUM_M bound to: 4 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b10 
	Parameter C_HIGH_ID bound to: 2'b11 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000100000000011000000000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000001000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000010000000000100000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000100000000011000011111111111111110000000000000000000000000000000000000000000000111111111111111111000000000000000000000000000000001000000000100111111111111111111100000000000000000000000000000000000000000000001011111111111111110000000000000000000000000000000010000000000101111111111111111111000000000000000000000000000000000000000000000001111111111111111100000000000000000000000000000000100000000000000011111111111111110000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 4'b1111 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 5 - type: integer 
	Parameter C_MESG_WIDTH bound to: 73 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 9 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter CORE_VERSION bound to: 32'b00000000000000010000000001100001 
	Parameter CORE_MAGIC bound to: 1398360388 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-350] instance 'inst' of module 'jtag_axi_v1_2_8_jtag_axi' requires 41 connections, but only 39 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
	Parameter C_OPERATION bound to: or - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 9 - type: integer 
	Parameter PATH_TO_FILE bound to: c:/github/hdl/projects/adrv9009/zcu102/mem_init_sys.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'c:/github/hdl/projects/adrv9009/zcu102/mem_init_sys.txt' is read successfully [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/51ce/sysid_rom.v:15]
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 31 - type: integer 
	Parameter DIN_TO bound to: 16 - type: integer 
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 47 - type: integer 
	Parameter DIN_TO bound to: 32 - type: integer 
	Parameter DIN_WIDTH bound to: 64 - type: integer 
	Parameter DIN_FROM bound to: 63 - type: integer 
	Parameter DIN_TO bound to: 48 - type: integer 
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 1 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BYTES_PER_FRAME bound to: 4 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 1 - type: integer 
	Parameter NUM_PROFILES bound to: 1 - type: integer 
	Parameter CLK_RATIO bound to: 1 - type: integer 
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 78 - type: integer 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_enb_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
INFO: [Synth 8-4471] merging register 'up_adc_dcfilt_coeff_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_1_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_2_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_adc_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_m_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
INFO: [Synth 8-4471] merging register 'up_usr_decimation_n_int_reg[15:0]' into 'up_adc_dcfilt_offset_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_enb_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:217]
WARNING: [Synth 8-6014] Unused sequential element up_adc_dcfilt_coeff_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:290]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_1_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:310]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:311]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:343]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:344]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_total_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:346]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_bits_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:347]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_m_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:348]
WARNING: [Synth 8-6014] Unused sequential element up_usr_decimation_n_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:349]
INFO: [Synth 8-4471] merging register 'up_adc_iqcor_coeff_tc_2_reg[15:0]' into 'up_adc_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
WARNING: [Synth 8-6014] Unused sequential element up_adc_iqcor_coeff_tc_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_channel.v:416]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
	Parameter START_CODE_DISABLE bound to: 1 - type: integer 
	Parameter VERSION bound to: 655714 - type: integer 
	Parameter DATA_WIDTH bound to: 37 - type: integer 
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-4471] merging register 'up_adc_start_code_reg[31:0]' into 'up_adc_gpio_out_int_reg[31:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_common.v:333]
WARNING: [Synth 8-6014] Unused sequential element up_adc_start_code_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_adc_common.v:333]
	Parameter COMMON_ID bound to: 2'b00 
	Parameter NUM_PROFILES bound to: 1 - type: integer 
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 1 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter CDW_RAW bound to: 16 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter CDW_FMT bound to: 16 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 1 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter OCTETS_PER_SAMPLE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter OCTETS_PER_SAMPLE bound to: 2 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 1 - type: integer 
	Parameter TWOS_COMPLEMENT bound to: 1 - type: integer 
	Parameter DW bound to: 15 - type: integer 
	Parameter PN_W bound to: 22 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADC_DATA_WIDTH bound to: 64 - type: integer 
	Parameter SAMPLES_PER_BEAT bound to: 4 - type: integer 
	Parameter BITS_PER_CHANNEL_PER_FRAME bound to: 16 - type: integer 
	Parameter BITS_PER_LANE_PER_FRAME bound to: 32 - type: integer 
	Parameter FRAMES_PER_BEAT bound to: 1 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter NUM_GROUPS bound to: 2 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 1 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter NUM_GROUPS bound to: 1 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-350] instance 'tpl_core' of module 'system_tpl_core_1' requires 30 connections, but only 29 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5223]
INFO: [Synth 8-638] synthesizing module 'system_fir_decimation_0_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/synth/system_fir_decimation_0_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_decimation_0_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_decimation_0_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 8 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 8 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 2 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/synth/system_fir_decimation_0_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_decimation_0_0' (402#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/synth/system_fir_decimation_0_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_decimation_0' of module 'system_fir_decimation_0_0' requires 6 connections, but only 5 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5392]
INFO: [Synth 8-638] synthesizing module 'system_fir_decimation_1_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/synth/system_fir_decimation_1_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_decimation_1_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_decimation_1_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 8 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 8 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 2 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/synth/system_fir_decimation_1_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_decimation_1_0' (403#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/synth/system_fir_decimation_1_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_decimation_1' of module 'system_fir_decimation_1_0' requires 6 connections, but only 5 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5398]
INFO: [Synth 8-638] synthesizing module 'system_fir_decimation_2_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_2_0/synth/system_fir_decimation_2_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_decimation_2_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_decimation_2_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 8 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 8 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 2 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_2_0/synth/system_fir_decimation_2_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_decimation_2_0' (404#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_2_0/synth/system_fir_decimation_2_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_decimation_2' of module 'system_fir_decimation_2_0' requires 6 connections, but only 5 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5404]
INFO: [Synth 8-638] synthesizing module 'system_fir_decimation_3_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_3_0/synth/system_fir_decimation_3_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_decimation_3_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_decimation_3_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 8 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 1 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 8 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 2 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_3_0/synth/system_fir_decimation_3_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_decimation_3_0' (405#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_3_0/synth/system_fir_decimation_3_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_decimation_3' of module 'system_fir_decimation_3_0' requires 6 connections, but only 5 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5410]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-350] instance 'rx_fir_decimator' of module 'rx_fir_decimator_imp_1GA06XC' requires 27 connections, but only 24 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9561]
WARNING: [Synth 8-350] instance 'tpl_core' of module 'system_tpl_core_2' requires 30 connections, but only 29 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:5644]
WARNING: [Synth 8-350] instance 'rx_os_adrv9009_tpl_core' of module 'rx_os_adrv9009_tpl_core_imp_7VKFB3' requires 38 connections, but only 35 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9586]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'system_sys_250m_rstgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/synth/system_sys_250m_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/synth/system_sys_250m_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized4' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized1' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/software/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized1' (428#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized4' (428#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_sys_250m_rstgen_0' (429#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/synth/system_sys_250m_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_250m_rstgen' of module 'system_sys_250m_rstgen_0' requires 10 connections, but only 7 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9632]
INFO: [Synth 8-638] synthesizing module 'system_sys_500m_rstgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/synth/system_sys_500m_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/synth/system_sys_500m_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_sys_500m_rstgen_0' (430#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/synth/system_sys_500m_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_500m_rstgen' of module 'system_sys_500m_rstgen_0' requires 10 connections, but only 7 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9640]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 8 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 8 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 95 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:2365]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:2366]
WARNING: [Synth 8-350] instance 'PS8_i' of module 'PS8' requires 1015 connections, but only 957 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:3885]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:384]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1404]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1405]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1406]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1407]
WARNING: [Synth 8-350] instance 'inst' of module 'zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e' requires 1491 connections, but only 1487 given [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:833]
WARNING: [Synth 8-350] instance 'sys_ps8' of module 'system_sys_ps8_0' requires 237 connections, but only 205 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9668]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (437#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_rstgen' of module 'system_sys_rstgen_0' requires 10 connections, but only 7 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9874]
	Parameter IN0_WIDTH bound to: 32 - type: integer 
	Parameter IN1_WIDTH bound to: 32 - type: integer 
	Parameter IN2_WIDTH bound to: 32 - type: integer 
	Parameter IN3_WIDTH bound to: 32 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 128 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_CORDIC_DW bound to: 16 - type: integer 
	Parameter DDS_CORDIC_PHASE_DW bound to: 16 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTES_PER_FRAME bound to: 2 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter NUM_PROFILES bound to: 1 - type: integer 
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 167 - type: integer 
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_2_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_m_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_n_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
WARNING: [Synth 8-6014] Unused sequential element up_dac_iqcor_coeff_2_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_be_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
WARNING: [Synth 8-6014] Unused sequential element up_usr_datatype_signed_int_reg was removed.  [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_2_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_m_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_n_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_2_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_m_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_n_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_2_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:255]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_be_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:283]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_signed_int_reg' into 'up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:284]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_total_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:286]
INFO: [Synth 8-4471] merging register 'up_usr_datatype_bits_int_reg[7:0]' into 'up_usr_datatype_shift_int_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:287]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_m_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:288]
INFO: [Synth 8-4471] merging register 'up_usr_interpolation_n_int_reg[15:0]' into 'up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:289]
	Parameter ID bound to: 0 - type: integer 
	Parameter FPGA_TECHNOLOGY bound to: 0 - type: integer 
	Parameter FPGA_FAMILY bound to: 0 - type: integer 
	Parameter SPEED_GRADE bound to: 0 - type: integer 
	Parameter DEV_PACKAGE bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 1'b0 
	Parameter COMMON_ID bound to: 6'b000000 
	Parameter DRP_DISABLE bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 1 - type: integer 
	Parameter GPIO_DISABLE bound to: 1 - type: integer 
	Parameter VERSION bound to: 590178 - type: integer 
	Parameter DATA_WIDTH bound to: 23 - type: integer 
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_CORDIC_DW bound to: 16 - type: integer 
	Parameter DDS_CORDIC_PHASE_DW bound to: 16 - type: integer 
	Parameter DAC_CDW bound to: 32 - type: integer 
	Parameter DAC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DMA_CDW bound to: 32 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_CORDIC_DW bound to: 16 - type: integer 
	Parameter DDS_CORDIC_PHASE_DW bound to: 16 - type: integer 
	Parameter CR bound to: 16 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
	Parameter DDS_DW bound to: 16 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 16 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 16 - type: integer 
	Parameter CLK_RATIO bound to: 2 - type: integer 
	Parameter DDS_DW bound to: 16 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter CORDIC_DW bound to: 16 - type: integer 
	Parameter CORDIC_PHASE_DW bound to: 16 - type: integer 
	Parameter CORDIC bound to: 1 - type: integer 
	Parameter POLYNOMIAL bound to: 2 - type: integer 
	Parameter DDS_D_DW bound to: 16 - type: integer 
	Parameter DDS_P_DW bound to: 16 - type: integer 
	Parameter C_T_WIDTH bound to: 0 - type: integer 
	Parameter DDS_TYPE bound to: 1 - type: integer 
	Parameter DDS_D_DW bound to: 16 - type: integer 
	Parameter DDS_P_DW bound to: 16 - type: integer 
	Parameter DDS_CORDIC_TYPE bound to: 1 - type: integer 
	Parameter DDS_POLINOMIAL_TYPE bound to: 2 - type: integer 
	Parameter PHASE_DW bound to: 16 - type: integer 
	Parameter CORDIC_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter LUT_FSCALE bound to: 65536 - type: integer 
	Parameter X_FSCALE bound to: 65536 - type: integer 
	Parameter APROX_DW_GAIN_ERR bound to: 4 - type: integer 
	Parameter X_VALUE bound to: 16'b0100110110110110 
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:55]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:56]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:57]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:58]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:59]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:60]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:61]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:77]
WARNING: [Synth 8-693] zero replication count - replication ignored [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds_cordic_pipe.v:78]
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 1 - type: integer 
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 2 - type: integer 
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 3 - type: integer 
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 4 - type: integer 
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 5 - type: integer 
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 6 - type: integer 
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 7 - type: integer 
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 8 - type: integer 
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 9 - type: integer 
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 10 - type: integer 
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 11 - type: integer 
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 12 - type: integer 
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 13 - type: integer 
	Parameter P_DW bound to: 16 - type: integer 
	Parameter D_DW bound to: 16 - type: integer 
	Parameter DELAY_DW bound to: 1 - type: integer 
	Parameter SHIFT bound to: 14 - type: integer 
	Parameter A_DATA_WIDTH bound to: 17 - type: integer 
	Parameter B_DATA_WIDTH bound to: 17 - type: integer 
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter NUM_CHANNELS bound to: 4 - type: integer 
	Parameter BITS_PER_SAMPLE bound to: 16 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter SAMPLES_PER_FRAME bound to: 1 - type: integer 
	Parameter OCTETS_PER_BEAT bound to: 4 - type: integer 
	Parameter LINK_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DAC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter FRAMES_PER_BEAT bound to: 2 - type: integer 
	Parameter SAMPLES_PER_BEAT bound to: 8 - type: integer 
	Parameter BITS_PER_CHANNEL_PER_FRAME bound to: 16 - type: integer 
	Parameter BITS_PER_LANE_PER_FRAME bound to: 16 - type: integer 
	Parameter TAIL_BITS bound to: 0 - type: integer 
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 2 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
	Parameter NUM_GROUPS bound to: 2 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter CONVERTER_RESOLUTION bound to: 16 - type: integer 
	Parameter CR bound to: 16 - type: integer 
	Parameter DW bound to: 31 - type: integer 
	Parameter PN7_W bound to: 31 - type: integer 
	Parameter PN15_W bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'system_fir_interpolation_0_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/synth/system_fir_interpolation_0_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_interpolation_0_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_interpolation_0_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 2 - type: integer 
	Parameter C_INTERP_RATE bound to: 8 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 17,17 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 32,32 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 8 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/synth/system_fir_interpolation_0_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_interpolation_0_0' (468#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/synth/system_fir_interpolation_0_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_interpolation_0' of module 'system_fir_interpolation_0_0' requires 6 connections, but only 4 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:15484]
INFO: [Synth 8-638] synthesizing module 'system_fir_interpolation_1_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/synth/system_fir_interpolation_1_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_interpolation_1_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_interpolation_1_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 2 - type: integer 
	Parameter C_INTERP_RATE bound to: 8 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 17,17 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 32,32 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 8 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/synth/system_fir_interpolation_1_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_interpolation_1_0' (469#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/synth/system_fir_interpolation_1_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_interpolation_1' of module 'system_fir_interpolation_1_0' requires 6 connections, but only 4 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:15489]
INFO: [Synth 8-638] synthesizing module 'system_fir_interpolation_2_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_2_0/synth/system_fir_interpolation_2_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_interpolation_2_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_interpolation_2_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 2 - type: integer 
	Parameter C_INTERP_RATE bound to: 8 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 17,17 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 32,32 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 8 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_2_0/synth/system_fir_interpolation_2_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_interpolation_2_0' (470#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_2_0/synth/system_fir_interpolation_2_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_interpolation_2' of module 'system_fir_interpolation_2_0' requires 6 connections, but only 4 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:15494]
INFO: [Synth 8-638] synthesizing module 'system_fir_interpolation_3_0' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_3_0/synth/system_fir_interpolation_3_0.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: system_fir_interpolation_3_0 - type: string 
	Parameter C_COEF_FILE bound to: system_fir_interpolation_3_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 72 - type: integer 
	Parameter C_FILTER_TYPE bound to: 2 - type: integer 
	Parameter C_INTERP_RATE bound to: 8 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 129 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 2 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 9 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 17,17 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0,0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0,1 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0,0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 32,32 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 16,16 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 31,31 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 9 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 1 - type: integer 
	Parameter C_INPUT_RATE bound to: 8 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 1 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 20 - type: integer 
	Parameter C_HAS_ARESETn bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 0 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_11' declared at 'c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/3697/hdl/fir_compiler_v7_2_vh_rfs.vhd:61157' bound to instance 'U0' of component 'fir_compiler_v7_2_11' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_3_0/synth/system_fir_interpolation_3_0.vhd:206]
WARNING: [Synth 8-5858] RAM p_casc_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM p_path_out_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'system_fir_interpolation_3_0' (471#1) [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_3_0/synth/system_fir_interpolation_3_0.vhd:70]
WARNING: [Synth 8-350] instance 'fir_interpolation_3' of module 'system_fir_interpolation_3_0' requires 6 connections, but only 4 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:15499]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PULSE_WIDTH bound to: 1 - type: integer 
	Parameter PULSE_PERIOD bound to: 7 - type: integer 
WARNING: [Synth 8-350] instance 'rate_gen' of module 'system_rate_gen_0' requires 7 connections, but only 6 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:15564]
WARNING: [Synth 8-350] instance 'tx_fir_interpolator' of module 'tx_fir_interpolator_imp_1308SRJ' requires 29 connections, but only 27 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9921]
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter REAL_NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 1 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 1 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NON_POWER_OF_TWO bound to: 1'b1 
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 4 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 8 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NUM_OF_PORTS bound to: 4 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 2 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 2 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter REAL_NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 2 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PER_CHANNEL bound to: 2 - type: integer 
	Parameter SAMPLE_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NON_POWER_OF_TWO bound to: 1'b1 
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 128 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 8 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 32 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 0 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_OF_PORTS bound to: 16 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 4 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 256 - type: integer 
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 4 - type: integer 
	Parameter WORD_WIDTH bound to: 16 - type: integer 
	Parameter NUM_GROUPS bound to: 4 - type: integer 
	Parameter WORDS_PER_GROUP bound to: 2 - type: integer 
	Parameter WORD_WIDTH bound to: 32 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 3 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 1 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter CTRL_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 3 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter MIN_STAGE bound to: 1 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_OF_PORTS bound to: 8 - type: integer 
	Parameter PORT_DATA_WIDTH bound to: 16 - type: integer 
	Parameter PORT_ADDRESS_WIDTH bound to: 3 - type: integer 
	Parameter MUX_ORDER bound to: 2 - type: integer 
	Parameter NUM_STAGES bound to: 1 - type: integer 
	Parameter PACK bound to: 0 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
	Parameter TOTAL_DATA_WIDTH bound to: 128 - type: integer 
WARNING: [Synth 8-350] instance 'util_adrv9009_tx_upack' of module 'system_util_adrv9009_tx_upack_0' requires 16 connections, but only 14 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9983]
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter POR_CFG bound to: 16'b0000000000000110 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0001010000 
	Parameter QPLL_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL_CP_G3 bound to: 16'b0000000000011111 
	Parameter QPLL_LPF bound to: 16'b0000000100110111 
	Parameter QPLL_CP bound to: 16'b0000000001111111 
	Parameter GTY4_PPF0_CFG bound to: 16'b0000100000000000 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter GTH4_CH_HSPMUX bound to: 16'b0010010000100100 
	Parameter GTH4_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTH4_RXPI_CFG0 bound to: 16'b0000000000000010 
	Parameter GTH4_RXPI_CFG1 bound to: 16'b0000000000010101 
	Parameter GTY4_CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter GTY4_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTY4_RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter GTY4_RXPI_CFG0 bound to: 16'b0000000100000000 
	Parameter TX_NUM_OF_LANES bound to: 4 - type: integer 
	Parameter TX_OUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter TX_LANE_INVERT bound to: 0 - type: integer 
	Parameter TX_PI_BIASSET bound to: 16'b0000000000000001 
	Parameter TXPI_CFG bound to: 16'b0000000001010100 
	Parameter A_TXDIFFCTRL bound to: 16'b0000000000010110 
	Parameter RX_NUM_OF_LANES bound to: 4 - type: integer 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_PMA_CFG bound to: 1994880 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000010110000000000000000001000111111111100010000010000000000000000100000 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001100101 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000010110100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b011010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000100100 
	Parameter RX_LANE_INVERT bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter POR_CFG bound to: 16'b0000000000000110 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0001010000 
	Parameter QPLL_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL_CP_G3 bound to: 16'b0000000000011111 
	Parameter QPLL_LPF bound to: 16'b0000000100110111 
	Parameter QPLL_CP bound to: 16'b0000000001111111 
	Parameter GTY4_PPF0_CFG bound to: 16'b0000100000000000 
	Parameter GTXE2_TRANSCEIVERS bound to: 2 - type: integer 
	Parameter GTHE3_TRANSCEIVERS bound to: 5 - type: integer 
	Parameter GTHE4_TRANSCEIVERS bound to: 8 - type: integer 
	Parameter GTYE4_TRANSCEIVERS bound to: 9 - type: integer 
	Parameter AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter A_SDM0TOGGLE bound to: 1'b0 
	Parameter A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter A_SDM1TOGGLE bound to: 1'b0 
	Parameter BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0000000100100100 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000001 
	Parameter BIAS_CFG4 bound to: 16'b0000000000010000 
	Parameter BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000110 
	Parameter PPF0_CFG bound to: 16'b0000011000000000 
	Parameter PPF1_CFG bound to: 16'b0000011000000000 
	Parameter QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL0_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL0_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL0_CP bound to: 10'b0001111111 
	Parameter QPLL0_CP_G3 bound to: 10'b0000011111 
	Parameter QPLL0_FBDIV bound to: 80 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 160 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL0_LPF bound to: 10'b0100110111 
	Parameter QPLL0_LPF_G3 bound to: 10'b0111010101 
	Parameter QPLL0_PCI_EN bound to: 1'b0 
	Parameter QPLL0_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL1_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL1_CFG1 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b1101000000111000 
	Parameter QPLL1_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000000011 
	Parameter QPLL1_CP bound to: 10'b1111111111 
	Parameter QPLL1_CP_G3 bound to: 10'b0011111111 
	Parameter QPLL1_FBDIV bound to: 80 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL1_LPF bound to: 10'b0100110101 
	Parameter QPLL1_LPF_G3 bound to: 10'b0111010100 
	Parameter QPLL1_PCI_EN bound to: 1'b0 
	Parameter QPLL1_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_ENB bound to: 1'b0 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter XCVR_TYPE bound to: 8 - type: integer 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter GTH4_CH_HSPMUX bound to: 16'b0010010000100100 
	Parameter GTH4_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTH4_RXPI_CFG0 bound to: 16'b0000000000000010 
	Parameter GTH4_RXPI_CFG1 bound to: 16'b0000000000010101 
	Parameter GTY4_CH_HSPMUX bound to: 16'b0010000000100000 
	Parameter GTY4_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTY4_RTX_BUF_CML_CTRL bound to: 3'b011 
	Parameter GTY4_RXPI_CFG0 bound to: 16'b0000000100000000 
	Parameter TX_OUT_DIV bound to: 1 - type: integer 
	Parameter TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter TX_POLARITY bound to: 0 - type: integer 
	Parameter TX_PI_BIASSET bound to: 16'b0000000000000001 
	Parameter TXPI_CFG bound to: 16'b0000000001010100 
	Parameter A_TXDIFFCTRL bound to: 16'b0000000000010110 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_PMA_CFG bound to: 1994880 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000010110000000000000000001000111111111100010000010000000000000000100000 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001100101 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000010110100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b011010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000100100 
	Parameter RX_POLARITY bound to: 0 - type: integer 
	Parameter GTXE2_TRANSCEIVERS bound to: 2 - type: integer 
	Parameter GTHE3_TRANSCEIVERS bound to: 5 - type: integer 
	Parameter GTHE4_TRANSCEIVERS bound to: 8 - type: integer 
	Parameter GTYE4_TRANSCEIVERS bound to: 9 - type: integer 
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b0001000000000000 
	Parameter ADAPT_CFG1 bound to: 16'b1100100000000000 
	Parameter ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_RXTERMINATION bound to: 1'b1 
	Parameter A_TXDIFFCTRL bound to: 5'b10110 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CAPBYPASS_FORCE bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CH_HSPMUX bound to: 16'b0010010000100100 
	Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL1_CFG_1 bound to: 16'b0101000011000000 
	Parameter CKCAL1_CFG_2 bound to: 16'b0000000000001010 
	Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter CKCAL2_CFG_2 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter CKCAL_RSVD0 bound to: 16'b0000000010000000 
	Parameter CKCAL_RSVD1 bound to: 16'b0000010000000000 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 12 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DELAY_ELEC bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: TRUE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK1 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK2 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK3 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK4 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK5 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK6 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK7 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK8 bound to: 16'b1111111111111111 
	Parameter ES_QUAL_MASK9 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK0 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK1 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000011111111 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK5 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK6 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK7 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK8 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK9 bound to: 16'b1111111111111111 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter LPBK_BIAS_CTRL bound to: 3'b100 
	Parameter LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter LPBK_IND_CTRL0 bound to: 3'b000 
	Parameter LPBK_IND_CTRL1 bound to: 3'b000 
	Parameter LPBK_IND_CTRL2 bound to: 3'b000 
	Parameter LPBK_RG_CTRL bound to: 4'b1110 
	Parameter OOBDIVCTL bound to: 2'b00 
	Parameter OOB_PWRUP bound to: 1'b0 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0011010100000000 
	Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b10 
	Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b10 
	Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter PROCESS_PAR bound to: 3'b010 
	Parameter RATE_SW_USE_DRP bound to: 1'b1 
	Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b010 
	Parameter RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 57 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 3 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000010 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001100101 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001100101 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000001001100101 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000010110100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b011010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000100100 
	Parameter RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000001 
	Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000011100010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_KH_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_KH_CFG2 bound to: 16'b0010011000010011 
	Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100011100 
	Parameter RXDFE_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_PWR_SAVING bound to: 1'b0 
	Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b1000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b1000000000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_AUTO_BW_SEL_BYPASS bound to: 1'b0 
	Parameter RXPI_CFG0 bound to: 16'b0000000000000010 
	Parameter RXPI_CFG1 bound to: 16'b0000000000010101 
	Parameter RXPI_LPM bound to: 1'b0 
	Parameter RXPI_SEL_LC bound to: 2'b00 
	Parameter RXPI_STARTCODE bound to: 2'b00 
	Parameter RXPI_VREFSEL bound to: 1'b0 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0001010101010100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 10 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 3 - type: integer 
	Parameter RX_CM_TRIM bound to: 10 - type: integer 
	Parameter RX_CTLE3_LPF bound to: 8'b11111111 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DEGEN_CTRL bound to: 3'b011 
	Parameter RX_DFELPM_CFG0 bound to: 6 - type: integer 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 1 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIV2_MODE_B bound to: 1'b0 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter RX_EN_HI_LR bound to: 1'b1 
	Parameter RX_EXT_RL_CTRL bound to: 9'b000000000 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b0100 
	Parameter RX_SUM_RESLOAD_CTRL bound to: 4'b0011 
	Parameter RX_SUM_VCMTUNE bound to: 4'b0110 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter RX_TUNE_AFE_OS bound to: 2'b00 
	Parameter RX_VREG_CTRL bound to: 3'b101 
	Parameter RX_VREG_PDB bound to: 1'b1 
	Parameter RX_WIDEMODE_CDR bound to: 2'b01 
	Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter RX_XMODE_SEL bound to: 1'b0 
	Parameter SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter SAS_12G_MODE bound to: 1'b0 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter SRSTMODE bound to: 1'b0 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TEMPERATURE_PAR bound to: 4'b0010 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010001 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter TXDRVBIAS_N bound to: 4'b1010 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001111 
	Parameter TXPH_CFG bound to: 16'b0000001100100011 
	Parameter TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG bound to: 16'b0000000001010100 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_LPM bound to: 1'b0 
	Parameter TXPI_PPM bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPI_VREFSEL bound to: 1'b0 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 10 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DEEMPH2 bound to: 6'b000000 
	Parameter TX_DEEMPH3 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_DRVMUX_CTRL bound to: 2 - type: integer 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_FIFO_BYP_EN bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1011111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1011110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1011100 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1011010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1011000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000000000 
	Parameter TX_PHICAL_CFG1 bound to: 16'b0111111000000000 
	Parameter TX_PHICAL_CFG2 bound to: 16'b0000001000000001 
	Parameter TX_PI_BIASSET bound to: 1 - type: integer 
	Parameter TX_PI_IBIAS_MID bound to: 2'b00 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PMA_RSV0 bound to: 16'b0000000000001000 
	Parameter TX_PREDRV_CTRL bound to: 2 - type: integer 
	Parameter TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 4 - type: integer 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter TX_SW_MEAS bound to: 2'b00 
	Parameter TX_VREG_CTRL bound to: 3'b000 
	Parameter TX_VREG_PDB bound to: 1'b0 
	Parameter TX_VREG_VREFSEL bound to: 2'b00 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter USB_EXT_CNTL bound to: 1'b1 
	Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter USB_MODE bound to: 1'b0 
	Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter USB_RAW_ELEC bound to: 1'b0 
	Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter Y_ALL_MODE bound to: 1'b0 
WARNING: [Synth 8-689] width (6) of port connection 'TXDIFFCTRL' does not match port width (5) of module 'GTHE4_CHANNEL' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/fb15/util_adxcvr_xch.v:2341]
WARNING: [Synth 8-350] instance 'util_adrv9009_xcvr' of module 'system_util_adrv9009_xcvr_0' requires 230 connections, but only 225 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/synth/system.v:9998]
WARNING: [Synth 8-689] width (32) of port connection 'axi_regs_awaddr' does not match port width (40) of module 'system_wrapper' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:418]
WARNING: [Synth 8-689] width (32) of port connection 'axi_regs_araddr' does not match port width (40) of module 'system_wrapper' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:435]
WARNING: [Synth 8-689] width (32) of port connection 'axi_tx_bram_awaddr' does not match port width (40) of module 'system_wrapper' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:451]
WARNING: [Synth 8-689] width (32) of port connection 'axi_tx_bram_araddr' does not match port width (40) of module 'system_wrapper' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:478]
WARNING: [Synth 8-689] width (32) of port connection 'axi_rx_bram_awaddr' does not match port width (40) of module 'system_wrapper' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:503]
WARNING: [Synth 8-689] width (32) of port connection 'axi_rx_bram_araddr' does not match port width (40) of module 'system_wrapper' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:530]
WARNING: [Synth 8-689] width (32) of port connection 'axi_drp_awaddr' does not match port width (40) of module 'system_wrapper' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:554]
WARNING: [Synth 8-689] width (32) of port connection 'axi_drp_araddr' does not match port width (40) of module 'system_wrapper' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:571]
WARNING: [Synth 8-350] instance 'i_system_wrapper' of module 'system_wrapper' requires 157 connections, but only 149 given [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:371]
	Parameter XVR_BRAM_ADDR_WIDTH bound to: 32'sb00000000000000000000000000001111 
	Parameter XVR_BRAM_DATA_WIDTH bound to: 32'sb00000000000000000000000010000000 
	Parameter XVR_BRAM_WE_WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter XVR_DATA_WIDTH bound to: 32'sb00000000000000000000000001010000 
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:246]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:247]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:248]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:249]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:250]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:253]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:254]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:255]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:256]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:257]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:260]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:261]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:262]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:263]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:266]
INFO: [Synth 8-5534] Detected attribute (* MARK_DEBUG = "TRUE" *) [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:267]
	Parameter AXI_ID_WIDTH bound to: 32'sb00000000000000000000000000000001 
	Parameter AXI_ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter AXI_STRB_WIDTH bound to: 32'sb00000000000000000000000000000100 
	Parameter AXI_DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_DEC_WIDTH bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 32'sb00000000000000000000000000000001 
	Parameter AXI_ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter AXI_STRB_WIDTH bound to: 32'sb00000000000000000000000000000100 
	Parameter AXI_DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter AXI_ID_WIDTH bound to: 32'sb00000000000000000000000000000001 
	Parameter AXI_ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter AXI_STRB_WIDTH bound to: 32'sb00000000000000000000000000000100 
	Parameter AXI_DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src_axi4/axi4lite_slave_interface_write_fsm.sv:79]
INFO: [Synth 8-155] case statement is not full and has no default [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src_axi4/axi4lite_slave_interface_write_fsm.sv:120]
	Parameter AXI_ID_WIDTH bound to: 32'sb00000000000000000000000000000001 
	Parameter AXI_ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter AXI_DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src_axi4/axi4lite_slave_interface_read_fsm.sv:70]
INFO: [Synth 8-155] case statement is not full and has no default [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src_axi4/axi4lite_slave_interface_read_fsm.sv:109]
	Parameter AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BRAM_PIPELINE bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src_axi4/axi4_bram_common_address_fsm.sv:108]
INFO: [Synth 8-155] case statement is not full and has no default [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src_axi4/axi4_bram_common_address_fsm.sv:237]
	Parameter AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter MUXA_REG bound to: 1 - type: integer 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter CASCADE_ORDER_A bound to: NONE - type: string 
	Parameter CASCADE_ORDER_B bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter ENADDRENA bound to: TRUE - type: string 
	Parameter ENADDRENB bound to: TRUE - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RDADDRCHANGEA bound to: FALSE - type: string 
	Parameter RDADDRCHANGEB bound to: FALSE - type: string 
	Parameter READ_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_WIDTH_B bound to: 1 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: NO_CHANGE - type: string 
	Parameter WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
	Parameter ADDR_WIDTH bound to: 32'sb00000000000000000000000000001111 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000010000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_tx_bram_fsm.sv:89]
INFO: [Synth 8-155] case statement is not full and has no default [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_tx_bram_fsm.sv:136]
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter INIT bound to: 15'b000000000000000 
	Parameter ADDR_WIDTH bound to: 32'sb00000000000000000000000000001111 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000010000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_rx_bram_fsm.sv:81]
INFO: [Synth 8-155] case statement is not full and has no default [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_rx_bram_fsm.sv:123]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
	Parameter DATA_WIDTH bound to: 32'sb00000000000000000000000010000000 
	Parameter XVR_WIDTH bound to: 32'sb00000000000000000000000001010000 
	Parameter AXI_ID_WIDTH bound to: 32'sb00000000000000000000000000000001 
	Parameter AXI_ADDR_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter AXI_STRB_WIDTH bound to: 32'sb00000000000000000000000000000100 
	Parameter AXI_DATA_WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter DRP_ADDR_WIDTH bound to: 32'sb00000000000000000000000000001010 
	Parameter DRP_DATA_WIDTH bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src_axi4/axi4lite_to_drp_bridge_fsm.sv:133]
INFO: [Synth 8-155] case statement is not full and has no default [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src_axi4/axi4lite_to_drp_bridge_fsm.sv:215]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter INIT bound to: 8'b00000000 
	Parameter REFCLK_EN_TX_PATH bound to: 1'b1 
	Parameter REFCLK_ICNTL_TX bound to: 5'b00111 
	Parameter WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u10'. This will prevent further optimization [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:665]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u4'. This will prevent further optimization [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:530]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u11'. This will prevent further optimization [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:687]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u5'. This will prevent further optimization [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:564]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u13'. This will prevent further optimization [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/xvr_awg.sv:723]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:636]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:647]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:667]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:678]
INFO: [Synth 8-3331] design xpm_cdc_single__parameterized0 has unconnected port src_clk
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[31]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[30]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[29]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[28]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[27]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[26]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[25]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[24]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[23]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[22]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[21]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[20]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[19]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[18]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[17]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[16]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[15]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[14]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[13]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[12]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[1]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_awaddr[0]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wstrb[3]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wstrb[2]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wstrb[1]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wstrb[0]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[31]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[30]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[29]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[28]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[27]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[26]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[25]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[24]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[23]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[22]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[21]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[20]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[19]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[18]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[17]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_wdata[16]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[31]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[30]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[29]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[28]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[27]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[26]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[25]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[24]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[23]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[22]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[21]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[20]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[19]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[18]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[17]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[16]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[15]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[14]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[13]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[12]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[1]
INFO: [Synth 8-3331] design axi4lite_to_drp_bridge has unconnected port axi_araddr[0]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[127]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[126]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[125]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[124]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[123]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[122]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[121]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[120]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[119]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[118]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[117]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[116]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[115]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[114]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[113]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[112]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[111]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[110]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[109]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[108]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[107]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[106]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[105]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[104]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[103]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[102]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[101]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[100]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[99]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[98]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[97]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[96]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[95]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[94]
INFO: [Synth 8-3331] design xvr_interface has unconnected port tx_data[93]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:13 ; elapsed = 00:03:16 . Memory (MB): peak = 1439.672 ; gain = 937.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/synth/system_jtag_axi_0_0.v:191]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet0_signal_detect to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:833]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet1_signal_detect to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:833]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet2_signal_detect to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:833]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet3_signal_detect to constant 0 [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/synth/system_sys_ps8_0.v:833]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:axi_rx_bram_bid[1] to constant 0 [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:371]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:axi_rx_bram_bid[0] to constant 0 [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:371]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:axi_rx_bram_rid[1] to constant 0 [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:371]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:axi_rx_bram_rid[0] to constant 0 [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:371]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:axi_tx_bram_bid[1] to constant 0 [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:371]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:axi_tx_bram_bid[0] to constant 0 [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:371]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:axi_tx_bram_rid[1] to constant 0 [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:371]
WARNING: [Synth 8-3295] tying undriven pin i_system_wrapper:axi_tx_bram_rid[0] to constant 0 [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/hdl/projects/adrv9009/zcu102/system_top.v:371]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:17 ; elapsed = 00:03:21 . Memory (MB): peak = 1439.672 ; gain = 937.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:17 ; elapsed = 00:03:21 . Memory (MB): peak = 1439.672 ; gain = 937.070
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 295 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/ip/xvr/xvr/xvr_in_context.xdc] for cell 'u2/u13/u4'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/ip/xvr/xvr/xvr_in_context.xdc] for cell 'u2/u13/u4'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/ip/xvr_refclk_out/xvr_refclk_out/xvr_refclk_out_in_context.xdc] for cell 'u2/u15/u1'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/ip/xvr_refclk_out/xvr_refclk_out/xvr_refclk_out_in_context.xdc] for cell 'u2/u15/u1'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_ps8_0/system_sys_ps8_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps8/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_250m_rstgen_0/system_sys_250m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_250m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_sys_500m_rstgen_0/system_sys_500m_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_500m_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp0_interconnect_0/bd_0/ip/ip_1/bd_a17c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_0/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_1/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_2/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_interpolation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/tx_fir_interpolator/fir_interpolation_3/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_dacfifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_0/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_1/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_2/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_2/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_fir_decimation_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'i_system_wrapper/system_i/rx_fir_decimator/fir_decimation_3/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_clock_mon'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_status'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/rx_os_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[0].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[1].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[2].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/g_channel[3].i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_regmap/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_util_adrv9009_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_tx_device_clk_rstgen_0/system_adrv9009_tx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_tx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_device_clk_rstgen_0/system_adrv9009_rx_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_adrv9009_rx_os_device_clk_rstgen_0/system_adrv9009_rx_os_device_clk_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/adrv9009_rx_os_device_clk_rstgen/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp1_interconnect_0/bd_0/ip/ip_1/bd_31bd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp2_interconnect_0/bd_0/ip/ip_1/bd_c0fd_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_hp3_interconnect_0/bd_0/ip/ip_1/bd_503c_psr_aclk_0.xdc] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst'
Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/common/xilinx/adi_fir_filter_constr.xdc]
Finished Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/common/xilinx/adi_fir_filter_constr.xdc]
Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc]
Finished Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/common/zcu102/zcu102_system_constr.xdc]
Finished Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/common/zcu102/zcu102_system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/common/zcu102/zcu102_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:84] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_gthe4_channel/TXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:83] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel/RXOUTCLK [See C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/projects/adrv9009/zcu102/system_constr.xdc:85] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_gthe4_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
INFO: [Timing 38-2] Deriving generated clocks [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc:8]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4558.352 ; gain = 37.910
Finished Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/constrs_1/imports/zcu102/xvr_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 4565.328 ; gain = 0.000
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_tx_0/system_tx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_0/system_rx_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_1/system_rx_1_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_rx_1/system_rx_1_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst'
Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst'
Finished Parsing XDC File [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u6'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u6'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u7'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u7'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u8'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u8'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u9'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u9'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u17/u1'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u17/u1'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u17/u2'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u17/u2'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u18/u1'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u18/u1'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u18/u2'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u18/u2'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u19/u1'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u19/u1'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u19/u2'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u19/u2'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u20/u1'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u20/u1'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u20/u2'
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'u2/u20/u2'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'i_system_wrapper/system_i/axi_hp0_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 4565.328 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 4571.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 292 instances were transformed.
  BUFG => BUFGCE: 12 instances
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 16 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 128 instances
  FDR => FDRE: 120 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 3 instances
  SRL16 => SRL16E: 10 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 4571.855 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4571.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:24 ; elapsed = 00:06:22 . Memory (MB): peak = 4574.633 ; gain = 4072.031
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager__xdcDup__2'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "completion_req_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_ctrl'
INFO: [Synth 8-5544] ROM "status_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cgs_rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cgs_rst0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "deglitch_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_align" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_config_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_cgs'
INFO: [Synth 8-5544] ROM "rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_links_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_buffer_early_release" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ctrl_err_statistics_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "completion_req_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_links_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_buffer_early_release" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ctrl_err_statistics_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'up_fsm_reg' in module 'axi_adxcvr_es'
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "up_wr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "up_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "up_enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_awvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_cyclic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ctrl_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_dmac_reset_manager__xdcDup__1'
INFO: [Synth 8-5544] ROM "do_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "needs_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "measured_burst_length" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "completion_req_ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_config_rd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_charisk" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_links_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_skip_ilas" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'up_ies_voffset_step_reg[7:0]' into 'up_ies_sel_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:394]
INFO: [Synth 8-4471] merging register 'up_ies_voffset_max_reg[7:0]' into 'up_ies_sel_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:395]
INFO: [Synth 8-4471] merging register 'up_ies_voffset_min_reg[7:0]' into 'up_ies_sel_reg[7:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:396]
INFO: [Synth 8-4471] merging register 'up_ies_hoffset_min_reg[11:0]' into 'up_ies_hoffset_max_reg[11:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:398]
INFO: [Synth 8-4471] merging register 'up_ies_hoffset_step_reg[11:0]' into 'up_ies_hoffset_max_reg[11:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/093c/axi_adxcvr_up.v:399]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axi.gen_read.s_axi_rvalid_i_reg' into 'gen_axi.gen_read.read_cs_reg[0:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:415]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'axi_mmu_v2_1_16_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:924]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:1060]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:918]
INFO: [Synth 8-802] inferred FSM for state register 'gen_write.w_state_reg' in module 'axi_mmu_v2_1_16_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_read.r_state_reg' in module 'axi_mmu_v2_1_16_top'
INFO: [Synth 8-5546] ROM "r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][12][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][11][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][10][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][9][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][8][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "gen_endpoint.r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_resume" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-5546] ROM "gen_pipelined.next0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave__parameterized1'
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axi.gen_read.s_axi_rvalid_i_reg' into 'gen_axi.gen_read.read_cs_reg[0:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:415]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'axi_mmu_v2_1_16_decerr_slave__parameterized0'
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:924]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:1060]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:918]
INFO: [Synth 8-802] inferred FSM for state register 'gen_write.w_state_reg' in module 'axi_mmu_v2_1_16_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_read.r_state_reg' in module 'axi_mmu_v2_1_16_top__parameterized0'
INFO: [Synth 8-5546] ROM "r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_19_decerr_slave__parameterized0'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5546] ROM "rst_xsdbfifo" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_axi_v1_2_8_cmd_decode'
INFO: [Synth 8-802] inferred FSM for state register 'wr_done_state_reg' in module 'jtag_axi_v1_2_8_jtag_axi_engine'
INFO: [Synth 8-802] inferred FSM for state register 'rd_done_state_reg' in module 'jtag_axi_v1_2_8_jtag_axi_engine'
INFO: [Synth 8-5546] ROM "s_axi_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_wr_busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rd_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rd_busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_done_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_done_state" won't be mapped to RAM because it is too sparse
.p 8
.s 5
.r READ_TX_FIFO
	 Default Default 
	 READ_TX_FIFO AXI_WR_ADDR 
	 READ_TX_FIFO READ_TX_FIFO 
	 AXI_WR_ADDR AXI_WR_DATA 
	 AXI_WR_ADDR AXI_WR_ADDR 
	 AXI_WR_DATA AXI_WR_RESPONSE 
	 AXI_WR_RESPONSE READ_TX_FIFO 
	 AXI_WR_RESPONSE AXI_WR_RESPONSE 
.e
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
            READ_TX_FIFO |                             0001 |                             0001
             AXI_WR_ADDR |                             0010 |                             0010
             AXI_WR_DATA |                             0100 |                             0100
         AXI_WR_RESPONSE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_axi_v1_2_8_write_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_axi_v1_2_8_read_axi'
INFO: [Synth 8-5546] ROM "lut_rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adc_pn_match_z_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_tc_2_reg[15:0]' into 'up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_tc_2_reg[15:0]' into 'up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_tc_2_reg[15:0]' into 'up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
INFO: [Synth 8-4471] merging register 'up_dac_iqcor_coeff_tc_2_reg[15:0]' into 'up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:369]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/ad_dds.v:99]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5545] ROM "end_of_period_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'r_wready_reg' into 'r_awready_reg' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src_axi4/axi4lite_slave_interface_write_fsm.sv:170]
INFO: [Synth 8-4471] merging register 'r_wr_en_reg' into 'r_awready_reg' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src_axi4/axi4lite_slave_interface_write_fsm.sv:172]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4lite_slave_interface_write_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4lite_slave_interface_read_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4_bram_common_address_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src/counter.sv:44]
INFO: [Synth 8-4471] merging register 'r_axi_wready_reg' into 'r_axi_awready_reg' [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src_axi4/axi4lite_to_drp_bridge_fsm.sv:385]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4lite_to_drp_bridge_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/imports/xvr_example/src_axi4/axi4lite_to_drp_bridge_counter.sv:44]
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 2 for RAM m_ram_reg
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                              000 |                              000
      STATE_WAIT_FOR_PHY |                              001 |                              001
               STATE_CGS |                              010 |                              010
          STATE_DEGLITCH |                              011 |                              011
                  iSTATE |                              100 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'jesd204_rx_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          CGS_STATE_INIT |                              001 |                               00
         CGS_STATE_CHECK |                              010 |                               01
          CGS_STATE_DATA |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'jesd204_rx_cgs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             ES_FSM_IDLE |         000000000000000000000001 |                            00000
     ES_FSM_HOFFSET_READ |         000000000000000000000010 |                            00001
     ES_FSM_HOFFSET_RRDY |         000000000000000000000100 |                            00010
    ES_FSM_HOFFSET_WRITE |         000000000000000000001000 |                            00011
     ES_FSM_HOFFSET_WRDY |         000000000000000000010000 |                            00100
     ES_FSM_VOFFSET_READ |         000000000000000000100000 |                            00101
     ES_FSM_VOFFSET_RRDY |         000000000000000001000000 |                            00110
    ES_FSM_VOFFSET_WRITE |         000000000000000010000000 |                            00111
     ES_FSM_VOFFSET_WRDY |         000000000000000100000000 |                            01000
        ES_FSM_CTRL_READ |         000000000000001000000000 |                            01001
        ES_FSM_CTRL_RRDY |         000000000000010000000000 |                            01010
      ES_FSM_START_WRITE |         000000000000100000000000 |                            01011
       ES_FSM_START_WRDY |         000000000001000000000000 |                            01100
      ES_FSM_STATUS_READ |         000000000010000000000000 |                            01101
      ES_FSM_STATUS_RRDY |         000000000100000000000000 |                            01110
       ES_FSM_STOP_WRITE |         000000001000000000000000 |                            01111
        ES_FSM_STOP_WRDY |         000000010000000000000000 |                            10000
        ES_FSM_SCNT_READ |         000000100000000000000000 |                            10001
        ES_FSM_SCNT_RRDY |         000001000000000000000000 |                            10010
        ES_FSM_ECNT_READ |         000010000000000000000000 |                            10011
        ES_FSM_ECNT_RRDY |         000100000000000000000000 |                            10100
        ES_FSM_AXI_WRITE |         001000000000000000000000 |                            10101
        ES_FSM_AXI_READY |         010000000000000000000000 |                            10110
           ES_FSM_UPDATE |         100000000000000000000000 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'up_fsm_reg' using encoding 'one-hot' in module 'axi_adxcvr_es'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STATE_DO_RESET |                           000001 |                              000
             STATE_RESET |                           000010 |                              001
          STATE_DISABLED |                           000100 |                              010
           STATE_STARTUP |                           001000 |                              011
           STATE_ENABLED |                           010000 |                              100
          STATE_SHUTDOWN |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_dmac_reset_manager__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_16_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_16_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
*
               R_PENDING |                               01 |                              001
                R_DECERR |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_read.r_state_reg' using encoding 'sequential' in module 'axi_mmu_v2_1_16_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_16_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_16_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
*
               R_PENDING |                               01 |                              001
                R_DECERR |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_read.r_state_reg' using encoding 'sequential' in module 'axi_mmu_v2_1_16_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_19_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
           READ_CMD_FIFO |                               01 |                               01
         AXI_TRANSACTION |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_axi_v1_2_8_cmd_decode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                RDQ_IDLE |                              001 |                              001
             RDQ_CMD_CNT |                              010 |                              010
            RDQ_DONE_CNT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rd_done_state_reg' in module 'jtag_axi_v1_2_8_jtag_axi_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                WRQ_IDLE |                              001 |                              001
             WRQ_CMD_CNT |                              010 |                              010
            WRQ_DONE_CNT |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'wr_done_state_reg' in module 'jtag_axi_v1_2_8_jtag_axi_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                READ_AXI |                             0001 |                             0001
             AXI_RD_ADDR |                             0010 |                             0010
             AXI_RD_DATA |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_axi_v1_2_8_read_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 | 00000000000000000000000000000000
                   S_RDY |                               01 | 00000000000000000000000000000001
                   S_RSP |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi4lite_slave_interface_write_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 | 00000000000000000000000000000000
                   S_RDY |                               01 | 00000000000000000000000000000001
                   S_RSP |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi4lite_slave_interface_read_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 | 00000000000000000000000000000000
              S_WR_WRITE |                              001 | 00000000000000000000000000000001
               S_WR_RESP |                              010 | 00000000000000000000000000000010
               S_RD_FILL |                              011 | 00000000000000000000000000000011
               S_RD_WAIT |                              100 | 00000000000000000000000000000100
               S_RD_READ |                              101 | 00000000000000000000000000000101
              S_RD_DRAIN |                              110 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi4_bram_common_address_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 | 00000000000000000000000000000000
                  S_READ |                              001 | 00000000000000000000000000000011
                  S_RRSP |                              010 | 00000000000000000000000000000100
                 S_WRITE |                              011 | 00000000000000000000000000000001
                  S_WRSP |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi4lite_to_drp_bridge_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:04 ; elapsed = 00:07:05 . Memory (MB): peak = 4574.633 ; gain = 4072.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall                             |          35|      6610|
|2     |sc_exit_v1_0_8_top__GC0                                  |           1|       545|
|3     |sc_mmu_v1_0_7_top__GCM0                                  |           1|     34656|
|4     |sc_transaction_regulator_v1_0_8_singleorder__GC0         |           1|        72|
|5     |sc_transaction_regulator_v1_0_8_top__GC0                 |           1|         2|
|6     |bd_a17c_s00sic_0                                         |           1|       244|
|7     |sc_transaction_regulator_v1_0_8_top__parameterized0__GC0 |           1|         2|
|8     |bd_a17c_s01sic_0                                         |           1|       244|
|9     |bd_a17c__GC0                                             |           1|     34263|
|10    |sc_exit_v1_0_8_top__parameterized0__GC0                  |           1|       541|
|11    |sc_mmu_v1_0_7_top__parameterized0__GC0                   |           1|      2149|
|12    |s00_entry_pipeline_imp_12BBSXA__GC0                      |           1|       202|
|13    |bd_31bd__GC0                                             |           1|      1758|
|14    |s00_entry_pipeline_imp_A6NOOV__GC0                       |           1|       202|
|15    |bd_c0fd__GC0                                             |           1|      1758|
|16    |sc_exit_v1_0_8_top__parameterized1__GC0                  |           1|       539|
|17    |sc_mmu_v1_0_7_top__parameterized1__GC0                   |           1|      1938|
|18    |s00_entry_pipeline_imp_14X5NCJ__GC0                      |           1|       192|
|19    |bd_503c__GC0                                             |           1|      1298|
|20    |ad_dds_2                                                 |           2|      7918|
|21    |ad_dds__GC0                                              |           1|       291|
|22    |ad_ip_jesd204_tpl_dac_channel__GC0                       |           1|       364|
|23    |ad_ip_jesd204_tpl_dac_core__GC0                          |           1|       216|
|24    |ad_ip_jesd204_tpl_dac_regmap                             |           1|      9175|
|25    |system__GCB0                                             |           1|     39796|
|26    |system_axi_adrv9009_rx_xcvr_0                            |           1|     13839|
|27    |system__GCB3                                             |           1|     17191|
|28    |system__GCB4                                             |           1|     18736|
|29    |system__GCB5                                             |           1|     21776|
|30    |system__GCB6                                             |           1|     19953|
|31    |system__GCB7                                             |           1|     29899|
|32    |xvr_refclk_out_interface__GC0                            |           1|        58|
|33    |xvr_awg__GC0                                             |           1|      5931|
|34    |system_top__GC0                                          |           1|        58|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_dac_channel/up_dac_iqcor_enb_reg' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:220]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:254]
INFO: [Synth 8-4471] merging register 'g_channel[2].i_up_dac_channel/up_dac_iqcor_enb_reg' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:220]
INFO: [Synth 8-4471] merging register 'g_channel[2].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:254]
INFO: [Synth 8-4471] merging register 'g_channel[3].i_up_dac_channel/up_dac_iqcor_enb_reg' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:220]
INFO: [Synth 8-4471] merging register 'g_channel[3].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:254]
INFO: [Synth 8-4471] merging register 'g_channel[1].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:368]
INFO: [Synth 8-4471] merging register 'g_channel[2].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' into 'g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_tc_1_reg[15:0]' [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/common/up_dac_channel.v:368]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_wready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_awready" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rvalid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rlast" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[1]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[0]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[2]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top__parameterized0:/i_0/\gen_endpoint.w_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top__parameterized0:/i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[8]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[7]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[6]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[5]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[4]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[3]' (FDRE) to 'sc_mmu_v1_0_7_top__parameterized0:/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_mmu_v1_0_7_top__parameterized0:/i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp1_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_hp1_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp1_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp2_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_hp2_interconnect/insti_1/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp2_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[0]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[1]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[2]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_cnt_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'i_system_wrapper/system_i/axi_hp3_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\i_up_dac_common/up_dac_gpio_out_int_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_coeff_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /\tx_adrv9009_tpl_core/tpl_core /\inst/i_regmap /\g_channel[0].i_up_dac_channel/up_dac_iqcor_enb_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_0/i_dds_sine/y0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_0/i_dds_sine/x0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_0/i_dds_sine/x0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_0/i_dds_sine/x0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_0/i_dds_sine/x0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_0/i_dds_sine/x0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_0/i_dds_sine/x0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_1/i_dds_sine/y0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_1/i_dds_sine/x0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_1/i_dds_sine/x0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_1/i_dds_sine/x0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_1/i_dds_sine/x0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_1/i_dds_sine/x0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds_2:/\i_dds_1_1/i_dds_sine/x0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ad_dds__GC0:/\dac_dds_incr_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u2i_2/\u14/resp_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_top__parameterized0__GC0:/i_21/\exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_top__parameterized0__GC0:/i_21/\exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_top__parameterized0__GC0:/i_21/\exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_exit_v1_0_8_top__parameterized0__GC0:/i_21/\exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_exit_v1_0_8_top__parameterized0__GC0:/\exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr_afull_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /i_0/i_21/\exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /i_0/i_21/\exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /i_0/i_21/\exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /i_0/i_21/\exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_hp3_interconnect/\inst/m00_exit_pipeline/m00_exit/inst /i_0/\exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr_afull_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1096] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1097] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1098] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1099] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sc_util_v1_0_4_axi_reg_stall:/\skid_buffer_reg[1101] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "gen_endpoint.m_axi_wvalid_i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rlast" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_bresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_buser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rdata" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_rresp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mr_axi_ruser" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port m_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port m_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2177] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2176] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2175] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2174] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2173] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2172] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2171] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2170] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2169] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2168] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2167] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2166] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2165] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2164] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2163] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2162] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2161] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2160] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2159] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2158] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2157] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2156] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2155] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2154] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2153] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2152] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2151] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2150] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2149] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2148] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2147] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2146] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2145] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2144] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2143] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2142] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2141] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2140] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2139] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2138] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2137] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2136] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2135] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2134] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2133] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2132] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2131] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2130] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2129] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2128] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2127] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2126] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2125] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2124] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2123] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2122] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2121] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2120] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2119] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2118] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2117] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2116] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2115] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2114] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2113] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2112] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2111] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2110] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2109] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2108] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2107] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2106] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2105] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2104] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2103] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2102] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2101] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2100] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2099] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2098] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2097] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2096] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2095] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2094] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2093] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2092] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2091] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2090] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2089] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2088] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2087] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2086] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2085] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2084] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2083] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2082] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2081] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_7_top__GCM0 has port s_arvector[2080] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][10][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][11][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][12][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][8][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][9][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][0][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][10][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][11][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][12][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][strb]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][1][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][2][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][3][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][4][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][5][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][6][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][7][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][8][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][9][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][15][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][14][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_w_ch.accum_reg[bytes][13][userdata]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '71' to '63' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '71' to '63' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '71' to '63' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '71' to '63' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/register_slice_inst/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '63' to '59' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:1008]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_gen_write.w_state_reg[0]) is unused and will be removed from module system_s00_mmu_0.
INFO: [Synth 8-3332] Sequential element (inst/FSM_onehot_gen_write.w_state_reg[0]) is unused and will be removed from module system_s01_mmu_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module system_xbar_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module system_xbar_1.
WARNING: [Synth 8-3936] Found unconnected internal register 'i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg' and it is trimmed from '28' to '1' bits. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ipshared/d71a/util_axis_fifo.v:97]
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM m_ram_reg
INFO: [Common 17-14] Message 'Synth 8-5555' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[5]) is unused and will be removed from module axi_dmac__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[4]) is unused and will be removed from module axi_dmac__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[3]) is unused and will be removed from module axi_dmac__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[2]) is unused and will be removed from module axi_dmac__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[1]) is unused and will be removed from module axi_dmac__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_transfer/i_request_arb/i_src_dma_mm/id_reg_rep[0]) is unused and will be removed from module axi_dmac__parameterized0.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "inst/end_of_period_s" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized4__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized4__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:40 ; elapsed = 00:09:43 . Memory (MB): peak = 4574.633 ; gain = 4072.031
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_2/axi_adrv9009_rx_os_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_2/axi_adrv9009_rx_os_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_2/axi_adrv9009_rx_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_2/axi_adrv9009_rx_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_107 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_115 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_123 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_131 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_139 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_147 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_155 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_163 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_171 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_179 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_187 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_195 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_203 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_211 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_219 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_227 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_235 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_243 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_251 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_259 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_267 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_275 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_283 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_291 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_299 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_307 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_315 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_323 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_331 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_339 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_347 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_355 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_363 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_371 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_379 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_387 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_398 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_406 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_414 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_422 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_430 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_438 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_446 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_454 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_dacfifo/inst/i_mem_fifo/i_0/m_ram_reg_bram_462 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_tx_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/i_3/axi_adrv9009_tx_dma/inst/i_0/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall                             |           2|       317|
|2     |sc_exit_v1_0_8_top__GC0                                  |           1|       286|
|3     |sc_mmu_v1_0_7_top__GCM0                                  |           2|       347|
|4     |sc_transaction_regulator_v1_0_8_singleorder__GC0         |           2|        74|
|5     |sc_transaction_regulator_v1_0_8_top__GC0                 |           1|         2|
|6     |bd_a17c_s00sic_0                                         |           1|       198|
|7     |sc_transaction_regulator_v1_0_8_top__parameterized0__GC0 |           1|         2|
|8     |bd_a17c_s01sic_0                                         |           1|       198|
|9     |bd_a17c__GC0                                             |           1|     13170|
|10    |sc_exit_v1_0_8_top__parameterized0__GC0                  |           2|       126|
|11    |sc_mmu_v1_0_7_top__parameterized0__GC0                   |           2|       361|
|12    |s00_entry_pipeline_imp_12BBSXA__GC0                      |           1|       184|
|13    |bd_31bd__GC0                                             |           1|      1401|
|14    |s00_entry_pipeline_imp_A6NOOV__GC0                       |           1|       184|
|15    |bd_c0fd__GC0                                             |           1|      1401|
|16    |sc_exit_v1_0_8_top__parameterized1__GC0                  |           1|       189|
|17    |sc_mmu_v1_0_7_top__parameterized1__GC0                   |           1|       156|
|18    |s00_entry_pipeline_imp_14X5NCJ__GC0                      |           1|        11|
|19    |bd_503c__GC0                                             |           1|      1049|
|20    |ad_dds_2                                                 |           8|      4645|
|21    |ad_dds__GC0                                              |           4|       414|
|22    |ad_ip_jesd204_tpl_dac_channel__GC0                       |           4|       362|
|23    |ad_ip_jesd204_tpl_dac_core__GC0                          |           1|       323|
|24    |ad_ip_jesd204_tpl_dac_regmap                             |           1|      5271|
|25    |system__GCB0                                             |           1|     22458|
|26    |system_axi_adrv9009_rx_xcvr_0                            |           1|      6837|
|27    |system__GCB3                                             |           1|      7543|
|28    |system__GCB4                                             |           1|     14096|
|29    |system__GCB5                                             |           1|     14629|
|30    |system__GCB6                                             |           1|     18990|
|31    |system__GCB7                                             |           1|     23781|
|32    |xvr_refclk_out_interface__GC0                            |           1|        58|
|33    |xvr_awg__GC0                                             |           1|      3782|
|34    |system_top__GC0                                          |           1|        57|
|35    |sc_util_v1_0_4_axi_reg_stall__1                          |           5|       772|
|36    |sc_util_v1_0_4_axi_reg_stall__2                          |           3|       702|
|37    |sc_util_v1_0_4_axi_reg_stall__3                          |           3|        57|
|38    |sc_util_v1_0_4_axi_reg_stall__4                          |           4|     10949|
|39    |sc_util_v1_0_4_axi_reg_stall__5                          |          10|     10937|
|40    |sc_util_v1_0_4_axi_reg_stall__6                          |           4|      3734|
|41    |sc_util_v1_0_4_axi_reg_stall__8                          |           3|       312|
|42    |sc_util_v1_0_4_axi_reg_stall__10                         |           2|        41|
|43    |sc_util_v1_0_4_axi_reg_stall__11                         |           2|        30|
|44    |sc_util_v1_0_4_axi_reg_stall__12                         |           3|       317|
|45    |sc_util_v1_0_4_axi_reg_stall__13                         |           2|        28|
|46    |sc_util_v1_0_4_axi_reg_stall__14                         |           2|        57|
|47    |sc_util_v1_0_4_axi_reg_stall__17                         |           1|        41|
|48    |sc_util_v1_0_4_axi_reg_stall__18                         |           1|        30|
|49    |sc_util_v1_0_4_axi_reg_stall__19                         |           1|        30|
|50    |sc_util_v1_0_4_axi_reg_stall__20                         |           1|        28|
|51    |sc_transaction_regulator_v1_0_8_singleorder__GC0__1      |           2|        73|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u13/u4/gtwiz_userclk_rx_srcclk_out[0]' to pin '{u13/u4/bbstub_gtwiz_userclk_rx_srcclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u13/u4/gtwiz_userclk_rx_usrclk2_out[0]' to pin '{u13/u4/bbstub_gtwiz_userclk_rx_usrclk2_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u13/u4/gtwiz_userclk_rx_usrclk_out[0]' to pin '{u13/u4/bbstub_gtwiz_userclk_rx_usrclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u13/u4/gtwiz_userclk_tx_srcclk_out[0]' to pin '{u13/u4/bbstub_gtwiz_userclk_tx_srcclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u13/u4/gtwiz_userclk_tx_usrclk2_out[0]' to pin '{u13/u4/bbstub_gtwiz_userclk_tx_usrclk2_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u13/u4/gtwiz_userclk_tx_usrclk_out[0]' to pin '{u13/u4/bbstub_gtwiz_userclk_tx_usrclk_out[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u13/u4/qpll0outclk_out[0]' to pin '{u13/u4/bbstub_qpll0outclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'u13/u4/gtrefclk00_in[0]' to 'u2i_2/xvr_refclk_in'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u13/u4/qpll0outrefclk_out[0]' to pin '{u13/u4/bbstub_qpll0outrefclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'u13/u4/gtrefclk00_in[0]' to 'u2i_2/xvr_refclk_in'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u1/gtwiz_userclk_rx_srcclk_out[0]' to pin '{u1/bbstub_gtwiz_userclk_rx_srcclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'u1/gtrefclk0_in[0]' to 'u12/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u1/gtwiz_userclk_rx_usrclk2_out[0]' to pin '{u1/bbstub_gtwiz_userclk_rx_usrclk2_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'u1/gtrefclk0_in[0]' to 'u12/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u1/gtwiz_userclk_rx_usrclk_out[0]' to pin '{u1/bbstub_gtwiz_userclk_rx_usrclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'u1/gtrefclk0_in[0]' to 'u12/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u1/gtwiz_userclk_tx_srcclk_out[0]' to pin '{u1/bbstub_gtwiz_userclk_tx_srcclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'u1/gtrefclk0_in[0]' to 'u12/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u1/gtwiz_userclk_tx_usrclk2_out[0]' to pin '{u1/bbstub_gtwiz_userclk_tx_usrclk2_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'u1/gtrefclk0_in[0]' to 'u12/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u1/gtwiz_userclk_tx_usrclk_out[0]' to pin '{u1/bbstub_gtwiz_userclk_tx_usrclk_out[0]/O}'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'u1/gtrefclk0_in[0]' to 'u12/O'
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 69 of c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc:69]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 74 of c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_tx_dma_0/system_axi_adrv9009_tx_dma_0_constr.xdc:74]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 69 of c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc:69]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 74 of c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_dma_0/system_axi_adrv9009_rx_dma_0_constr.xdc:74]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 69 of c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc:69]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 74 of c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc. [c:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.srcs/sources_1/bd/system/ip/system_axi_adrv9009_rx_os_dma_0/system_axi_adrv9009_rx_os_dma_0_constr.xdc:74]
INFO: [Synth 8-5819] Moved 16 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:57 ; elapsed = 00:10:03 . Memory (MB): peak = 4574.633 ; gain = 4072.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5582] The block RAM m_ram_reg originally mapped as a shallow cascade chain, is remapped into deep block RAM for following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5556] The block RAM i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:25 ; elapsed = 00:10:30 . Memory (MB): peak = 4574.633 ; gain = 4072.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------------------+------------+----------+
|      |RTL Partition                                            |Replication |Instances |
+------+---------------------------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall                             |           2|       317|
|2     |sc_exit_v1_0_8_top__GC0                                  |           1|       286|
|3     |sc_mmu_v1_0_7_top__GCM0                                  |           2|       299|
|4     |sc_transaction_regulator_v1_0_8_singleorder__GC0         |           2|        71|
|5     |sc_transaction_regulator_v1_0_8_top__GC0                 |           1|         2|
|6     |bd_a17c_s00sic_0                                         |           1|       121|
|7     |sc_transaction_regulator_v1_0_8_top__parameterized0__GC0 |           1|         2|
|8     |bd_a17c_s01sic_0                                         |           1|       121|
|9     |bd_a17c__GC0                                             |           1|     13132|
|10    |sc_exit_v1_0_8_top__parameterized0__GC0                  |           2|       126|
|11    |sc_mmu_v1_0_7_top__parameterized0__GC0                   |           2|       361|
|12    |s00_entry_pipeline_imp_12BBSXA__GC0                      |           1|       184|
|13    |bd_31bd__GC0                                             |           1|      1401|
|14    |s00_entry_pipeline_imp_A6NOOV__GC0                       |           1|       184|
|15    |bd_c0fd__GC0                                             |           1|      1401|
|16    |sc_exit_v1_0_8_top__parameterized1__GC0                  |           1|       189|
|17    |sc_mmu_v1_0_7_top__parameterized1__GC0                   |           1|       156|
|18    |s00_entry_pipeline_imp_14X5NCJ__GC0                      |           1|        11|
|19    |bd_503c__GC0                                             |           1|      1049|
|20    |ad_dds_2                                                 |           8|      4645|
|21    |ad_dds__GC0                                              |           4|       414|
|22    |ad_ip_jesd204_tpl_dac_channel__GC0                       |           4|       362|
|23    |ad_ip_jesd204_tpl_dac_core__GC0                          |           1|       323|
|24    |ad_ip_jesd204_tpl_dac_regmap                             |           1|      5271|
|25    |system__GCB0                                             |           1|     22458|
|26    |system_axi_adrv9009_rx_xcvr_0                            |           1|      6837|
|27    |system__GCB3                                             |           1|      7543|
|28    |system__GCB4                                             |           1|     14096|
|29    |system__GCB5                                             |           1|     14629|
|30    |system__GCB6                                             |           1|     19606|
|31    |system__GCB7                                             |           1|     24061|
|32    |xvr_refclk_out_interface__GC0                            |           1|        58|
|33    |xvr_awg__GC0                                             |           1|      3786|
|34    |system_top__GC0                                          |           1|        57|
|35    |sc_util_v1_0_4_axi_reg_stall__1                          |           5|       772|
|36    |sc_util_v1_0_4_axi_reg_stall__2                          |           3|       702|
|37    |sc_util_v1_0_4_axi_reg_stall__3                          |           3|        57|
|38    |sc_util_v1_0_4_axi_reg_stall__4                          |           4|       234|
|39    |sc_util_v1_0_4_axi_reg_stall__5                          |           4|       222|
|40    |sc_util_v1_0_4_axi_reg_stall__6                          |           3|       234|
|41    |sc_util_v1_0_4_axi_reg_stall__8                          |           3|       312|
|42    |sc_util_v1_0_4_axi_reg_stall__10                         |           2|        41|
|43    |sc_util_v1_0_4_axi_reg_stall__11                         |           2|        30|
|44    |sc_util_v1_0_4_axi_reg_stall__12                         |           3|       317|
|45    |sc_util_v1_0_4_axi_reg_stall__13                         |           2|        28|
|46    |sc_util_v1_0_4_axi_reg_stall__14                         |           2|        57|
|47    |sc_util_v1_0_4_axi_reg_stall__17                         |           1|        41|
|48    |sc_util_v1_0_4_axi_reg_stall__18                         |           1|        30|
|49    |sc_util_v1_0_4_axi_reg_stall__19                         |           1|        30|
|50    |sc_util_v1_0_4_axi_reg_stall__20                         |           1|        28|
|51    |sc_transaction_regulator_v1_0_8_singleorder__GC0__1      |           2|        70|
|52    |sc_util_v1_0_4_axi_reg_stall__21                         |           2|       227|
|53    |sc_util_v1_0_4_axi_reg_stall__22                         |           2|       217|
|54    |sc_util_v1_0_4_axi_reg_stall__23                         |           2|        57|
|55    |sc_util_v1_0_4_axi_reg_stall__24                         |           1|       234|
+------+---------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__127) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__128) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__129) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__130) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__131) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__132) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__133) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__134) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__135) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__136) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__137) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__138) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__139) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__140) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__141) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__142) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__143) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__144) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__145) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__146) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__147) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__148) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__149) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__150) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__151) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__152) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__153) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__154) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__155) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__156) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__157) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__158) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__159) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__160) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__161) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__162) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__163) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__164) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__165) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__166) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__167) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__168) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__169) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__170) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__171) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__172) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__173) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__174) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__175) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__176) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__177) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__178) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__179) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__180) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__181) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__182) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__183) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__184) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__185) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__186) is unused and will be removed from module util_dacfifo.
WARNING: [Synth 8-3332] Sequential element (i_mem_fifo/m_ram_reg_mux_sel__187) is unused and will be removed from module util_dacfifo.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_rx_os_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_rx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_system_wrapper/system_i/axi_adrv9009_dacfifo/inst/i_mem_fifo/m_ram_reg_0_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:48 ; elapsed = 00:11:56 . Memory (MB): peak = 4574.633 ; gain = 4072.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-6064] Net n_0_163 is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_295 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_294 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_293 is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_504 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_502 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_292 is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_501 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_499 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_160 is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net dac_raddr_reg[3] is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net dac_raddr_reg[4] is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net dac_raddr_reg[9] is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net dac_raddr_reg[10] is driving 512 big block pins (URAM, BRAM and DSP loads). Created 52 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_162 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_161 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:379]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:399]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/software/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:385]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:58 ; elapsed = 00:12:06 . Memory (MB): peak = 4574.633 ; gain = 4072.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:59 ; elapsed = 00:12:07 . Memory (MB): peak = 4574.633 ; gain = 4072.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:23 ; elapsed = 00:12:31 . Memory (MB): peak = 4574.633 ; gain = 4072.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:12:23 ; elapsed = 00:12:31 . Memory (MB): peak = 4574.633 ; gain = 4072.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:26 ; elapsed = 00:12:34 . Memory (MB): peak = 4574.633 ; gain = 4072.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:27 ; elapsed = 00:12:35 . Memory (MB): peak = 4574.633 ; gain = 4072.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |DSP48E         |        16|
|2     |xvr            |         1|
|3     |xvr_refclk_out |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |DSP48E            |     1|
|2     |DSP48E__1         |     1|
|3     |DSP48E__10        |     1|
|4     |DSP48E__11        |     1|
|5     |DSP48E__12        |     1|
|6     |DSP48E__13        |     1|
|7     |DSP48E__14        |     1|
|8     |DSP48E__15        |     1|
|9     |DSP48E__2         |     1|
|10    |DSP48E__3         |     1|
|11    |DSP48E__4         |     1|
|12    |DSP48E__5         |     1|
|13    |DSP48E__6         |     1|
|14    |DSP48E__7         |     1|
|15    |DSP48E__8         |     1|
|16    |DSP48E__9         |     1|
|17    |xvr               |     1|
|18    |xvr_refclk_out    |     1|
|19    |BUFG              |    12|
|20    |BUFG_GT           |     9|
|21    |BUFG_PS           |     3|
|22    |CARRY8            |  1641|
|23    |DSP_ALU           |     8|
|24    |DSP_ALU_1         |    72|
|25    |DSP_ALU_2         |     8|
|26    |DSP_ALU_3         |    40|
|27    |DSP_A_B_DATA      |   128|
|28    |DSP_C_DATA        |   128|
|29    |DSP_MULTIPLIER    |    12|
|30    |DSP_MULTIPLIER_1  |   108|
|31    |DSP_MULTIPLIER_2  |     8|
|32    |DSP_M_DATA        |   120|
|33    |DSP_M_DATA_1      |     8|
|34    |DSP_OUTPUT        |   128|
|35    |DSP_PREADD        |   128|
|36    |DSP_PREADD_DATA   |    12|
|37    |DSP_PREADD_DATA_1 |   108|
|38    |DSP_PREADD_DATA_2 |     8|
|39    |GTHE4_CHANNEL     |     4|
|40    |GTHE4_COMMON      |     1|
|41    |IBUFDS_GTE4       |     2|
|42    |LUT1              |  5319|
|43    |LUT2              |  5737|
|44    |LUT3              | 19642|
|45    |LUT4              |  4307|
|46    |LUT5              |  4546|
|47    |LUT6              |  6605|
|48    |MMCME4_ADV        |     3|
|49    |MUXF7             |    21|
|50    |PS8               |     1|
|51    |RAM16X1D          |   194|
|52    |RAM32M16          |   254|
|53    |RAM32X1D          |     7|
|54    |RAM64M8           |    24|
|55    |RAM64X1D          |     9|
|56    |RAMB18E2_1        |     1|
|57    |RAMB18E2_2        |     4|
|58    |RAMB36E2_10       |     2|
|59    |RAMB36E2_11       |     2|
|60    |RAMB36E2_12       |   256|
|61    |RAMB36E2_13       |   512|
|62    |RAMB36E2_14       |     4|
|63    |RAMB36E2_15       |     2|
|64    |SRL16             |    10|
|65    |SRL16E            |  3030|
|66    |SRLC32E           |   184|
|67    |FDCE              |  8539|
|68    |FDPE              |   135|
|69    |FDR               |    64|
|70    |FDRE              | 49993|
|71    |FDSE              |   870|
|72    |IBUF              |    14|
|73    |IBUFDS            |     3|
|74    |IOBUF             |    28|
|75    |OBUF              |    12|
|76    |OBUFDS            |     3|
|77    |OBUFDS_GTE4       |     1|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:27 ; elapsed = 00:12:35 . Memory (MB): peak = 4574.633 ; gain = 4072.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6934 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:09 ; elapsed = 00:09:41 . Memory (MB): peak = 4574.633 ; gain = 937.070
Synthesis Optimization Complete : Time (s): cpu = 00:12:27 ; elapsed = 00:12:36 . Memory (MB): peak = 4574.633 ; gain = 4072.031
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2431 Unisim elements for replacement
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[2].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/tx_adrv9009_tpl_core/tpl_core/inst/i_core/g_channel[3].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Instance i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg can not be placed in IN_FF of site BITSLICE_RX_TX_X0Y0 because the bel is occupied by i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg(port:). This could be caused by bel constraint conflict.
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Illegal to place instance i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg on site BITSLICE_RX_TX_X0Y0. The location site type (BITSLICE_RX_TX) and bel type (IPFF_S) do not match the cell type (FDRE)..
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Instance i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg can not be placed in IN_FF of site BITSLICE_RX_TX_X0Y0 because the bel is occupied by i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg(port:). This could be caused by bel constraint conflict.
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Illegal to place instance i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg on site BITSLICE_RX_TX_X0Y0. The location site type (BITSLICE_RX_TX) and bel type (IPFF_S) do not match the cell type (FDRE)..
INFO: [Chipscope 16-324] Core: i_system_wrapper/system_i/jtag_axi_0 UUID: 6cf0c5fa-9f34-5bc0-9f70-a92bc3aee6ad 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_0/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_1/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_2/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_adrv9009_xcvr/inst/i_xch_3/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC u2/BUFG_GT_SYNC for BUFG_GT u2/u16
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_adrv9009_tx_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_adrv9009_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_adrv9009_tx_jesd/tx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_adrv9009_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 4629.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 766 instances were transformed.
  BUFG => BUFGCE: 12 instances
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 16 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 128 instances
  FDR => FDRE: 64 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 28 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 3 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 194 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 254 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 9 instances
  SRL16 => SRL16E: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
1917 Infos, 547 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:21 ; elapsed = 00:13:30 . Memory (MB): peak = 4629.305 ; gain = 4135.367
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4629.305 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/github/hdl/projects/adrv9009/zcu102/adrv9009_zcu102.runs/synth_1/system_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 4629.305 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 18 11:40:17 2020...
