# compile vhdl design source files
vhdl xil_defaultlib  "../../../Exercise6.srcs/sources_1/new/Data_Memory.vhd"
vhdl xil_defaultlib  "../../../Exercise6.srcs/sources_1/new/Memory_Stage.vhd"
vhdl xil_defaultlib  "../../../Exercise6.srcs/sim_1/new/Memory_StageTB.vhd"

# Do not sort compile order
nosort
