
synpwrap -msg -prj "word00_word0_synplify.tcl" -log "word00_word0.srf"
Copyright (C) 1992-2019 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.11.0.396.4
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of word00_word0.srf
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: C:\lscc\diamond\3.11_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-P12ICFP

# Fri Feb 21 10:50:22 2020

#Implementation: word0


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Implementation : word0
Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Implementation : word0
Synopsys VHDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
@N:"C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\word00.vhdl":7:7:7:12|Top entity is set to word00.
VHDL syntax check successful!
@N: CD630 :"C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\word00.vhdl":7:7:7:12|Synthesizing work.word00.word0.
@N: CD630 :"C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\code00.vhdl":6:7:6:13|Synthesizing work.coder00.coder0.
Post processing for work.coder00.coder0
Running optimization stage 1 on coder00 .......
@N: CD630 :"C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\contring00.vhdl":6:7:6:16|Synthesizing work.contring00.contring0.
Post processing for work.contring00.contring0
Running optimization stage 1 on contring00 .......
@W: CL279 :"C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\contring00.vhdl":20:2:20:3|Pruning register bits 3 to 1 of sring(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\osc00.vhdl":7:7:7:11|Synthesizing work.osc00.osc0.
@N: CD630 :"C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\div00.vhdl":9:7:9:11|Synthesizing work.div00.div0.
Post processing for work.div00.div0
Running optimization stage 1 on div00 .......
@N: CD630 :"C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\oscint0.vhdl":13:7:13:14|Synthesizing work.oscint00.oscint0.
@W: CD326 :"C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\oscint0.vhdl":31:1:31:8|Port sedstdby of entity work.osch is unconnected. If a port needs to remain unconnected, use the keyword open.
@N: CD630 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Running optimization stage 1 on OSCH .......
Post processing for work.oscint00.oscint0
Running optimization stage 1 on oscint00 .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Post processing for work.word00.word0
Running optimization stage 1 on word00 .......
Running optimization stage 2 on OSCH .......
Running optimization stage 2 on oscint00 .......
Running optimization stage 2 on div00 .......
Running optimization stage 2 on osc00 .......
Running optimization stage 2 on contring00 .......
Running optimization stage 2 on coder00 .......
Running optimization stage 2 on word00 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\word0\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 10:50:24 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Implementation : word0
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 10:50:25 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\word0\synwork\word00_word0_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 10:50:26 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Database state : C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\word0\synwork\|word0
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 10:50:27 2020

###########################################################]
Premap Report

# Fri Feb 21 10:50:29 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Implementation : word0
Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\word0\word00_word0_scck.rpt 
Printing clock  summary report in "C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\word0\word00_word0_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
syn_allowed_resources : blockrams=26  set on top level netlist word00

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)



Clock Summary
******************

          Start                               Requested     Requested     Clock                                              Clock                   Clock
Level     Clock                               Frequency     Period        Type                                               Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       oscint00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                           Inferred_clkgroup_0     23   
1 .         div00|outdiv_derived_clock        2.1 MHz       480.769       derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_0     5    
==========================================================================================================================================================



Clock Load Summary
***********************

                                    Clock     Source                          Clock Pin             Non-clock Pin     Non-clock Pin
Clock                               Load      Pin                             Seq Example           Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock     23        W00.OS00.OSCInst0.OSC(OSCH)     W00.OS01.outdiv.C     -                 -            
div00|outdiv_derived_clock          5         W00.OS01.outdiv.Q[0](dffe)      W01.outcr[3:0].C      -                 -            
===================================================================================================================================

@W: MT529 :"c:\lscc\diamond\3.11_x64\bin\nt64\arquitectura_de_computadoras\primer parcial\word00\div00.vhdl":23:4:23:5|Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including W00.OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
0 instances converted, 28 sequential instances remain driven by gated/generated clocks

================================================================== Gated/Generated Clocks ==================================================================
Clock Tree ID     Driving Element           Drive Element Type     Unconverted Fanout     Sample Instance         Explanation                               
------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       W00.OS01.outdiv.Q[0]      dffe                   5                      W01.sring[0]            Derived clock on input (not legal for GCC)
@KP:ckid0_2       W00.OS00.OSCInst0.OSC     OSCH                   23                     W00.OS01.sdiv[21:0]     Black box on clock path                   
============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 56MB peak: 143MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Fri Feb 21 10:50:33 2020

###########################################################]
Map & Optimize Report

# Fri Feb 21 10:50:34 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-P12ICFP

Implementation : word0
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 143MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 150MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		   468.24ns		  52 /        28

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 150MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 150MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 114MB peak: 150MB)

Writing Analyst data base C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\word0\synwork\word00_word0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 150MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\lscc\diamond\3.11_x64\bin\nt64\Arquitectura_de_computadoras\PRIMER PARCIAL\word00\word0\word00_word0.edi
N-2018.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 152MB peak: 154MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 154MB)

@W: MT420 |Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net W00.OS00.sclk.
@N: MT615 |Found clock div00|outdiv_derived_clock with period 480.77ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 21 10:50:40 2020
#


Top view:               word00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 468.510

                                    Requested     Estimated     Requested     Estimated                 Clock                                              Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack       Type                                               Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
div00|outdiv_derived_clock          2.1 MHz       988.8 MHz     480.769       1.011         959.516     derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_0
oscint00|osc_int_inferred_clock     2.1 MHz       81.6 MHz      480.769       12.260        468.510     inferred                                           Inferred_clkgroup_0
==============================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock  oscint00|osc_int_inferred_clock  |  480.769     468.510  |  No paths    -      |  No paths    -      |  No paths    -    
div00|outdiv_derived_clock       div00|outdiv_derived_clock       |  480.769     959.516  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: div00|outdiv_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                  Arrival            
Instance           Reference                      Type         Pin     Net                   Time        Slack  
                   Clock                                                                                        
----------------------------------------------------------------------------------------------------------------
W01.outcr[2]       div00|outdiv_derived_clock     FD1S3JX      Q       outtransist0_c[2]     1.220       959.516
W01.outcr[0]       div00|outdiv_derived_clock     FD1S3JX      Q       outtransist0_c[0]     1.204       960.229
W01.outcr[1]       div00|outdiv_derived_clock     FD1S3JX      Q       outtransist0_c[1]     1.204       960.229
W01_sringio[0]     div00|outdiv_derived_clock     IFS1P3IX     Q       W01.sring[0]          0.972       960.461
================================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                    Required            
Instance           Reference                      Type         Pin     Net                     Time         Slack  
                   Clock                                                                                           
-------------------------------------------------------------------------------------------------------------------
W01_sringio[0]     div00|outdiv_derived_clock     IFS1P3IX     CD      outtransist0_c_i[2]     960.736      959.516
W01.outcr[3]       div00|outdiv_derived_clock     FD1S3JX      D       outtransist0_c[2]       961.433      960.213
W01.outcr[1]       div00|outdiv_derived_clock     FD1S3JX      D       outtransist0_c[0]       961.433      960.229
W01.outcr[2]       div00|outdiv_derived_clock     FD1S3JX      D       outtransist0_c[1]       961.433      960.229
W01.outcr[0]       div00|outdiv_derived_clock     FD1S3JX      D       sring[0]                961.433      960.461
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      961.538
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         960.736

    - Propagation time:                      1.220
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 959.516

    Number of logic level(s):                1
    Starting point:                          W01.outcr[2] / Q
    Ending point:                            W01_sringio[0] / CD
    The start point is clocked by            div00|outdiv_derived_clock [rising] on pin CK
    The end   point is clocked by            div00|outdiv_derived_clock [rising] on pin SCLK
    -Timing constraint applied as multi cycle path with factor 2 (from c:div00|outdiv_derived_clock to c:div00|outdiv_derived_clock)

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
W01.outcr[2]             FD1S3JX      Q        Out     1.220     1.220       -         
outtransist0_c[2]        Net          -        -       -         -           8         
W01.outcr_RNITQJF[2]     INV          A        In      0.000     1.220       -         
W01.outcr_RNITQJF[2]     INV          Z        Out     0.000     1.220       -         
outtransist0_c_i[2]      Net          -        -       -         -           1         
W01_sringio[0]           IFS1P3IX     CD       In      0.000     1.220       -         
=======================================================================================




====================================
Detailed Report for Clock: oscint00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                            Arrival            
Instance             Reference                           Type        Pin     Net         Time        Slack  
                     Clock                                                                                  
------------------------------------------------------------------------------------------------------------
W00.OS01.sdiv[0]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]     1.044       468.510
W00.OS01.sdiv[1]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]     1.044       468.510
W00.OS01.sdiv[2]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]     1.044       468.510
W00.OS01.sdiv[3]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]     1.044       468.510
W00.OS01.sdiv[4]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]     1.044       468.510
W00.OS01.sdiv[5]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]     1.044       468.510
W00.OS01.sdiv[6]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]     1.044       468.510
W00.OS01.sdiv[7]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[7]     1.044       468.510
W00.OS01.sdiv[8]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[8]     1.044       468.510
W00.OS01.sdiv[9]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[9]     1.044       468.510
============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                 Required            
Instance              Reference                           Type        Pin     Net              Time         Slack  
                      Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------
W00.OS01.sdiv[21]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[22]     480.664      468.510
W00.OS01.sdiv[19]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[20]     480.664      468.652
W00.OS01.sdiv[20]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[21]     480.664      468.652
W00.OS01.sdiv[17]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[18]     480.664      468.795
W00.OS01.sdiv[18]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[19]     480.664      468.795
W00.OS01.sdiv[15]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[16]     480.664      468.938
W00.OS01.sdiv[16]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[17]     480.664      468.938
W00.OS01.sdiv[13]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[14]     480.664      469.081
W00.OS01.sdiv[14]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[15]     480.664      469.081
W00.OS01.sdiv[11]     oscint00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[12]     480.664      469.224
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      12.154
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     468.510

    Number of logic level(s):                18
    Starting point:                          W00.OS01.sdiv[0] / Q
    Ending point:                            W00.OS01.sdiv[21] / D
    The start point is clocked by            oscint00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            oscint00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
W00.OS01.sdiv[0]                         FD1S3IX      Q        Out     1.044     1.044       -         
sdiv[0]                                  Net          -        -       -         -           2         
W00.OS01.pdiv\.sdiv15lto19_i_a2_16_5     ORCALUT4     A        In      0.000     1.044       -         
W00.OS01.pdiv\.sdiv15lto19_i_a2_16_5     ORCALUT4     Z        Out     1.153     2.197       -         
sdiv15lto19_i_a2_16_5                    Net          -        -       -         -           3         
W00.OS01.pdiv\.sdiv15lto19_i_a2_18       ORCALUT4     C        In      0.000     2.197       -         
W00.OS01.pdiv\.sdiv15lto19_i_a2_18       ORCALUT4     Z        Out     1.233     3.429       -         
N_3_19                                   Net          -        -       -         -           6         
W00.OS01.outdiv_0_sqmuxa_2_RNO           ORCALUT4     B        In      0.000     3.429       -         
W00.OS01.outdiv_0_sqmuxa_2_RNO           ORCALUT4     Z        Out     1.017     4.446       -         
N_9                                      Net          -        -       -         -           1         
W00.OS01.outdiv_0_sqmuxa_2               ORCALUT4     A        In      0.000     4.446       -         
W00.OS01.outdiv_0_sqmuxa_2               ORCALUT4     Z        Out     1.017     5.463       -         
outdiv_0_sqmuxa_2                        Net          -        -       -         -           1         
W00.OS01.un1_outdiv_0_sqmuxa_1_4         ORCALUT4     B        In      0.000     5.463       -         
W00.OS01.un1_outdiv_0_sqmuxa_1_4         ORCALUT4     Z        Out     1.153     6.616       -         
un1_sdiv69_4                             Net          -        -       -         -           3         
W00.OS01.un1_sdiv69_i                    ORCALUT4     A        In      0.000     6.616       -         
W00.OS01.un1_sdiv69_i                    ORCALUT4     Z        Out     1.017     7.633       -         
un1_sdiv69_i                             Net          -        -       -         -           1         
W00.OS01.un1_sdiv_cry_0_0                CCU2D        B0       In      0.000     7.633       -         
W00.OS01.un1_sdiv_cry_0_0                CCU2D        COUT     Out     1.544     9.177       -         
un1_sdiv_cry_0                           Net          -        -       -         -           1         
W00.OS01.un1_sdiv_cry_1_0                CCU2D        CIN      In      0.000     9.177       -         
W00.OS01.un1_sdiv_cry_1_0                CCU2D        COUT     Out     0.143     9.320       -         
un1_sdiv_cry_2                           Net          -        -       -         -           1         
W00.OS01.un1_sdiv_cry_3_0                CCU2D        CIN      In      0.000     9.320       -         
W00.OS01.un1_sdiv_cry_3_0                CCU2D        COUT     Out     0.143     9.463       -         
un1_sdiv_cry_4                           Net          -        -       -         -           1         
W00.OS01.un1_sdiv_cry_5_0                CCU2D        CIN      In      0.000     9.463       -         
W00.OS01.un1_sdiv_cry_5_0                CCU2D        COUT     Out     0.143     9.605       -         
un1_sdiv_cry_6                           Net          -        -       -         -           1         
W00.OS01.un1_sdiv_cry_7_0                CCU2D        CIN      In      0.000     9.605       -         
W00.OS01.un1_sdiv_cry_7_0                CCU2D        COUT     Out     0.143     9.748       -         
un1_sdiv_cry_8                           Net          -        -       -         -           1         
W00.OS01.un1_sdiv_cry_9_0                CCU2D        CIN      In      0.000     9.748       -         
W00.OS01.un1_sdiv_cry_9_0                CCU2D        COUT     Out     0.143     9.891       -         
un1_sdiv_cry_10                          Net          -        -       -         -           1         
W00.OS01.un1_sdiv_cry_11_0               CCU2D        CIN      In      0.000     9.891       -         
W00.OS01.un1_sdiv_cry_11_0               CCU2D        COUT     Out     0.143     10.034      -         
un1_sdiv_cry_12                          Net          -        -       -         -           1         
W00.OS01.un1_sdiv_cry_13_0               CCU2D        CIN      In      0.000     10.034      -         
W00.OS01.un1_sdiv_cry_13_0               CCU2D        COUT     Out     0.143     10.177      -         
un1_sdiv_cry_14                          Net          -        -       -         -           1         
W00.OS01.un1_sdiv_cry_15_0               CCU2D        CIN      In      0.000     10.177      -         
W00.OS01.un1_sdiv_cry_15_0               CCU2D        COUT     Out     0.143     10.319      -         
un1_sdiv_cry_16                          Net          -        -       -         -           1         
W00.OS01.un1_sdiv_cry_17_0               CCU2D        CIN      In      0.000     10.319      -         
W00.OS01.un1_sdiv_cry_17_0               CCU2D        COUT     Out     0.143     10.462      -         
un1_sdiv_cry_18                          Net          -        -       -         -           1         
W00.OS01.un1_sdiv_cry_19_0               CCU2D        CIN      In      0.000     10.462      -         
W00.OS01.un1_sdiv_cry_19_0               CCU2D        COUT     Out     0.143     10.605      -         
un1_sdiv_cry_20                          Net          -        -       -         -           1         
W00.OS01.un1_sdiv_s_21_0                 CCU2D        CIN      In      0.000     10.605      -         
W00.OS01.un1_sdiv_s_21_0                 CCU2D        S0       Out     1.549     12.154      -         
un1_sdiv[22]                             Net          -        -       -         -           1         
W00.OS01.sdiv[21]                        FD1S3IX      D        In      0.000     12.154      -         
=======================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 154MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 153MB peak: 154MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 28 of 6864 (0%)
PIC Latch:       0
I/O cells:       18


Details:
CCU2D:          12
FD1S3AX:        1
FD1S3IX:        22
FD1S3JX:        4
GSR:            1
IB:             6
IFS1P3IX:       1
INV:            2
OB:             12
ORCALUT4:       48
OSCH:           1
PFUMX:          1
PUR:            1
VHI:            3
VLO:            3
false:          3
true:           3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:04s; Memory used current: 32MB peak: 154MB)

Process took 0h:00m:06s realtime, 0h:00m:04s cputime
# Fri Feb 21 10:50:40 2020

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000HE -path "C:/lscc/diamond/3.11_x64/bin/nt64/Arquitectura_de_computadoras/PRIMER PARCIAL/word00/word0" -path "C:/lscc/diamond/3.11_x64/bin/nt64/Arquitectura_de_computadoras/PRIMER PARCIAL/word00"   "C:/lscc/diamond/3.11_x64/bin/nt64/Arquitectura_de_computadoras/PRIMER PARCIAL/word00/word0/word00_word0.edi" "word00_word0.ngo"   
edif2ngd:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to word00_word0.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 10 MB


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data"  -p "C:/lscc/diamond/3.11_x64/bin/nt64/Arquitectura_de_computadoras/PRIMER PARCIAL/word00/word0" -p "C:/lscc/diamond/3.11_x64/bin/nt64/Arquitectura_de_computadoras/PRIMER PARCIAL/word00"  "word00_word0.ngo" "word00_word0.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'word00_word0.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="W00/OS00/OSCInst0_SEDSTDBY" arg2="W00/OS00/OSCInst0_SEDSTDBY"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="1"  />

Design Results:
    117 blocks expanded
Complete the first expansion.
Writing 'word00_word0.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 18 MB


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "word00_word0.ngd" -o "word00_word0_map.ncd" -pr "word00_word0.prf" -mp "word00_word0.mrp" -lpf "C:/lscc/diamond/3.11_x64/bin/nt64/Arquitectura_de_computadoras/PRIMER PARCIAL/word00/word0/word00_word0_synplify.lpf" -lpf "C:/lscc/diamond/3.11_x64/bin/nt64/Arquitectura_de_computadoras/PRIMER PARCIAL/word00/word00.lpf" -c 0           
map:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: word00_word0.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     28 out of  7209 (0%)
      PFU registers:           27 out of  6864 (0%)
      PIO registers:            1 out of   345 (0%)
   Number of SLICEs:        36 out of  3432 (1%)
      SLICEs as Logic/ROM:     36 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:         72 out of  6864 (1%)
      Number used as logic LUTs:         48
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 18 + 4(JTAG) out of 115 (19%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net clk0_c: 3 loads, 3 rising, 0 falling (Driver: W00/OS01/outdiv )
     Net W00/sclk: 13 loads, 13 rising, 0 falling (Driver: W00/OS00/OSCInst0 )
   Number of Clock Enables:  0
   Number of LSRs:  3
     Net en0_c: 2 loads, 2 LSLICEs
     Net outtransist0_c[2]: 1 loads, 0 LSLICEs
     Net W00/OS01/un1_sdiv69_RNIJI2S: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net W00/OS01/un1_sdiv69_RNIJI2S: 12 loads
     Net outtransist0_c[2]: 8 loads
     Net outtransist0_c[0]: 7 loads
     Net outtransist0_c[1]: 7 loads
     Net W00/OS01/sdiv[16]: 7 loads
     Net W00/OS01/sdiv[17]: 7 loads
     Net outtransist0_c[3]: 6 loads
     Net W00/OS01/N_3_19: 6 loads
     Net W00/OS01/sdiv[18]: 6 loads
     Net W00/OS01/sdiv[19]: 6 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 35 MB

Dumping design to file word00_word0_map.ncd.

mpartrce -p "word00_word0.p2t" -f "word00_word0.p3t" -tf "word00_word0.pt" "word00_word0_map.ncd" "word00_word0.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "word00_word0_map.ncd"
Fri Feb 21 10:50:57 2020

PAR: Place And Route Diamond (64-bit) 3.11.0.396.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "C:/lscc/diamond/3.11_x64/bin/nt64/Arquitectura_de_computadoras/PRIMER PARCIAL/word00/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF word00_word0_map.ncd word00_word0.dir/5_1.ncd word00_word0.prf
Preference file: word00_word0.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file word00_word0_map.ncd.
Design name: word00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   18+4(JTAG)/336     7% used
                  18+4(JTAG)/115     19% bonded
   IOLOGIC            1/336          <1% used

   SLICE             36/3432          1% used

   OSC                1/1           100% used


Number of Signals: 115
Number of Connections: 278

Pin Constraint Summary:
   0 out of 18 pins locked (0% locked).

The following 1 signal is selected to use the primary clock routing resources:
    W00/sclk (driver: W00/OS00/OSCInst0, clk load #: 13)


The following 1 signal is selected to use the secondary clock routing resources:
    W00/OS01/un1_sdiv69_RNIJI2S (driver: W00/OS01/SLICE_18, clk load #: 0, sr load #: 12, ce load #: 0)

No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 6 secs 

Starting Placer Phase 1.
....................
Placer score = 16010.
Finished Placer Phase 1.  REAL time: 35 secs 

Starting Placer Phase 2.
.
Placer score =  15866
Finished Placer Phase 2.  REAL time: 35 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "W00/sclk" from OSC on comp "W00/OS00/OSCInst0" on site "OSC", clk load = 13
  SECONDARY "W00/OS01/un1_sdiv69_RNIJI2S" from F0 on comp "W00/OS01/SLICE_18" on site "R14C18A", clk load = 0, ce load = 0, sr load = 12

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   18 + 4(JTAG) out of 336 (6.5%) PIO sites used.
   18 + 4(JTAG) out of 115 (19.1%) bonded PIO sites used.
   Number of PIO comps: 18; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 5 / 28 ( 17%) | 2.5V       | -         |
| 1        | 0 / 29 (  0%) | -          | -         |
| 2        | 0 / 29 (  0%) | -          | -         |
| 3        | 0 / 9 (  0%)  | -          | -         |
| 4        | 5 / 10 ( 50%) | 2.5V       | -         |
| 5        | 8 / 10 ( 80%) | 2.5V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 30 secs 

Dumping design to file word00_word0.dir/5_1.ncd.

0 connections routed; 278 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=clk0_c loads=5 clock_loads=3"  />

Completed router resource preassignment. Real time: 40 secs 

Start NBR router at 10:51:37 02/21/20

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 10:51:38 02/21/20

Start NBR section for initial routing at 10:51:38 02/21/20
Level 4, iteration 1
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 467.544ns/0.000ns; real time: 41 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 10:51:38 02/21/20
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 467.544ns/0.000ns; real time: 42 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 467.544ns/0.000ns; real time: 42 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 467.544ns/0.000ns; real time: 42 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 10:51:39 02/21/20

Start NBR section for re-routing at 10:51:40 02/21/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 467.544ns/0.000ns; real time: 43 secs 

Start NBR section for post-routing at 10:51:40 02/21/20

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 467.544ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=clk0_c loads=5 clock_loads=3"  />

Total CPU time 38 secs 
Total REAL time: 45 secs 
Completely routed.
End of route.  278 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file word00_word0.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 467.544
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.379
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 38 secs 
Total REAL time to completion: 45 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "word00_word0.pt" -o "word00_word0.twr" "word00_word0.ncd" "word00_word0.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file word00_word0.ncd.
Design name: word00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Fri Feb 21 10:51:45 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o word00_word0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arquitectura_de_computadoras/PRIMER PARCIAL/word00/promote.xml word00_word0.ncd word00_word0.prf 
Design file:     word00_word0.ncd
Preference file: word00_word0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5930 paths, 1 nets, and 234 connections (84.17% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Fri Feb 21 10:51:45 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o word00_word0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arquitectura_de_computadoras/PRIMER PARCIAL/word00/promote.xml word00_word0.ncd word00_word0.prf 
Design file:     word00_word0.ncd
Preference file: word00_word0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5930 paths, 1 nets, and 234 connections (84.17% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 2 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 66 MB


tmcheck -par "word00_word0.par" 

bitgen -f "word00_word0.t2b" -w "word00_word0.ncd"  -jedec "word00_word0.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file word00_word0.ncd.
Design name: word00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from word00_word0.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "word00_word0.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 11 secs 
Total REAL Time: 11 secs 
Peak Memory Usage: 289 MB
