#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug 17 20:55:47 2022
# Process ID: 31260
# Current directory: D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8984 D:\Gimhan Sandeeptha\Gimhan\Semester 02\Computer Organization and Digital Design\Labs\Lab 10\Lab 10\Lab 10.xpr
# Log file: D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/vivado.log
# Journal file: D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 897.941 ; gain = 148.754
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {{D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Out_unit/Out_unit.srcs/sources_1/new/Out_unit.vhd} {D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Out_unit/Out_unit.srcs/sources_1/imports/new/LUT_16_7.vhd} {D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Out_unit/Out_unit.srcs/sources_1/new/Anode.vhd}}
import_files -norecurse {{D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Out_unit/Out_unit.srcs/sources_1/new/Out_unit.vhd} {D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Out_unit/Out_unit.srcs/sources_1/imports/new/LUT_16_7.vhd} {D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Out_unit/Out_unit.srcs/sources_1/new/Anode.vhd}}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: NanoProcessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1063.871 ; gain = 112.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:46]
INFO: [Synth 8-3491] module 'NanoProcessorUpper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' bound to instance 'NPU' of component 'NanoProcessorUpper' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:86]
ERROR: [Synth 8-3493] module 'nanoprocessorupper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' does not have matching formal port for component port 'l_out' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:86]
ERROR: [Synth 8-3493] module 'nanoprocessorupper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' does not have matching formal port for component port 'c_out' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:86]
ERROR: [Synth 8-3493] module 'nanoprocessorupper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' does not have matching formal port for component port 'sel' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:86]
INFO: [Synth 8-3491] module 'NanoProcessorLower' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorLower.vhd:34' bound to instance 'NPL' of component 'NanoProcessorLower' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:95]
INFO: [Synth 8-3491] module 'Reseter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Reseter.vhd:34' bound to instance 'Reseter_0' of component 'Reseter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:102]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clock_0' of component 'Slow_Clk' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:107]
ERROR: [Synth 8-285] failed synthesizing module 'NanoProcessor' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1119.574 ; gain = 168.176
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: NanoProcessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:44]
INFO: [Synth 8-3491] module 'NanoProcessorUpper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' bound to instance 'NPU' of component 'NanoProcessorUpper' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:84]
ERROR: [Synth 8-3493] module 'nanoprocessorupper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' does not have matching formal port for component port 'l_out' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:84]
ERROR: [Synth 8-3493] module 'nanoprocessorupper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' does not have matching formal port for component port 'c_out' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:84]
ERROR: [Synth 8-3493] module 'nanoprocessorupper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' does not have matching formal port for component port 'sel' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:84]
INFO: [Synth 8-3491] module 'NanoProcessorLower' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorLower.vhd:34' bound to instance 'NPL' of component 'NanoProcessorLower' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:93]
INFO: [Synth 8-3491] module 'Reseter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Reseter.vhd:34' bound to instance 'Reseter_0' of component 'Reseter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:100]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clock_0' of component 'Slow_Clk' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:105]
ERROR: [Synth 8-285] failed synthesizing module 'NanoProcessor' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.574 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: NanoProcessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.574 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:44]
INFO: [Synth 8-3491] module 'NanoProcessorUpper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' bound to instance 'NPU' of component 'NanoProcessorUpper' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:84]
ERROR: [Synth 8-3493] module 'nanoprocessorupper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' does not have matching formal port for component port 'l_out' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:84]
ERROR: [Synth 8-3493] module 'nanoprocessorupper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' does not have matching formal port for component port 'c_out' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:84]
ERROR: [Synth 8-3493] module 'nanoprocessorupper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' does not have matching formal port for component port 'sel' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:84]
INFO: [Synth 8-3491] module 'NanoProcessorLower' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorLower.vhd:34' bound to instance 'NPL' of component 'NanoProcessorLower' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:93]
INFO: [Synth 8-3491] module 'Reseter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Reseter.vhd:34' bound to instance 'Reseter_0' of component 'Reseter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:100]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clock_0' of component 'Slow_Clk' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:105]
ERROR: [Synth 8-285] failed synthesizing module 'NanoProcessor' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.711 ; gain = 0.137
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity BitShifter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftleft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bitshiftleft
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftright.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Bitshiftright
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/CMP.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CMP
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Combiner
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Combiner_div
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/DFF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DFF
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Dec_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Dec_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Divider
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Divider_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity INS_DECO2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inverter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_1_to_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_1_to_2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_WAY_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_way_8_bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_way_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_way_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_4_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_8_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_way_8_bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplier
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_to_1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorLower.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessorLower
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessorUpper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/PROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PROM
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Power.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Power
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Prog_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Prog_counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/RCA_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RCA_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegBank
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reset
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Reseter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reseter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TWISTER
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/signed_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signed_divider
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/validator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity validator
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.711 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2fab7e0bb92d4a518f98b8c213cd6021 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_behav xil_defaultlib.NanoProcessor -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 4 elements ; formal regs1 expects 3 [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:137]
ERROR: [VRFC 10-665] expression has 4 elements ; formal regs2 expects 3 [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:138]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nanoprocessor in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1119.711 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: NanoProcessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1119.711 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:44]
INFO: [Synth 8-3491] module 'NanoProcessorUpper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' bound to instance 'NPU' of component 'NanoProcessorUpper' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:81]
INFO: [Synth 8-638] synthesizing module 'NanoProcessorUpper' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:45]
INFO: [Synth 8-3491] module 'INS_DECO2' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:34' bound to instance 'InsDeco' of component 'INS_DECO2' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:131]
INFO: [Synth 8-638] synthesizing module 'INS_DECO2' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:49]
INFO: [Synth 8-3491] module 'TWISTER' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:34' bound to instance 'TW_01' of component 'TWISTER' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:62]
INFO: [Synth 8-638] synthesizing module 'TWISTER' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:42]
INFO: [Synth 8-3491] module 'MUX_2_WAY_4bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:34' bound to instance 'MUX1' of component 'MUX_2_WAY_4bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:52]
INFO: [Synth 8-638] synthesizing module 'MUX_2_WAY_4bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_WAY_4bit' (1#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2_WAY_4bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:34' bound to instance 'MUX2' of component 'MUX_2_WAY_4bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'TWISTER' (2#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:42]
WARNING: [Synth 8-3848] Net ZeroF in module/entity INS_DECO2 does not have driver. [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'INS_DECO2' (3#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:49]
ERROR: [Synth 8-549] port width mismatch for port 'RegS1': port width = 3, actual width = 4 [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:137]
ERROR: [Synth 8-549] port width mismatch for port 'RegS2': port width = 3, actual width = 4 [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:138]
INFO: [Synth 8-3491] module 'MUX_8_way_8_bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:34' bound to instance 'MUX_8_way_8_bit_1' of component 'MUX_8_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:146]
INFO: [Synth 8-3491] module 'MUX_8_way_8_bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:34' bound to instance 'MUX_8_way_8_bit_2' of component 'MUX_8_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:158]
INFO: [Synth 8-3491] module 'MUX_2_way_8_bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:34' bound to instance 'MUX_2_way_8_bit_0' of component 'MUX_2_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:170]
INFO: [Synth 8-3491] module 'RegBank' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:34' bound to instance 'RegBank0' of component 'RegBank' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:177]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'ALU_0' of component 'ALU' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:191]
INFO: [Synth 8-3491] module 'MUX_2_8' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_8.vhd:34' bound to instance 'MUX_2_8_0' of component 'MUX_2_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:202]
ERROR: [Synth 8-285] failed synthesizing module 'NanoProcessorUpper' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:45]
ERROR: [Synth 8-285] failed synthesizing module 'NanoProcessor' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1128.312 ; gain = 8.602
---------------------------------------------------------------------------------
RTL Elaboration failed
19 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: NanoProcessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1128.312 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:44]
INFO: [Synth 8-3491] module 'NanoProcessorUpper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' bound to instance 'NPU' of component 'NanoProcessorUpper' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:81]
INFO: [Synth 8-638] synthesizing module 'NanoProcessorUpper' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:45]
INFO: [Synth 8-3491] module 'INS_DECO2' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:34' bound to instance 'InsDeco' of component 'INS_DECO2' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:131]
INFO: [Synth 8-638] synthesizing module 'INS_DECO2' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:49]
INFO: [Synth 8-3491] module 'TWISTER' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:34' bound to instance 'TW_01' of component 'TWISTER' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:62]
INFO: [Synth 8-638] synthesizing module 'TWISTER' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:42]
INFO: [Synth 8-3491] module 'MUX_2_WAY_4bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:34' bound to instance 'MUX1' of component 'MUX_2_WAY_4bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:52]
INFO: [Synth 8-638] synthesizing module 'MUX_2_WAY_4bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_WAY_4bit' (1#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2_WAY_4bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:34' bound to instance 'MUX2' of component 'MUX_2_WAY_4bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'TWISTER' (2#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:42]
WARNING: [Synth 8-3848] Net ZeroF in module/entity INS_DECO2 does not have driver. [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'INS_DECO2' (3#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:49]
INFO: [Synth 8-3491] module 'MUX_8_way_8_bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:34' bound to instance 'MUX_8_way_8_bit_1' of component 'MUX_8_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:146]
INFO: [Synth 8-638] synthesizing module 'MUX_8_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_0' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Dec_3_to_8' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd:34' bound to instance 'Dec_3_to_8_0' of component 'Dec_3_to_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Dec_3_to_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Dec_2_to_4' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_2_to_4.vhd:34' bound to instance 'Dec_2_to_4_0' of component 'Dec_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Dec_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Dec_2_to_4' (4#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Dec_2_to_4' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_2_to_4.vhd:34' bound to instance 'Dec_2_to_4_1' of component 'Dec_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Dec_3_to_8' (5#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (6#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_1' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:76]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_2' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:93]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_3' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:110]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_4' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:126]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_5' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:142]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_6' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:159]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_7' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_way_8_bit' (7#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:48]
INFO: [Synth 8-3491] module 'MUX_8_way_8_bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:34' bound to instance 'MUX_8_way_8_bit_2' of component 'MUX_8_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:158]
INFO: [Synth 8-3491] module 'MUX_2_way_8_bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:34' bound to instance 'MUX_2_way_8_bit_0' of component 'MUX_2_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:170]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_0' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:51]
INFO: [Synth 8-638] synthesizing module 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_to_1' (8#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_1' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:59]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_2' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:67]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_3' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:74]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_4' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:81]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_5' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:89]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_6' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:97]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_7' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_8_bit' (9#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:41]
INFO: [Synth 8-3491] module 'RegBank' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:34' bound to instance 'RegBank0' of component 'RegBank' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:177]
INFO: [Synth 8-638] synthesizing module 'RegBank' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:39]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:39]
INFO: [Synth 8-3491] module 'Reset' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Reset.vhd:34' bound to instance 'Reset_0' of component 'Reset' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Reset' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Reset.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Reset' (12#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Reset.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Reg' (13#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:41]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:102]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:108]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:114]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:120]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:126]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:132]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'RegBank' (14#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:49]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'ALU_0' of component 'ALU' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:191]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:46]
INFO: [Synth 8-3491] module 'Inverter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Inverter.vhd:34' bound to instance 'Inverter_0' of component 'Inverter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:111]
INFO: [Synth 8-638] synthesizing module 'Inverter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Inverter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Inverter' (15#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Inverter.vhd:40]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'ADD_SUB' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:116]
INFO: [Synth 8-638] synthesizing module 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:42]
INFO: [Synth 8-3491] module 'RCA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA4_0' of component 'RCA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:62]
INFO: [Synth 8-638] synthesizing module 'RCA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:51]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (16#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'FA' (17#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:69]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'RCA' (18#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:51]
INFO: [Synth 8-3491] module 'RCA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA4_1' of component 'RCA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RCA8bit' (19#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:42]
INFO: [Synth 8-3491] module 'Multiplier' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:34' bound to instance 'MULTIPLIER_0' of component 'Multiplier' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:123]
INFO: [Synth 8-638] synthesizing module 'Multiplier' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:41]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_0' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:67]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_1' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:74]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_2' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:81]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_3' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:88]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_4' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:95]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_5' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:102]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_6' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:109]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_7' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:116]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_1' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:123]
INFO: [Synth 8-638] synthesizing module 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:40]
INFO: [Synth 8-3491] module 'Bitshiftleft' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftleft.vhd:34' bound to instance 'bsl' of component 'Bitshiftleft' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Bitshiftleft' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftleft.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Bitshiftleft' (20#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftleft.vhd:39]
INFO: [Synth 8-3491] module 'Bitshiftright' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftright.vhd:34' bound to instance 'bs2' of component 'Bitshiftright' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Bitshiftright' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftright.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Bitshiftright' (21#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftright.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'BitShifter' (22#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:40]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_2' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:128]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_3' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:133]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_4' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:138]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_5' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:143]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_6' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:148]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_7' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:153]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_0' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Combiner' (23#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:40]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_1' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:163]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_2' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:168]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_3' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:173]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_4' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:178]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_5' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:183]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_6' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:188]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_7' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (24#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:41]
INFO: [Synth 8-3491] module 'signed_divider' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/signed_divider.vhd:34' bound to instance 'DIVIDER_0' of component 'signed_divider' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:129]
INFO: [Synth 8-638] synthesizing module 'signed_divider' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/signed_divider.vhd:41]
INFO: [Synth 8-3491] module 'Divider' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:34' bound to instance 'Divider_0' of component 'Divider' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/signed_divider.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Divider' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:41]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_1' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:41]
INFO: [Synth 8-3491] module 'Inverter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Inverter.vhd:34' bound to instance 'Inverter_0' of component 'Inverter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:66]
INFO: [Synth 8-3491] module 'RCA_8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd:34' bound to instance 'RCA_0' of component 'RCA_8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RCA_8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd:42]
INFO: [Synth 8-3491] module 'RCA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA1' of component 'RCA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd:62]
INFO: [Synth 8-3491] module 'RCA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA2' of component 'RCA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RCA_8bit' (25#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd:42]
INFO: [Synth 8-3491] module 'MUX_2_way_8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_way_8bit.vhd:34' bound to instance 'MUX_0' of component 'MUX_2_way_8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:78]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_way_8bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_8bit' (26#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_way_8bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Divider_1bit' (27#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:41]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_2' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:64]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_3' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:70]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_4' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:76]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_5' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:82]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_6' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:88]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_7' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:94]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_8' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:100]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_1' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Combiner_div' (28#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:40]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_2' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:111]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_3' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:116]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_4' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:121]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_5' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:126]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_6' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:131]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_7' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:136]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_8' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:141]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Divider' (29#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'signed_divider' (30#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/signed_divider.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Power' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Power.vhd:41]
INFO: [Synth 8-638] synthesizing module 'validator' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/validator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'validator' (31#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/validator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Power' (32#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Power.vhd:41]
INFO: [Synth 8-638] synthesizing module 'CMP' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/CMP.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CMP' (33#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/CMP.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MUX_8_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_8_8.vhd:47]
INFO: [Synth 8-638] synthesizing module 'MUX_4_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_4_8.vhd:44]
INFO: [Synth 8-638] synthesizing module 'MUX_2_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_8.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_8' (34#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_8.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_4_8' (35#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_4_8.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_8' (36#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_8_8.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ALU' (37#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:46]
WARNING: [Synth 8-3848] Net OverFlow in module/entity NanoProcessorUpper does not have driver. [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessorUpper' (38#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:45]
INFO: [Synth 8-638] synthesizing module 'NanoProcessorLower' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorLower.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Prog_counter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Prog_counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Prog_counter' (39#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Prog_counter.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_4_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'MUX_1_to_2' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_1_to_2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_1_to_2' (40#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_1_to_2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_4_bit' (41#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/RCA_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (42#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/RCA_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'PROM' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/PROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PROM' (43#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/PROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessorLower' (44#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorLower.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Reseter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Reseter.vhd:40]
INFO: [Synth 8-638] synthesizing module 'DFF' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/DFF.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'DFF' (45#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/DFF.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Reseter' (46#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Reseter.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (47#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
WARNING: [Synth 8-3848] Net Sel in module/entity NanoProcessor does not have driver. [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (48#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:44]
WARNING: [Synth 8-3331] design Bitshiftright has unconnected port A[0]
WARNING: [Synth 8-3331] design Bitshiftleft has unconnected port A[7]
WARNING: [Synth 8-3331] design Combiner_div has unconnected port A[7]
WARNING: [Synth 8-3331] design INS_DECO2 has unconnected port ZeroF
WARNING: [Synth 8-3331] design NanoProcessorUpper has unconnected port OverFlow
WARNING: [Synth 8-3331] design NanoProcessor has unconnected port Sel
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1135.230 ; gain = 6.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1135.230 ; gain = 6.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1135.230 ; gain = 6.918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1484.785 ; gain = 356.473
202 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1484.785 ; gain = 356.473
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1498.891 ; gain = 1.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:43]
INFO: [Synth 8-3491] module 'NanoProcessorUpper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' bound to instance 'NPU' of component 'NanoProcessorUpper' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:80]
INFO: [Synth 8-638] synthesizing module 'NanoProcessorUpper' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:45]
INFO: [Synth 8-3491] module 'INS_DECO2' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:34' bound to instance 'InsDeco' of component 'INS_DECO2' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:131]
INFO: [Synth 8-638] synthesizing module 'INS_DECO2' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:49]
INFO: [Synth 8-3491] module 'TWISTER' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:34' bound to instance 'TW_01' of component 'TWISTER' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:62]
INFO: [Synth 8-638] synthesizing module 'TWISTER' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:42]
INFO: [Synth 8-3491] module 'MUX_2_WAY_4bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:34' bound to instance 'MUX1' of component 'MUX_2_WAY_4bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:52]
INFO: [Synth 8-638] synthesizing module 'MUX_2_WAY_4bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_WAY_4bit' (1#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2_WAY_4bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:34' bound to instance 'MUX2' of component 'MUX_2_WAY_4bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'TWISTER' (2#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:42]
WARNING: [Synth 8-3848] Net ZeroF in module/entity INS_DECO2 does not have driver. [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'INS_DECO2' (3#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:49]
INFO: [Synth 8-3491] module 'MUX_8_way_8_bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:34' bound to instance 'MUX_8_way_8_bit_1' of component 'MUX_8_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:146]
INFO: [Synth 8-638] synthesizing module 'MUX_8_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_0' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Dec_3_to_8' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd:34' bound to instance 'Dec_3_to_8_0' of component 'Dec_3_to_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Dec_3_to_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Dec_2_to_4' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_2_to_4.vhd:34' bound to instance 'Dec_2_to_4_0' of component 'Dec_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Dec_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Dec_2_to_4' (4#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Dec_2_to_4' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_2_to_4.vhd:34' bound to instance 'Dec_2_to_4_1' of component 'Dec_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Dec_3_to_8' (5#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (6#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_1' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:76]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_2' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:93]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_3' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:110]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_4' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:126]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_5' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:142]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_6' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:159]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_7' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_way_8_bit' (7#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:48]
INFO: [Synth 8-3491] module 'MUX_8_way_8_bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:34' bound to instance 'MUX_8_way_8_bit_2' of component 'MUX_8_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:158]
INFO: [Synth 8-3491] module 'MUX_2_way_8_bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:34' bound to instance 'MUX_2_way_8_bit_0' of component 'MUX_2_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:170]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_0' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:51]
INFO: [Synth 8-638] synthesizing module 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_to_1' (8#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_1' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:59]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_2' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:67]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_3' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:74]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_4' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:81]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_5' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:89]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_6' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:97]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_7' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_8_bit' (9#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:41]
INFO: [Synth 8-3491] module 'RegBank' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:34' bound to instance 'RegBank0' of component 'RegBank' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:177]
INFO: [Synth 8-638] synthesizing module 'RegBank' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:39]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:39]
INFO: [Synth 8-3491] module 'Reset' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Reset.vhd:34' bound to instance 'Reset_0' of component 'Reset' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Reset' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Reset.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Reset' (12#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Reset.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Reg' (13#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:41]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:102]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:108]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:114]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:120]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:126]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:132]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'RegBank' (14#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:49]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'ALU_0' of component 'ALU' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:191]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:46]
INFO: [Synth 8-3491] module 'Inverter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Inverter.vhd:34' bound to instance 'Inverter_0' of component 'Inverter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:111]
INFO: [Synth 8-638] synthesizing module 'Inverter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Inverter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Inverter' (15#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Inverter.vhd:40]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'ADD_SUB' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:116]
INFO: [Synth 8-638] synthesizing module 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:42]
INFO: [Synth 8-3491] module 'RCA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA4_0' of component 'RCA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:62]
INFO: [Synth 8-638] synthesizing module 'RCA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:51]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (16#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'FA' (17#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:69]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'RCA' (18#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:51]
INFO: [Synth 8-3491] module 'RCA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA4_1' of component 'RCA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RCA8bit' (19#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:42]
INFO: [Synth 8-3491] module 'Multiplier' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:34' bound to instance 'MULTIPLIER_0' of component 'Multiplier' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:123]
INFO: [Synth 8-638] synthesizing module 'Multiplier' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:41]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_0' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:67]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_1' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:74]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_2' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:81]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_3' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:88]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_4' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:95]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_5' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:102]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_6' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:109]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_7' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:116]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_1' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:123]
INFO: [Synth 8-638] synthesizing module 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:40]
INFO: [Synth 8-3491] module 'Bitshiftleft' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftleft.vhd:34' bound to instance 'bsl' of component 'Bitshiftleft' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Bitshiftleft' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftleft.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Bitshiftleft' (20#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftleft.vhd:39]
INFO: [Synth 8-3491] module 'Bitshiftright' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftright.vhd:34' bound to instance 'bs2' of component 'Bitshiftright' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Bitshiftright' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftright.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Bitshiftright' (21#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftright.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'BitShifter' (22#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:40]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_2' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:128]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_3' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:133]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_4' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:138]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_5' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:143]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_6' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:148]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_7' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:153]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_0' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Combiner' (23#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:40]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_1' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:163]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_2' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:168]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_3' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:173]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_4' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:178]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_5' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:183]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_6' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:188]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_7' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (24#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:41]
INFO: [Synth 8-3491] module 'signed_divider' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/signed_divider.vhd:34' bound to instance 'DIVIDER_0' of component 'signed_divider' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:129]
INFO: [Synth 8-638] synthesizing module 'signed_divider' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/signed_divider.vhd:41]
INFO: [Synth 8-3491] module 'Divider' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:34' bound to instance 'Divider_0' of component 'Divider' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/signed_divider.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Divider' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:41]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_1' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:41]
INFO: [Synth 8-3491] module 'Inverter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Inverter.vhd:34' bound to instance 'Inverter_0' of component 'Inverter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:66]
INFO: [Synth 8-3491] module 'RCA_8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd:34' bound to instance 'RCA_0' of component 'RCA_8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RCA_8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd:42]
INFO: [Synth 8-3491] module 'RCA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA1' of component 'RCA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd:62]
INFO: [Synth 8-3491] module 'RCA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA2' of component 'RCA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RCA_8bit' (25#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd:42]
INFO: [Synth 8-3491] module 'MUX_2_way_8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_way_8bit.vhd:34' bound to instance 'MUX_0' of component 'MUX_2_way_8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:78]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_way_8bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_8bit' (26#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_way_8bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Divider_1bit' (27#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:41]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_2' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:64]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_3' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:70]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_4' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:76]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_5' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:82]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_6' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:88]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_7' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:94]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_8' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:100]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_1' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Combiner_div' (28#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:40]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_2' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:111]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_3' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:116]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_4' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:121]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_5' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:126]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_6' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:131]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_7' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:136]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_8' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:141]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Divider' (29#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'signed_divider' (30#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/signed_divider.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Power' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Power.vhd:41]
INFO: [Synth 8-638] synthesizing module 'validator' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/validator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'validator' (31#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/validator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Power' (32#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Power.vhd:41]
INFO: [Synth 8-638] synthesizing module 'CMP' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/CMP.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CMP' (33#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/CMP.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MUX_8_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_8_8.vhd:47]
INFO: [Synth 8-638] synthesizing module 'MUX_4_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_4_8.vhd:44]
INFO: [Synth 8-638] synthesizing module 'MUX_2_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_8.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_8' (34#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_8.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_4_8' (35#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_4_8.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_8' (36#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_8_8.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ALU' (37#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:46]
WARNING: [Synth 8-3848] Net OverFlow in module/entity NanoProcessorUpper does not have driver. [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessorUpper' (38#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:45]
INFO: [Synth 8-638] synthesizing module 'NanoProcessorLower' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorLower.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Prog_counter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Prog_counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Prog_counter' (39#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Prog_counter.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_4_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'MUX_1_to_2' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_1_to_2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_1_to_2' (40#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_1_to_2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_4_bit' (41#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/RCA_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (42#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/RCA_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'PROM' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/PROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PROM' (43#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/PROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessorLower' (44#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorLower.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Reseter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Reseter.vhd:40]
INFO: [Synth 8-638] synthesizing module 'DFF' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/DFF.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'DFF' (45#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/DFF.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Reseter' (46#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Reseter.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (47#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (48#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:43]
WARNING: [Synth 8-3331] design Bitshiftright has unconnected port A[0]
WARNING: [Synth 8-3331] design Bitshiftleft has unconnected port A[7]
WARNING: [Synth 8-3331] design Combiner_div has unconnected port A[7]
WARNING: [Synth 8-3331] design INS_DECO2 has unconnected port ZeroF
WARNING: [Synth 8-3331] design NanoProcessorUpper has unconnected port OverFlow
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1535.387 ; gain = 38.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1535.387 ; gain = 38.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1535.387 ; gain = 38.133
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1554.004 ; gain = 56.750
export_ip_user_files -of_objects  [get_files {{D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Out_unit.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Out_unit.vhd}}
add_files -norecurse -scan_for_includes {{D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Out_unit_corrected/Out_unit.srcs/sources_1/new/Out_unit.vhd} {D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Out_unit_corrected/Out_unit.srcs/sources_1/new/Anode.vhd}}
import_files -norecurse {{D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Out_unit_corrected/Out_unit.srcs/sources_1/new/Out_unit.vhd} {D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Out_unit_corrected/Out_unit.srcs/sources_1/new/Anode.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Anode.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Anode.vhd}}
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1554.004 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:46]
INFO: [Synth 8-3491] module 'NanoProcessorUpper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' bound to instance 'NPU' of component 'NanoProcessorUpper' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:87]
ERROR: [Synth 8-3493] module 'nanoprocessorupper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' does not have matching formal port for component port 's7_seg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:87]
ERROR: [Synth 8-3493] module 'nanoprocessorupper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' does not have matching formal port for component port 'anode_sig' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:87]
ERROR: [Synth 8-3493] module 'nanoprocessorupper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' does not have matching formal port for component port 'led' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:87]
INFO: [Synth 8-3491] module 'NanoProcessorLower' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorLower.vhd:34' bound to instance 'NPL' of component 'NanoProcessorLower' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:100]
INFO: [Synth 8-3491] module 'Reseter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Reseter.vhd:34' bound to instance 'Reseter_0' of component 'Reseter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:107]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clock_0' of component 'Slow_Clk' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:112]
ERROR: [Synth 8-285] failed synthesizing module 'NanoProcessor' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1557.270 ; gain = 3.266
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1557.305 ; gain = 3.301
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1557.848 ; gain = 0.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NanoProcessor' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:46]
INFO: [Synth 8-3491] module 'NanoProcessorUpper' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:34' bound to instance 'NPU' of component 'NanoProcessorUpper' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:87]
INFO: [Synth 8-638] synthesizing module 'NanoProcessorUpper' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:49]
INFO: [Synth 8-3491] module 'INS_DECO2' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:34' bound to instance 'InsDeco' of component 'INS_DECO2' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:133]
INFO: [Synth 8-638] synthesizing module 'INS_DECO2' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:49]
INFO: [Synth 8-3491] module 'TWISTER' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:34' bound to instance 'TW_01' of component 'TWISTER' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:62]
INFO: [Synth 8-638] synthesizing module 'TWISTER' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:42]
INFO: [Synth 8-3491] module 'MUX_2_WAY_4bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:34' bound to instance 'MUX1' of component 'MUX_2_WAY_4bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:52]
INFO: [Synth 8-638] synthesizing module 'MUX_2_WAY_4bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_WAY_4bit' (1#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2_WAY_4bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_WAY_4bit.vhd:34' bound to instance 'MUX2' of component 'MUX_2_WAY_4bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'TWISTER' (2#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/TWISTER.vhd:42]
WARNING: [Synth 8-3848] Net ZeroF in module/entity INS_DECO2 does not have driver. [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'INS_DECO2' (3#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/INS_DECO2.vhd:49]
INFO: [Synth 8-3491] module 'MUX_8_way_8_bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:34' bound to instance 'MUX_8_way_8_bit_1' of component 'MUX_8_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:148]
INFO: [Synth 8-638] synthesizing module 'MUX_8_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_0' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Dec_3_to_8' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd:34' bound to instance 'Dec_3_to_8_0' of component 'Dec_3_to_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Dec_3_to_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Dec_2_to_4' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_2_to_4.vhd:34' bound to instance 'Dec_2_to_4_0' of component 'Dec_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Dec_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Dec_2_to_4' (4#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Dec_2_to_4' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_2_to_4.vhd:34' bound to instance 'Dec_2_to_4_1' of component 'Dec_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'Dec_3_to_8' (5#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Dec_3_to_8.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1' (6#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_1' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:76]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_2' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:93]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_3' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:110]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_4' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:126]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_5' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:142]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_6' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:159]
INFO: [Synth 8-3491] module 'Mux_8_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_7' of component 'MUX_8_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:176]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_way_8_bit' (7#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:48]
INFO: [Synth 8-3491] module 'MUX_8_way_8_bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_8_way_8_bit.vhd:34' bound to instance 'MUX_8_way_8_bit_2' of component 'MUX_8_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:160]
INFO: [Synth 8-3491] module 'MUX_2_way_8_bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:34' bound to instance 'MUX_2_way_8_bit_0' of component 'MUX_2_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:172]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_8_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_0' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:51]
INFO: [Synth 8-638] synthesizing module 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_to_1' (8#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:41]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_1' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:59]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_2' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:67]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_3' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:74]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_4' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:81]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_5' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:89]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_6' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:97]
INFO: [Synth 8-3491] module 'MUX_2_to_1' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_to_1.vhd:34' bound to instance 'MUX_1_to_2_7' of component 'MUX_2_to_1' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_8_bit' (9#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/MUX_2_way_8_bit.vhd:41]
INFO: [Synth 8-3491] module 'RegBank' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:34' bound to instance 'RegBank0' of component 'RegBank' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:179]
INFO: [Synth 8-638] synthesizing module 'RegBank' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:49]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:39]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (10#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd:39]
INFO: [Synth 8-3491] module 'Reset' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Reset.vhd:34' bound to instance 'Reset_0' of component 'Reset' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:88]
INFO: [Synth 8-638] synthesizing module 'Reset' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Reset.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Reset' (12#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Reset.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Reg' (13#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:41]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:102]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:108]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:114]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:120]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:126]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:132]
INFO: [Synth 8-3491] module 'Reg' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'RegBank' (14#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/RegBank.vhd:49]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'ALU_0' of component 'ALU' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:193]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:46]
INFO: [Synth 8-3491] module 'Inverter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Inverter.vhd:34' bound to instance 'Inverter_0' of component 'Inverter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Inverter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Inverter.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Inverter' (15#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Inverter.vhd:40]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'ADD_SUB' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:125]
INFO: [Synth 8-638] synthesizing module 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:42]
INFO: [Synth 8-3491] module 'RCA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA4_0' of component 'RCA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:62]
INFO: [Synth 8-638] synthesizing module 'RCA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:51]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (16#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'FA' (17#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:69]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:76]
INFO: [Synth 8-3491] module 'FA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'RCA' (18#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:51]
INFO: [Synth 8-3491] module 'RCA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA4_1' of component 'RCA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RCA8bit' (19#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:42]
INFO: [Synth 8-3491] module 'Multiplier' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:34' bound to instance 'MULTIPLIER_0' of component 'Multiplier' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:132]
INFO: [Synth 8-638] synthesizing module 'Multiplier' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:41]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_0' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:67]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_1' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:74]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_2' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:81]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_3' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:88]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_4' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:95]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_5' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:102]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_6' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:109]
INFO: [Synth 8-3491] module 'RCA8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA8bit.vhd:34' bound to instance 'RCA8bit_7' of component 'RCA8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:116]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_1' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:123]
INFO: [Synth 8-638] synthesizing module 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:40]
INFO: [Synth 8-3491] module 'Bitshiftleft' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftleft.vhd:34' bound to instance 'bsl' of component 'Bitshiftleft' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Bitshiftleft' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftleft.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Bitshiftleft' (20#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftleft.vhd:39]
INFO: [Synth 8-3491] module 'Bitshiftright' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftright.vhd:34' bound to instance 'bs2' of component 'Bitshiftright' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:57]
INFO: [Synth 8-638] synthesizing module 'Bitshiftright' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftright.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Bitshiftright' (21#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Bitshiftright.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'BitShifter' (22#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:40]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_2' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:128]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_3' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:133]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_4' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:138]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_5' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:143]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_6' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:148]
INFO: [Synth 8-3491] module 'BitShifter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/BitShifter.vhd:34' bound to instance 'BitShifter_7' of component 'BitShifter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:153]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_0' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Combiner' (23#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:40]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_1' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:163]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_2' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:168]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_3' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:173]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_4' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:178]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_5' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:183]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_6' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:188]
INFO: [Synth 8-3491] module 'Combiner' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner.vhd:34' bound to instance 'Combiner_7' of component 'Combiner' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (24#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Multiplier.vhd:41]
INFO: [Synth 8-3491] module 'signed_divider' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/signed_divider.vhd:34' bound to instance 'DIVIDER_0' of component 'signed_divider' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:138]
INFO: [Synth 8-638] synthesizing module 'signed_divider' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/signed_divider.vhd:41]
INFO: [Synth 8-3491] module 'Divider' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:34' bound to instance 'Divider_0' of component 'Divider' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/signed_divider.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Divider' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:41]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_1' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:41]
INFO: [Synth 8-3491] module 'Inverter' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Inverter.vhd:34' bound to instance 'Inverter_0' of component 'Inverter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:66]
INFO: [Synth 8-3491] module 'RCA_8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd:34' bound to instance 'RCA_0' of component 'RCA_8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:71]
INFO: [Synth 8-638] synthesizing module 'RCA_8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd:42]
INFO: [Synth 8-3491] module 'RCA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA1' of component 'RCA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd:62]
INFO: [Synth 8-3491] module 'RCA' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA.vhd:34' bound to instance 'RCA2' of component 'RCA' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'RCA_8bit' (25#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/RCA_8bit.vhd:42]
INFO: [Synth 8-3491] module 'MUX_2_way_8bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_way_8bit.vhd:34' bound to instance 'MUX_0' of component 'MUX_2_way_8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:78]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_8bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_way_8bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_8bit' (26#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_way_8bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Divider_1bit' (27#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:41]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_2' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:64]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_3' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:70]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_4' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:76]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_5' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:82]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_6' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:88]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_7' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:94]
INFO: [Synth 8-3491] module 'Divider_1bit' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider_1bit.vhd:34' bound to instance 'Divider_8' of component 'Divider_1bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:100]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_1' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Combiner_div' (28#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:40]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_2' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:111]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_3' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:116]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_4' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:121]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_5' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:126]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_6' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:131]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_7' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:136]
INFO: [Synth 8-3491] module 'Combiner_div' declared at 'D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Combiner_div.vhd:34' bound to instance 'Combiner_8' of component 'Combiner_div' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:141]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Divider' (29#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Divider.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'signed_divider' (30#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/signed_divider.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Power' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Power.vhd:41]
INFO: [Synth 8-638] synthesizing module 'validator' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/validator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'validator' (31#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/validator.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Power' (32#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Power.vhd:41]
INFO: [Synth 8-638] synthesizing module 'CMP' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/CMP.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CMP' (33#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/CMP.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MUX_8_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_8_8.vhd:47]
INFO: [Synth 8-638] synthesizing module 'MUX_4_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_4_8.vhd:44]
INFO: [Synth 8-638] synthesizing module 'MUX_2_8' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_8.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_8' (34#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_2_8.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_4_8' (35#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_4_8.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_8' (36#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/MUX_8_8.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ALU' (37#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/ALU.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Out_unit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Out_unit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Anode' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Anode.vhd:42]
WARNING: [Synth 8-614] signal 'complement' is read in the process but is not in the sensitivity list [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Anode.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Anode' (38#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/new/Anode.vhd:42]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (39#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/new/LUT_16_7.vhd:40]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Out_unit.vhd:76]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Out_unit.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Out_unit' (40#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Out_unit.vhd:41]
WARNING: [Synth 8-3848] Net OverFlow in module/entity NanoProcessorUpper does not have driver. [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessorUpper' (41#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorUpper.vhd:49]
INFO: [Synth 8-638] synthesizing module 'NanoProcessorLower' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorLower.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Prog_counter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Prog_counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Prog_counter' (42#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Prog_counter.vhd:42]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_4_bit' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'MUX_1_to_2' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_1_to_2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_1_to_2' (43#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_1_to_2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_4_bit' (44#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/sources_1/imports/sources_1/new/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/RCA_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (45#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/RCA_4.vhd:40]
INFO: [Synth 8-638] synthesizing module 'PROM' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/PROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PROM' (46#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/PROM.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessorLower' (47#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessorLower.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Reseter' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Reseter.vhd:40]
INFO: [Synth 8-638] synthesizing module 'DFF' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/DFF.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'DFF' (48#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/DFF.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Reseter' (49#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Reseter.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (50#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'NanoProcessor' (51#1) [D:/Gimhan Sandeeptha/Gimhan/Semester 02/Computer Organization and Digital Design/Labs/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/NanoProcessor.vhd:46]
WARNING: [Synth 8-3331] design Bitshiftright has unconnected port A[0]
WARNING: [Synth 8-3331] design Bitshiftleft has unconnected port A[7]
WARNING: [Synth 8-3331] design Combiner_div has unconnected port A[7]
WARNING: [Synth 8-3331] design INS_DECO2 has unconnected port ZeroF
WARNING: [Synth 8-3331] design NanoProcessorUpper has unconnected port OverFlow
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.656 ; gain = 3.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.656 ; gain = 3.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.656 ; gain = 3.863
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1621.980 ; gain = 64.188
