#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul 13 17:32:22 2021
# Process ID: 392760
# Current directory: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-1
# Command line: vivado ebaz4205_top.xpr
# Log file: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-1/vivado.log
# Journal file: /home/dan/src/mlperf-tiny-ebaz4205/hw/build-1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project ebaz4205_top.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/dan/src/mlperf-tiny-ebaz4205/hw/build-1/ebaz4205_top.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins DPUCZDX8G_0/s_axi_aclk]
startgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
set_property location {1 393 192} [get_bd_cells DPUCZDX8G_0]
set_property location {1 495 213} [get_bd_cells DPUCZDX8G_0]
set_property location {1 493 211} [get_bd_cells DPUCZDX8G_0]
set_property location {1 493 221} [get_bd_cells DPUCZDX8G_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
save_bd_design
