<stg><name>network</name>


<trans_list>

<trans id="285" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="31" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="32" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="33" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="36" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader61.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_V_data_V), !map !372

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.preheader61.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_keep_V), !map !376

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.preheader61.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_strb_V), !map !380

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader61.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !384

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader61.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !388

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader61.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !392

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader61.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !396

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
.preheader61.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_V_data_V), !map !400

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.preheader61.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_keep_V), !map !404

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
.preheader61.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_strb_V), !map !408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader61.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !412

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader61.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !416

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader61.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !420

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader61.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !424

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader61.preheader:14  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
.preheader61.preheader:15  %input_0_array_0 = alloca [784 x i16], align 2

]]></Node>
<StgValue><ssdm name="input_0_array_0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="64">
<![CDATA[
.preheader61.preheader:16  %out_0_keep_V = alloca [784 x i2], align 1

]]></Node>
<StgValue><ssdm name="out_0_keep_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="64">
<![CDATA[
.preheader61.preheader:17  %out_0_strb_V = alloca [784 x i2], align 1

]]></Node>
<StgValue><ssdm name="out_0_strb_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="64">
<![CDATA[
.preheader61.preheader:18  %out_0_id_V = alloca [784 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_0_id_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="64">
<![CDATA[
.preheader61.preheader:19  %out_0_dest_V = alloca [784 x i1], align 1

]]></Node>
<StgValue><ssdm name="out_0_dest_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader61.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
.preheader61.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
.preheader61.preheader:22  call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str25, i32 1, i32 1, [5 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.preheader61.preheader:23  br label %.preheader60.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader60.0:0  %height = phi i5 [ 0, %.preheader61.preheader ], [ %height_4, %.preheader60.0.loopexit ]

]]></Node>
<StgValue><ssdm name="height"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader60.0:1  %exitcond2 = icmp eq i5 %height, -4

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader60.0:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader60.0:3  %height_4 = add i5 %height, 1

]]></Node>
<StgValue><ssdm name="height_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader60.0:4  br i1 %exitcond2, label %.preheader61.1, label %.preheader59.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader59.preheader.0:0  %tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %height, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="10">
<![CDATA[
.preheader59.preheader.0:1  %p_shl_cast = zext i10 %tmp_1 to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader59.preheader.0:2  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %height, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="7">
<![CDATA[
.preheader59.preheader.0:3  %p_shl1_cast = zext i7 %tmp_2 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader59.preheader.0:4  %tmp_3 = sub i11 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
.preheader59.preheader.0:5  br label %.preheader59.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:0  %Padding2D_0_width_lo = load i16* @Padding2D_0_width, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_0_width_lo"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader61.1:1  call fastcc void @padding2d_fix16.4([784 x i16]* %input_0_array_0, i16 %Padding2D_0_width_lo, [900 x i16]* @Padding2D_0_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader59.0:0  %width = phi i5 [ %width_6, %0 ], [ 0, %.preheader59.preheader.0 ]

]]></Node>
<StgValue><ssdm name="width"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader59.0:1  %exitcond = icmp eq i5 %width, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader59.0:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader59.0:3  %width_6 = add i5 %width, 1

]]></Node>
<StgValue><ssdm name="width_6"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader59.0:4  br i1 %exitcond, label %.preheader60.0.loopexit, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
:0  %empty_29 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="24">
<![CDATA[
:1  %tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="24">
<![CDATA[
:2  %tmp_keep_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="24">
<![CDATA[
:3  %tmp_strb_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 2

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="24">
<![CDATA[
:4  %tmp_id_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="24">
<![CDATA[
:5  %tmp_dest_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_29, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="5">
<![CDATA[
:6  %tmp_62_cast = zext i5 %width to i11

]]></Node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7  %tmp_7 = add i11 %tmp_3, %tmp_62_cast

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="11">
<![CDATA[
:8  %tmp_7_cast = sext i11 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %input_0_array_0_add = getelementptr [784 x i16]* %input_0_array_0, i64 0, i64 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="input_0_array_0_add"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %out_0_keep_V_addr = getelementptr [784 x i2]* %out_0_keep_V, i64 0, i64 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="out_0_keep_V_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %out_0_strb_V_addr = getelementptr [784 x i2]* %out_0_strb_V, i64 0, i64 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="out_0_strb_V_addr"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %out_0_id_V_addr = getelementptr [784 x i1]* %out_0_id_V, i64 0, i64 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="out_0_id_V_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %out_0_dest_V_addr = getelementptr [784 x i1]* %out_0_dest_V, i64 0, i64 %tmp_7_cast

]]></Node>
<StgValue><ssdm name="out_0_dest_V_addr"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:14  store i16 %tmp_data_V, i16* %input_0_array_0_add, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
:15  store i1 %tmp_dest_V, i1* %out_0_dest_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="10">
<![CDATA[
:16  store i1 %tmp_id_V, i1* %out_0_id_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="2" op_1_bw="10">
<![CDATA[
:17  store i2 %tmp_keep_V, i2* %out_0_keep_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="2" op_1_bw="10">
<![CDATA[
:18  store i2 %tmp_strb_V, i2* %out_0_strb_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:19  br label %.preheader59.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.preheader60.0.loopexit:0  br label %.preheader60.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="101" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
.preheader61.1:1  call fastcc void @padding2d_fix16.4([784 x i16]* %input_0_array_0, i16 %Padding2D_0_width_lo, [900 x i16]* @Padding2D_0_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:2  %Padding2D_0_depth_lo = load i16* @Padding2D_0_depth, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_0_depth_lo"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:3  %Padding2D_0_height_l = load i16* @Padding2D_0_height, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_0_height_l"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:4  %Padding2D_0_width_lo_1 = load i16* @Padding2D_0_width, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_0_width_lo_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:5  %Conv2D_0_depth_load = load i16* @Conv2D_0_depth, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_0_depth_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:6  %Conv2D_0_height_load = load i16* @Conv2D_0_height, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_0_height_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:7  %Conv2D_0_width_load = load i16* @Conv2D_0_width, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_0_width_load"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:8  call fastcc void @conv2d_fix16.1(i16 %Padding2D_0_depth_lo, i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo_1, i16 %Conv2D_0_depth_load, i16 %Conv2D_0_height_load, i16 %Conv2D_0_width_load, [12544 x i16]* @Conv2D_0_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="109" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:8  call fastcc void @conv2d_fix16.1(i16 %Padding2D_0_depth_lo, i16 %Padding2D_0_height_l, i16 %Padding2D_0_width_lo_1, i16 %Conv2D_0_depth_load, i16 %Conv2D_0_height_load, i16 %Conv2D_0_width_load, [12544 x i16]* @Conv2D_0_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:9  %Conv2D_0_height_load_1 = load i16* @Conv2D_0_height, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_0_height_load_1"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:10  %Conv2D_0_width_load_1 = load i16* @Conv2D_0_width, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_0_width_load_1"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:11  %MaxPooling2D_0_depth_1 = load i16* @MaxPooling2D_0_depth, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_0_depth_1"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:12  %MaxPooling2D_0_heigh_1 = load i16* @MaxPooling2D_0_heigh, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_0_heigh_1"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:13  %MaxPooling2D_0_width_1 = load i16* @MaxPooling2D_0_width, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_0_width_1"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16">
<![CDATA[
.preheader61.1:14  call fastcc void @max_pooling2d_fix16.1(i16 zeroext %Conv2D_0_height_load_1, i16 zeroext %Conv2D_0_width_load_1, i16 zeroext %MaxPooling2D_0_depth_1, i16 zeroext %MaxPooling2D_0_heigh_1, i16 zeroext %MaxPooling2D_0_width_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="116" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16">
<![CDATA[
.preheader61.1:14  call fastcc void @max_pooling2d_fix16.1(i16 zeroext %Conv2D_0_height_load_1, i16 zeroext %Conv2D_0_width_load_1, i16 zeroext %MaxPooling2D_0_depth_1, i16 zeroext %MaxPooling2D_0_heigh_1, i16 zeroext %MaxPooling2D_0_width_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:15  %MaxPooling2D_0_depth_2 = load i16* @MaxPooling2D_0_depth, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_0_depth_2"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:16  %MaxPooling2D_0_heigh_2 = load i16* @MaxPooling2D_0_heigh, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_0_heigh_2"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:17  %MaxPooling2D_0_width_2 = load i16* @MaxPooling2D_0_width, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_0_width_2"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:18  %Padding2D_1_height_l = load i16* @Padding2D_1_height, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_1_height_l"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:19  %Padding2D_1_width_lo = load i16* @Padding2D_1_width, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_1_width_lo"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:20  call fastcc void @padding2d_fix16.3(i16 %MaxPooling2D_0_depth_2, i16 %MaxPooling2D_0_heigh_2, i16 %MaxPooling2D_0_width_2, [3136 x i16]* @MaxPooling2D_0_array, i16 %Padding2D_1_height_l, i16 %Padding2D_1_width_lo, [4096 x i16]* @Padding2D_1_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="123" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:20  call fastcc void @padding2d_fix16.3(i16 %MaxPooling2D_0_depth_2, i16 %MaxPooling2D_0_heigh_2, i16 %MaxPooling2D_0_width_2, [3136 x i16]* @MaxPooling2D_0_array, i16 %Padding2D_1_height_l, i16 %Padding2D_1_width_lo, [4096 x i16]* @Padding2D_1_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:21  %Padding2D_1_depth_lo = load i16* @Padding2D_1_depth, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_1_depth_lo"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:22  %Padding2D_1_height_l_1 = load i16* @Padding2D_1_height, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_1_height_l_1"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:23  %Padding2D_1_width_lo_1 = load i16* @Padding2D_1_width, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_1_width_lo_1"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:24  %Conv2D_1_depth_load = load i16* @Conv2D_1_depth, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_1_depth_load"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:25  %Conv2D_1_height_load = load i16* @Conv2D_1_height, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_1_height_load"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:26  %Conv2D_1_width_load = load i16* @Conv2D_1_width, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_1_width_load"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16">
<![CDATA[
.preheader61.1:27  call fastcc void @conv2d_fix16.2(i16 zeroext %Padding2D_1_depth_lo, i16 zeroext %Padding2D_1_height_l_1, i16 zeroext %Padding2D_1_width_lo_1, i16 zeroext %Conv2D_1_depth_load, i16 zeroext %Conv2D_1_height_load, i16 zeroext %Conv2D_1_width_load)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="131" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16">
<![CDATA[
.preheader61.1:27  call fastcc void @conv2d_fix16.2(i16 zeroext %Padding2D_1_depth_lo, i16 zeroext %Padding2D_1_height_l_1, i16 zeroext %Padding2D_1_width_lo_1, i16 zeroext %Conv2D_1_depth_load, i16 zeroext %Conv2D_1_height_load, i16 zeroext %Conv2D_1_width_load)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:28  %Conv2D_1_height_load_1 = load i16* @Conv2D_1_height, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_1_height_load_1"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:29  %Conv2D_1_width_load_1 = load i16* @Conv2D_1_width, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_1_width_load_1"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:30  %MaxPooling2D_1_depth_1 = load i16* @MaxPooling2D_1_depth, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_1_depth_1"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:31  %MaxPooling2D_1_heigh_1 = load i16* @MaxPooling2D_1_heigh, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_1_heigh_1"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:32  %MaxPooling2D_1_width_1 = load i16* @MaxPooling2D_1_width, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_1_width_1"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16">
<![CDATA[
.preheader61.1:33  call fastcc void @max_pooling2d_fix16(i16 %Conv2D_1_height_load_1, i16 %Conv2D_1_width_load_1, [1568 x i16]* @Conv2D_1_array, i16 %MaxPooling2D_1_depth_1, i16 %MaxPooling2D_1_heigh_1, i16 %MaxPooling2D_1_width_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="138" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16">
<![CDATA[
.preheader61.1:33  call fastcc void @max_pooling2d_fix16(i16 %Conv2D_1_height_load_1, i16 %Conv2D_1_width_load_1, [1568 x i16]* @Conv2D_1_array, i16 %MaxPooling2D_1_depth_1, i16 %MaxPooling2D_1_heigh_1, i16 %MaxPooling2D_1_width_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:34  %MaxPooling2D_1_depth_2 = load i16* @MaxPooling2D_1_depth, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_1_depth_2"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:35  %MaxPooling2D_1_heigh_2 = load i16* @MaxPooling2D_1_heigh, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_1_heigh_2"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:36  %MaxPooling2D_1_width_2 = load i16* @MaxPooling2D_1_width, align 2

]]></Node>
<StgValue><ssdm name="MaxPooling2D_1_width_2"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:37  %Padding2D_2_height_l = load i16* @Padding2D_2_height, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_2_height_l"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:38  %Padding2D_2_width_lo = load i16* @Padding2D_2_width, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_2_width_lo"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:39  call fastcc void @padding2d_fix16.2(i16 %MaxPooling2D_1_depth_2, i16 %MaxPooling2D_1_heigh_2, i16 %MaxPooling2D_1_width_2, [392 x i16]* @MaxPooling2D_1_array, i16 %Padding2D_2_height_l, i16 %Padding2D_2_width_lo, [648 x i16]* @Padding2D_2_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="145" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:39  call fastcc void @padding2d_fix16.2(i16 %MaxPooling2D_1_depth_2, i16 %MaxPooling2D_1_heigh_2, i16 %MaxPooling2D_1_width_2, [392 x i16]* @MaxPooling2D_1_array, i16 %Padding2D_2_height_l, i16 %Padding2D_2_width_lo, [648 x i16]* @Padding2D_2_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:40  %Padding2D_2_depth_lo = load i16* @Padding2D_2_depth, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_2_depth_lo"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:41  %Padding2D_2_height_l_1 = load i16* @Padding2D_2_height, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_2_height_l_1"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:42  %Padding2D_2_width_lo_1 = load i16* @Padding2D_2_width, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_2_width_lo_1"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:43  %Conv2D_2_depth_load = load i16* @Conv2D_2_depth, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_2_depth_load"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:44  %Conv2D_2_height_load = load i16* @Conv2D_2_height, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_2_height_load"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:45  %Conv2D_2_width_load = load i16* @Conv2D_2_width, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_2_width_load"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:46  call fastcc void @conv2d_fix16.3(i16 %Padding2D_2_depth_lo, i16 %Padding2D_2_height_l_1, i16 %Padding2D_2_width_lo_1, i16 %Conv2D_2_depth_load, i16 %Conv2D_2_height_load, i16 %Conv2D_2_width_load, [392 x i16]* @Conv2D_2_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="153" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:46  call fastcc void @conv2d_fix16.3(i16 %Padding2D_2_depth_lo, i16 %Padding2D_2_height_l_1, i16 %Padding2D_2_width_lo_1, i16 %Conv2D_2_depth_load, i16 %Conv2D_2_height_load, i16 %Conv2D_2_width_load, [392 x i16]* @Conv2D_2_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:47  %Conv2D_2_height_load_1 = load i16* @Conv2D_2_height, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_2_height_load_1"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:48  %Conv2D_2_width_load_1 = load i16* @Conv2D_2_width, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_2_width_load_1"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:49  %UpSampling2D_0_depth_1 = load i16* @UpSampling2D_0_depth, align 2

]]></Node>
<StgValue><ssdm name="UpSampling2D_0_depth_1"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:50  %UpSampling2D_0_heigh_1 = load i16* @UpSampling2D_0_heigh, align 2

]]></Node>
<StgValue><ssdm name="UpSampling2D_0_heigh_1"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:51  %UpSampling2D_0_width_1 = load i16* @UpSampling2D_0_width, align 2

]]></Node>
<StgValue><ssdm name="UpSampling2D_0_width_1"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16">
<![CDATA[
.preheader61.1:52  call fastcc void @up_sampling2d_fix16.1(i16 zeroext %Conv2D_2_height_load_1, i16 zeroext %Conv2D_2_width_load_1, i16 zeroext %UpSampling2D_0_depth_1, i16 zeroext %UpSampling2D_0_heigh_1, i16 zeroext %UpSampling2D_0_width_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="160" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16">
<![CDATA[
.preheader61.1:52  call fastcc void @up_sampling2d_fix16.1(i16 zeroext %Conv2D_2_height_load_1, i16 zeroext %Conv2D_2_width_load_1, i16 zeroext %UpSampling2D_0_depth_1, i16 zeroext %UpSampling2D_0_heigh_1, i16 zeroext %UpSampling2D_0_width_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:53  %UpSampling2D_0_depth_2 = load i16* @UpSampling2D_0_depth, align 2

]]></Node>
<StgValue><ssdm name="UpSampling2D_0_depth_2"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:54  %UpSampling2D_0_heigh_2 = load i16* @UpSampling2D_0_heigh, align 2

]]></Node>
<StgValue><ssdm name="UpSampling2D_0_heigh_2"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:55  %UpSampling2D_0_width_2 = load i16* @UpSampling2D_0_width, align 2

]]></Node>
<StgValue><ssdm name="UpSampling2D_0_width_2"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:56  %Padding2D_3_height_l = load i16* @Padding2D_3_height, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_height_l"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:57  %Padding2D_3_width_lo = load i16* @Padding2D_3_width, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_width_lo"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:58  call fastcc void @padding2d_fix16.1(i16 %UpSampling2D_0_depth_2, i16 %UpSampling2D_0_heigh_2, i16 %UpSampling2D_0_width_2, [1568 x i16]* @UpSampling2D_0_array, i16 %Padding2D_3_height_l, i16 %Padding2D_3_width_lo, [2048 x i16]* @Padding2D_3_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="167" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:58  call fastcc void @padding2d_fix16.1(i16 %UpSampling2D_0_depth_2, i16 %UpSampling2D_0_heigh_2, i16 %UpSampling2D_0_width_2, [1568 x i16]* @UpSampling2D_0_array, i16 %Padding2D_3_height_l, i16 %Padding2D_3_width_lo, [2048 x i16]* @Padding2D_3_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="168" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:59  %Padding2D_3_depth_lo = load i16* @Padding2D_3_depth, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_depth_lo"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:60  %Padding2D_3_height_l_1 = load i16* @Padding2D_3_height, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_height_l_1"/></StgValue>
</operation>

<operation id="170" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:61  %Padding2D_3_width_lo_1 = load i16* @Padding2D_3_width, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_width_lo_1"/></StgValue>
</operation>

<operation id="171" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:62  %Conv2D_3_depth_load = load i16* @Conv2D_3_depth, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_depth_load"/></StgValue>
</operation>

<operation id="172" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:63  %Conv2D_3_height_load = load i16* @Conv2D_3_height, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_height_load"/></StgValue>
</operation>

<operation id="173" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:64  %Conv2D_3_width_load = load i16* @Conv2D_3_width, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_width_load"/></StgValue>
</operation>

<operation id="174" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:65  call fastcc void @conv2d_fix16.228(i16 %Padding2D_3_depth_lo, i16 %Padding2D_3_height_l_1, i16 %Padding2D_3_width_lo_1, i16 %Conv2D_3_depth_load, i16 %Conv2D_3_height_load, i16 %Conv2D_3_width_load, [3136 x i16]* @Conv2D_3_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="175" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:65  call fastcc void @conv2d_fix16.228(i16 %Padding2D_3_depth_lo, i16 %Padding2D_3_height_l_1, i16 %Padding2D_3_width_lo_1, i16 %Conv2D_3_depth_load, i16 %Conv2D_3_height_load, i16 %Conv2D_3_width_load, [3136 x i16]* @Conv2D_3_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="176" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:66  %Conv2D_3_height_load_1 = load i16* @Conv2D_3_height, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_height_load_1"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:67  %Conv2D_3_width_load_1 = load i16* @Conv2D_3_width, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_width_load_1"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:68  %UpSampling2D_1_depth_1 = load i16* @UpSampling2D_1_depth, align 2

]]></Node>
<StgValue><ssdm name="UpSampling2D_1_depth_1"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:69  %UpSampling2D_1_heigh_1 = load i16* @UpSampling2D_1_heigh, align 2

]]></Node>
<StgValue><ssdm name="UpSampling2D_1_heigh_1"/></StgValue>
</operation>

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:70  %UpSampling2D_1_width_1 = load i16* @UpSampling2D_1_width, align 2

]]></Node>
<StgValue><ssdm name="UpSampling2D_1_width_1"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16">
<![CDATA[
.preheader61.1:71  call fastcc void @up_sampling2d_fix16(i16 zeroext %Conv2D_3_height_load_1, i16 zeroext %Conv2D_3_width_load_1, i16 zeroext %UpSampling2D_1_depth_1, i16 zeroext %UpSampling2D_1_heigh_1, i16 zeroext %UpSampling2D_1_width_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="182" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16">
<![CDATA[
.preheader61.1:71  call fastcc void @up_sampling2d_fix16(i16 zeroext %Conv2D_3_height_load_1, i16 zeroext %Conv2D_3_width_load_1, i16 zeroext %UpSampling2D_1_depth_1, i16 zeroext %UpSampling2D_1_heigh_1, i16 zeroext %UpSampling2D_1_width_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="183" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:72  %UpSampling2D_1_depth_2 = load i16* @UpSampling2D_1_depth, align 2

]]></Node>
<StgValue><ssdm name="UpSampling2D_1_depth_2"/></StgValue>
</operation>

<operation id="184" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:73  %UpSampling2D_1_heigh_2 = load i16* @UpSampling2D_1_heigh, align 2

]]></Node>
<StgValue><ssdm name="UpSampling2D_1_heigh_2"/></StgValue>
</operation>

<operation id="185" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:74  %UpSampling2D_1_width_2 = load i16* @UpSampling2D_1_width, align 2

]]></Node>
<StgValue><ssdm name="UpSampling2D_1_width_2"/></StgValue>
</operation>

<operation id="186" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:75  %Padding2D_4_height_l = load i16* @Padding2D_4_height, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_4_height_l"/></StgValue>
</operation>

<operation id="187" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:76  %Padding2D_4_width_lo = load i16* @Padding2D_4_width, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_4_width_lo"/></StgValue>
</operation>

<operation id="188" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:77  call fastcc void @padding2d_fix16(i16 %UpSampling2D_1_depth_2, i16 %UpSampling2D_1_heigh_2, i16 %UpSampling2D_1_width_2, [12544 x i16]* @UpSampling2D_1_array, i16 %Padding2D_4_height_l, i16 %Padding2D_4_width_lo, [14400 x i16]* @Padding2D_4_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="189" st_id="28" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:77  call fastcc void @padding2d_fix16(i16 %UpSampling2D_1_depth_2, i16 %UpSampling2D_1_heigh_2, i16 %UpSampling2D_1_width_2, [12544 x i16]* @UpSampling2D_1_array, i16 %Padding2D_4_height_l, i16 %Padding2D_4_width_lo, [14400 x i16]* @Padding2D_4_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="190" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:78  %Padding2D_4_depth_lo = load i16* @Padding2D_4_depth, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_4_depth_lo"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:79  %Padding2D_4_height_l_1 = load i16* @Padding2D_4_height, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_4_height_l_1"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:80  %Padding2D_4_width_lo_1 = load i16* @Padding2D_4_width, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_4_width_lo_1"/></StgValue>
</operation>

<operation id="193" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:81  %Conv2D_4_depth_load = load i16* @Conv2D_4_depth, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_4_depth_load"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:82  %Conv2D_4_height_load = load i16* @Conv2D_4_height, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_4_height_load"/></StgValue>
</operation>

<operation id="195" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16">
<![CDATA[
.preheader61.1:83  %Conv2D_4_width_load = load i16* @Conv2D_4_width, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_4_width_load"/></StgValue>
</operation>

<operation id="196" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:84  call fastcc void @conv2d_fix16(i16 %Padding2D_4_depth_lo, i16 %Padding2D_4_height_l_1, i16 %Padding2D_4_width_lo_1, i16 %Conv2D_4_depth_load, i16 %Conv2D_4_height_load, i16 %Conv2D_4_width_load, [784 x i16]* @Conv2D_4_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="197" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16">
<![CDATA[
.preheader61.1:84  call fastcc void @conv2d_fix16(i16 %Padding2D_4_depth_lo, i16 %Padding2D_4_height_l_1, i16 %Padding2D_4_width_lo_1, i16 %Conv2D_4_depth_load, i16 %Conv2D_4_height_load, i16 %Conv2D_4_width_load, [784 x i16]* @Conv2D_4_array)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
.preheader61.1:85  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="199" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %depth7 = phi i32 [ 0, %.preheader61.1 ], [ %depth, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="depth7"/></StgValue>
</operation>

<operation id="200" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16">
<![CDATA[
.loopexit:1  %Conv2D_4_depth_load_1 = load i16* @Conv2D_4_depth, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_4_depth_load_1"/></StgValue>
</operation>

<operation id="201" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="16">
<![CDATA[
.loopexit:2  %tmp_s = zext i16 %Conv2D_4_depth_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="202" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:3  %tmp_60 = icmp slt i32 %depth7, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="203" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:4  %depth = add nsw i32 %depth7, 1

]]></Node>
<StgValue><ssdm name="depth"/></StgValue>
</operation>

<operation id="204" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %tmp_60, label %.preheader58.preheader, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
.preheader58.preheader:0  %tmp_4 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %depth7, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="206" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="38" op_0_bw="37">
<![CDATA[
.preheader58.preheader:1  %p_shl2_cast = sext i37 %tmp_4 to i38

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="207" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
.preheader58.preheader:2  %tmp_5 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %depth7, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="208" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="38" op_0_bw="34">
<![CDATA[
.preheader58.preheader:3  %p_shl3_cast = sext i34 %tmp_5 to i38

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="209" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.preheader58.preheader:4  %tmp_6 = sub i38 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="210" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
.preheader58.preheader:5  br label %.preheader58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="31" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="212" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader58:0  %height8 = phi i32 [ 0, %.preheader58.preheader ], [ %height_3, %.preheader58.loopexit ]

]]></Node>
<StgValue><ssdm name="height8"/></StgValue>
</operation>

<operation id="213" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16">
<![CDATA[
.preheader58:1  %Conv2D_4_height_load_1 = load i16* @Conv2D_4_height, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_4_height_load_1"/></StgValue>
</operation>

<operation id="214" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="16">
<![CDATA[
.preheader58:2  %tmp_62 = zext i16 %Conv2D_4_height_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="215" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader58:3  %tmp_63 = icmp slt i32 %height8, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="216" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader58:4  %height_3 = add nsw i32 %height8, 1

]]></Node>
<StgValue><ssdm name="height_3"/></StgValue>
</operation>

<operation id="217" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader58:5  br i1 %tmp_63, label %.preheader.preheader, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="38" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp_65_cast = sext i32 %height8 to i38

]]></Node>
<StgValue><ssdm name="tmp_65_cast"/></StgValue>
</operation>

<operation id="219" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
.preheader.preheader:1  %tmp_8 = add i38 %tmp_65_cast, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="220" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="38">
<![CDATA[
.preheader.preheader:2  %tmp_9 = trunc i38 %tmp_8 to i6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="221" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader.preheader:3  %p_shl6_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_9, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="222" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="38">
<![CDATA[
.preheader.preheader:4  %tmp_10 = trunc i38 %tmp_8 to i9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="223" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader.preheader:5  %p_shl7_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_10, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="224" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:6  %tmp_11 = sub i11 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="225" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="32">
<![CDATA[
.preheader.preheader:7  %tmp_12 = trunc i32 %height8 to i6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="226" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader.preheader:8  %p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_12, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="227" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="32">
<![CDATA[
.preheader.preheader:9  %tmp_13 = trunc i32 %height8 to i9

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="228" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader.preheader:10  %p_shl5_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_13, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="229" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:11  %tmp_14 = sub i11 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="230" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:12  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="232" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %width9 = phi i32 [ %width_7, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="width9"/></StgValue>
</operation>

<operation id="233" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16">
<![CDATA[
.preheader:1  %Conv2D_4_width_load_1 = load i16* @Conv2D_4_width, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_4_width_load_1"/></StgValue>
</operation>

<operation id="234" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="16">
<![CDATA[
.preheader:2  %tmp_64 = zext i16 %Conv2D_4_width_load_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="235" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="17" op_0_bw="16">
<![CDATA[
.preheader:3  %tmp_67_cast = zext i16 %Conv2D_4_width_load_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="236" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:4  %tmp_65 = icmp slt i32 %width9, %tmp_64

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="237" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:5  %width_7 = add nsw i32 %width9, 1

]]></Node>
<StgValue><ssdm name="width_7"/></StgValue>
</operation>

<operation id="238" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %tmp_65, label %1, label %.preheader58.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="32">
<![CDATA[
:0  %tmp_17 = trunc i32 %width9 to i11

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="240" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_15 = add i11 %tmp_11, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="241" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_15_cast = zext i11 %tmp_15 to i64

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="242" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %Conv2D_4_array_addr = getelementptr [784 x i16]* @Conv2D_4_array, i64 0, i64 %tmp_15_cast

]]></Node>
<StgValue><ssdm name="Conv2D_4_array_addr"/></StgValue>
</operation>

<operation id="243" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %tmp_16 = add i11 %tmp_14, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="244" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="10">
<![CDATA[
:10  %tmp_data_V_1 = load i16* %Conv2D_4_array_addr, align 2

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="245" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp = or i32 %depth7, %width9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="246" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_66 = or i32 %tmp, %height8

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="247" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_user_V = icmp eq i32 %tmp_66, 0

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="248" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16">
<![CDATA[
:14  %Conv2D_4_depth_load_2 = load i16* @Conv2D_4_depth, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_4_depth_load_2"/></StgValue>
</operation>

<operation id="249" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="17" op_0_bw="16">
<![CDATA[
:15  %tmp_72_cast = zext i16 %Conv2D_4_depth_load_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_72_cast"/></StgValue>
</operation>

<operation id="250" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:16  %tmp_67 = add i17 -1, %tmp_72_cast

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="251" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="17">
<![CDATA[
:17  %tmp_73_cast = sext i17 %tmp_67 to i32

]]></Node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="252" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_68 = icmp eq i32 %depth7, %tmp_73_cast

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="253" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
.preheader58.loopexit:0  br label %.preheader58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="254" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="11">
<![CDATA[
:5  %tmp_16_cast = sext i11 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="tmp_16_cast"/></StgValue>
</operation>

<operation id="255" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %out_0_keep_V_addr_1 = getelementptr [784 x i2]* %out_0_keep_V, i64 0, i64 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="out_0_keep_V_addr_1"/></StgValue>
</operation>

<operation id="256" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %out_0_strb_V_addr_1 = getelementptr [784 x i2]* %out_0_strb_V, i64 0, i64 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="out_0_strb_V_addr_1"/></StgValue>
</operation>

<operation id="257" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %out_0_id_V_addr_1 = getelementptr [784 x i1]* %out_0_id_V, i64 0, i64 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="out_0_id_V_addr_1"/></StgValue>
</operation>

<operation id="258" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %out_0_dest_V_addr_1 = getelementptr [784 x i1]* %out_0_dest_V, i64 0, i64 %tmp_16_cast

]]></Node>
<StgValue><ssdm name="out_0_dest_V_addr_1"/></StgValue>
</operation>

<operation id="259" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="10">
<![CDATA[
:10  %tmp_data_V_1 = load i16* %Conv2D_4_array_addr, align 2

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="260" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19  br i1 %tmp_68, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16">
<![CDATA[
:0  %Conv2D_4_height_load_2 = load i16* @Conv2D_4_height, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_4_height_load_2"/></StgValue>
</operation>

<operation id="262" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="17" op_0_bw="16">
<![CDATA[
:1  %tmp_75_cast = zext i16 %Conv2D_4_height_load_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="263" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:2  %tmp_69 = add i17 %tmp_75_cast, -1

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="264" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="17">
<![CDATA[
:3  %tmp_76_cast = sext i17 %tmp_69 to i32

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="265" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_70 = icmp eq i32 %height8, %tmp_76_cast

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="266" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_70, label %3, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
<literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:0  %tmp_71 = add i17 %tmp_67_cast, -1

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="268" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
<literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="17">
<![CDATA[
:1  %tmp_78_cast = sext i17 %tmp_71 to i32

]]></Node>
<StgValue><ssdm name="tmp_78_cast"/></StgValue>
</operation>

<operation id="269" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
<literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_72 = icmp eq i32 %width9, %tmp_78_cast

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="270" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
<literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_72, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp><and_exp><literal name="tmp_70" val="0"/>
</and_exp><and_exp><literal name="tmp_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="2" op_0_bw="10">
<![CDATA[
:1  %tmp_keep_V_1 = load i2* %out_0_keep_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="273" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="2" op_0_bw="10">
<![CDATA[
:2  %tmp_strb_V_1 = load i2* %out_0_strb_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tmp_strb_V_1"/></StgValue>
</operation>

<operation id="274" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="10">
<![CDATA[
:3  %tmp_id_V_1 = load i1* %out_0_id_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="275" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="10">
<![CDATA[
:4  %tmp_dest_V_1 = load i1* %out_0_dest_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="276" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %tmp_last_V = phi i1 [ false, %._crit_edge ], [ true, %3 ]

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="277" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="2" op_0_bw="10">
<![CDATA[
:1  %tmp_keep_V_1 = load i2* %out_0_keep_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="278" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="2" op_0_bw="10">
<![CDATA[
:2  %tmp_strb_V_1 = load i2* %out_0_strb_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tmp_strb_V_1"/></StgValue>
</operation>

<operation id="279" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="10">
<![CDATA[
:3  %tmp_id_V_1 = load i1* %out_0_id_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="280" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="10">
<![CDATA[
:4  %tmp_dest_V_1 = load i1* %out_0_dest_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>

<operation id="281" st_id="35" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="16" op_9_bw="2" op_10_bw="2" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 %tmp_keep_V_1, i2 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="282" st_id="36" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="2" op_3_bw="2" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="16" op_9_bw="2" op_10_bw="2" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 %tmp_keep_V_1, i2 %tmp_strb_V_1, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V_1, i1 %tmp_dest_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="284" st_id="37" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
