# YAML file to specify a regression testlist
# Note that the COREV=YES is set for all tests in this regression.
# This means you need to have a toolchain at COREV_SW_TOOLCHAIN (see Common.mk)
---
# Header
name: cv32_full_covg
description: Full regression (all tests) for CV32E40S with step-and-compare against RM"

# List of builds
builds:
  clean_fw:
    cmd: make clean-bsp clean_test_programs
    dir: cv32e40s/sim/uvmt
  corev-dv:
    cmd: make clean_riscv-dv comp_corev-dv
    dir: cv32e40s/sim/uvmt
    cov: 0
  uvmt_cv32e40s:
    cmd: make comp
    dir: cv32e40s/sim/uvmt

# List of tests
tests:
  hello-world:
    build: uvmt_cv32e40s
    description: uvm_hello_world_test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=hello-world

  csr_instructions:
    build: uvmt_cv32e40s
    description: CSR instruction test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=csr_instructions

  generic_exception_test:
    build: uvmt_cv32e40s
    description: Generic exception test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=generic_exception_test

  illegal_instr_test:
    build: uvmt_cv32e40s
    description: Illegal instruction test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=illegal_instr_test

  branch_zero:
    build: uvmt_cv32e40s
    description: Branch test with zero offsets
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=branch_zero

  cv32e40s_csr_access_test:
    build: uvmt_cv32e40s
    description: CSR Access Mode Test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=cv32e40s_csr_access_test

  cv32e40s_readonly_csr_access_test:
    build: uvmt_cv32e40s
    description: CSR Read-only Access Mode Test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=cv32e40s_readonly_csr_access_test

  requested_csr_por:
    build: uvmt_cv32e40s
    description: CSR PoR test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=requested_csr_por

  modeled_csr_por:
    build: uvmt_cv32e40s
    description: Modeled CSR PoR test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=modeled_csr_por

  csr_instr_asm:
    build: uvmt_cv32e40s
    description: CSR instruction assembly test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=csr_instr_asm

  perf_counters_instructions:
    build: uvmt_cv32e40s
    description: Performance counter test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=perf_counters_instructions

  mhpmcounter29_csr_access_test_1:
    build: uvmt_cv32e40s
    description: Hardware performance counter full access coverage test 1
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=mhpmcounter29_csr_access_test_1

#  mhpmcounter29_csr_access_test_2:
#    build: uvmt_cv32e40s
#    description: Hardware performance counter full access coverage test 2
#    dir: cv32e40s/sim/uvmt
#    cmd: make test COREV=YES TEST=mhpmcounter29_csr_access_test_2
#    iss: 0

  hpmcounter_basic_test:
    build: uvmt_cv32e40s
    description: Hardware performance counter basic test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=hpmcounter_basic_test

  hpmcounter_hazard_test:
    build: uvmt_cv32e40s
    description: Hardware performance counter hazard test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=hpmcounter_hazard_test

  riscv_ebreak_test_0:
    build: uvmt_cv32e40s
    description: Static corev-dv ebreak
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=riscv_ebreak_test_0

  riscv_arithmetic_basic_test_0:
    build: uvmt_cv32e40s
    description: Static riscv-dv arithmetic test 0
    dir: cv32e40s/sim/uvmt    
    cmd: make test COREV=YES TEST=riscv_arithmetic_basic_test_0
    num: 1

  riscv_arithmetic_basic_test_1:
    build: uvmt_cv32e40s
    description: Static riscv-dv arithmetic test 1
    dir: cv32e40s/sim/uvmt    
    cmd: make test COREV=YES TEST=riscv_arithmetic_basic_test_1
    num: 1

  corev_rand_arithmetic_base_test:
    build: uvmt_cv32e40s
    description: Generated corev-dv arithmetic test
    dir: cv32e40s/sim/uvmt    
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_arithmetic_base_test
    num: 20

  corev_rand_instr_test:
    build: uvmt_cv32e40s
    description: Generated corev-dv random instruction test
    dir: cv32e40s/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_instr_test
    num: 20

  corev_rand_instr_long_stall:
    build: uvmt_cv32e40s
    description: Generated corev-dv random instruction test with long stalls
    dir: cv32e40s/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_instr_long_stall
    num: 30

  corev_rand_illegal_instr_test:
    build: uvmt_cv32e40s
    description: Generated corev-dv random instruction test with illegal instructions
    dir: cv32e40s/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_illegal_instr_test
    num: 20

  corev_rand_jump_stress_test:
    build: uvmt_cv32e40s
    description: Generated corev-dv jump stress test
    dir: cv32e40s/sim/uvmt    
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_jump_stress_test
    num: 20

  corev_rand_interrupt:
    build: uvmt_cv32e40s
    description: Generated corev-dv random interrupt test
    dir: cv32e40s/sim/uvmt    
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt
    num: 20

  corev_rand_debug:
    build: uvmt_cv32e40s
    description: Generated corev-dv random debug test
    dir: cv32e40s/sim/uvmt    
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_debug
    num: 20

  corev_rand_debug_single_step:
    build: uvmt_cv32e40s
    description: debug random test with single-stepping
    dir: cv32e40s/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_debug_single_step
    num: 20

  corev_rand_debug_ebreak:
    build: uvmt_cv32e40s
    description: debug random test with ebreaks from ROM
    dir: cv32e40s/sim/uvmt
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_debug_ebreak
    num: 20

  corev_rand_interrupt_wfi:
    build: uvmt_cv32e40s
    description: Generated corev-dv random interrupt WFI test
    dir: cv32e40s/sim/uvmt    
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_wfi
    num: 20
    
  corev_rand_interrupt_wfi_mem_stress:
    build: uvmt_cv32e40s
    description: Generated corev-dv random interrupt WFI test with memory stress
    dir: cv32e40s/sim/uvmt    
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_wfi_mem_stress
    num: 20

  corev_rand_interrupt_debug:
    build: uvmt_cv32e40s
    description: Generated corev-dv random interrupt WFI test with debug
    dir: cv32e40s/sim/uvmt    
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_debug
    num: 20

  corev_rand_interrupt_exception:
    build: uvmt_cv32e40s
    description: Generated corev-dv random interrupt WFI test with exceptions
    dir: cv32e40s/sim/uvmt    
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_exception
    num: 20

  corev_rand_interrupt_nested:
    build: uvmt_cv32e40s
    description: Generated corev-dv random interrupt WFI test with random nested interrupts
    dir: cv32e40s/sim/uvmt    
    cmd: make gen_corev-dv test COREV=YES TEST=corev_rand_interrupt_nested
    num: 20

  illegal:
    build: uvmt_cv32e40s
    description: Illegal-riscv-tests
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=illegal

  fibonacci:
    build: uvmt_cv32e40s
    description: Fibonacci test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=fibonacci

  misalign:
    build: uvmt_cv32e40s
    description: Misalign test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=misalign

  dhrystone:
    build: uvmt_cv32e40s
    description: Dhrystone test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=dhrystone

  debug_test:
    build: uvmt_cv32e40s
    description: Debug Test 1
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test

  debug_test_reset:
    build: uvmt_cv32e40s
    description: Debug reset test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test_reset

  debug_test_trigger:
    build: uvmt_cv32e40s
    description: Debug trigger test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test_trigger

  debug_test_known_miscompares:
    build: uvmt_cv32e40s
    description: Debug test which contains known miscompares
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test_known_miscompares
    iss: 0

  debug_test_boot_set:
    build: uvmt_cv32e40s
    description: Debug test target debug_req at BOOT_SET
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test_boot_set
    num: 20

  interrupt_bootstrap:
    build: uvmt_cv32e40s
    description: Interrupt bootstrap test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=interrupt_bootstrap

  interrupt_test:
    build: uvmt_cv32e40s
    description: Interrupt test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=interrupt_test

  isa_fcov_holes:
    build: uvmt_cv32e40s
    description: ISA function coverage test
    dir: cv32e40s/sim/uvmt
    cmd: make test COREV=YES TEST=isa_fcov_holes
