#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov 29 23:15:22 2024
# Process ID: 15808
# Current directory: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15188 C:\Users\srina\Desktop\AES\Srinath_AES_PYNQ\AES_MIX_IMIX\MIX_IMIX\MIX_IMIX.xpr
# Log file: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/vivado.log
# Journal file: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX\vivado.jou
# Running On: Srinath, OS: Windows, CPU Frequency: 2100 MHz, CPU Physical cores: 8, Host memory: 14939 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/srina/Desktop/AES/Srinath_AES/HW/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 1172.176 ; gain = 397.922
update_compile_order -fileset sources_1
open_bd_design {C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:user:myip_mix_imix:1.0 - myip_mix_imix_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from block design file <C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1280.945 ; gain = 103.473
regenerate_bd_layout
regenerate_bd_layout
open_project E:/BITS/sem3/HSCD/project/New_Project/Galios_Multiplier/Galios_Multiplier.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/srina/AppData/Roaming/Xilinx/Vivado/2024.1/xhub/board_store/xilinx_board_store'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/BITS/sem3/HSCD/project/New_Project/Galios_Multiplier/Galios_Multiplier.gen/sources_1'.
ERROR: [Runs 36-378] The checkpoint 'E:/BITS/sem3/HSCD/project/New_Project/Galios_Multiplier/Galios_Multiplier.srcs/utils_1/imports/synth_1/gmultiplier.dcp' was created with 'Vivado v2024.1 (64-bit)', and cannot be opened in this version.
open_bd_design {C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/design_1.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
close_project
open_project E:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.xpr
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'tul.com.tw::pynq-z2:1.0' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/BITS/sem3/SAT/OFDM/OFDM_2022/IP_Cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 1679.602 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <E:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:user:OFDM_TX:1.0 - OFDM_TX_0
Adding component instance block -- xilinx.com:user:OFDM_RX:1.0 - OFDM_RX_0
Adding component instance block -- xilinx.com:module_ref:slicer:1.0 - slicer_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from block design file <E:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1682.039 ; gain = 2.438
regenerate_bd_layout
INFO: [xilinx.com:ip:axi_dma:7.1-1] design_1_axi_dma_0_0: S2MM Channel Burst Length has been adapted (User value : 256; Adapted value : 64) to max possible allowed value.
startgroup
set_property -dict [list \
  CONFIG.c_include_sg {0} \
  CONFIG.c_micro_dma {0} \
] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
Wrote  : <E:\BITS\sem3\SAT\OFDM\OFDM_2022\OFDM_SYS\OFDM_DMA\OFDM_DMA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
set_property -dict [list \
  CONFIG.c_mm2s_burst_size {256} \
  CONFIG.c_s2mm_burst_size {256} \
] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
Wrote  : <E:\BITS\sem3\SAT\OFDM\OFDM_2022\OFDM_SYS\OFDM_DMA\OFDM_DMA.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file E:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
CRITICAL WARNING: [xilinx.com:ip:axi_dma:7.1-11] /axi_dma_0
                   #################################### 
                   S_AXIS_S2MM interface is unconnected
                   ####################################
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/OFDM_RX_0/SNR_0

Wrote  : <E:\BITS\sem3\SAT\OFDM\OFDM_2022\OFDM_SYS\OFDM_DMA\OFDM_DMA.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_dma_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry cd5183274960e411 to dir: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/c/d/cd5183274960e411/design_1_auto_pc_0.dcp to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/c/d/cd5183274960e411/design_1_auto_pc_0_sim_netlist.v to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/c/d/cd5183274960e411/design_1_auto_pc_0_sim_netlist.vhdl to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/c/d/cd5183274960e411/design_1_auto_pc_0_stub.v to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/c/d/cd5183274960e411/design_1_auto_pc_0_stub.vhdl to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = cd5183274960e411; cache size = 9.544 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7d3978c85860225d to dir: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/7/d/7d3978c85860225d/design_1_auto_pc_1.dcp to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/7/d/7d3978c85860225d/design_1_auto_pc_1_sim_netlist.v to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/7/d/7d3978c85860225d/design_1_auto_pc_1_sim_netlist.vhdl to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/7/d/7d3978c85860225d/design_1_auto_pc_1_stub.v to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/7/d/7d3978c85860225d/design_1_auto_pc_1_stub.vhdl to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 7d3978c85860225d; cache size = 9.544 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_us_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 6ab4e7823a7c7dc2 to dir: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/6/a/6ab4e7823a7c7dc2/design_1_auto_us_0.dcp to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/6/a/6ab4e7823a7c7dc2/design_1_auto_us_0_sim_netlist.v to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/6/a/6ab4e7823a7c7dc2/design_1_auto_us_0_sim_netlist.vhdl to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/6/a/6ab4e7823a7c7dc2/design_1_auto_us_0_stub.v to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/6/a/6ab4e7823a7c7dc2/design_1_auto_us_0_stub.vhdl to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 6ab4e7823a7c7dc2; cache size = 9.544 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_us_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 61476e044f87a874 to dir: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/6/1/61476e044f87a874/design_1_auto_us_1.dcp to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/6/1/61476e044f87a874/design_1_auto_us_1_sim_netlist.v to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/6/1/61476e044f87a874/design_1_auto_us_1_sim_netlist.vhdl to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/6/1/61476e044f87a874/design_1_auto_us_1_stub.v to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.cache/ip/2022.2/6/1/61476e044f87a874/design_1_auto_us_1_stub.vhdl to e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: e:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 61476e044f87a874; cache size = 9.544 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_0
[Sat Nov 30 00:45:39 2024] Launched design_1_axi_dma_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_axi_dma_0_0_synth_1: E:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.runs/design_1_axi_dma_0_0_synth_1/runme.log
synth_1: E:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.runs/synth_1/runme.log
[Sat Nov 30 00:45:40 2024] Launched impl_1...
Run output will be captured here: E:/BITS/sem3/SAT/OFDM/OFDM_2022/OFDM_SYS/OFDM_DMA/OFDM_DMA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:55 ; elapsed = 00:01:51 . Memory (MB): peak = 1988.383 ; gain = 235.953
regenerate_bd_layout
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 30 05:07:25 2024...
