{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513119907151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513119907166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 17:05:07 2017 " "Processing started: Tue Dec 12 17:05:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513119907166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513119907166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_pow --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513119907166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1513119907823 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1513119907823 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_87o1 " "Entity dcfifo_87o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513119909666 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1513119909666 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1513119909666 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1513119909666 ""}
{ "Info" "ISTA_SDC_FOUND" "time_constraint_all_io.sdc " "Reading SDC File: 'time_constraint_all_io.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1513119909745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "time_constraint_all_io.sdc 1 Clk port " "Ignored filter at time_constraint_all_io.sdc(1): Clk could not be matched with a port" {  } { { "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513119909745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock time_constraint_all_io.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at time_constraint_all_io.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{Clk\} -period 20ns -waveform \{0.000 5.000\} \[get_ports \{Clk\}\] " "create_clock -name \{Clk\} -period 20ns -waveform \{0.000 5.000\} \[get_ports \{Clk\}\]" {  } { { "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513119909745 ""}  } { { "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513119909745 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "time_constraint_all_io.sdc 2 Clk clock " "Ignored filter at time_constraint_all_io.sdc(2): Clk could not be matched with a clock" {  } { { "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1513119909745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay time_constraint_all_io.sdc 2 Argument -clock is not an object ID " "Ignored set_input_delay at time_constraint_all_io.sdc(2): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\] " "set_input_delay -clock \{Clk\} -max 3 \[all_inputs\]" {  } { { "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513119909745 ""}  } { { "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513119909745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay time_constraint_all_io.sdc 3 Argument -clock is not an object ID " "Ignored set_input_delay at time_constraint_all_io.sdc(3): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{Clk\} -min 3 \[all_inputs\] " "set_input_delay -clock \{Clk\} -min 3 \[all_inputs\]" {  } { { "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513119909745 ""}  } { { "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513119909745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay time_constraint_all_io.sdc 4 Argument -clock is not an object ID " "Ignored set_output_delay at time_constraint_all_io.sdc(4): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{Clk\} 2 \[all_outputs\] " "set_output_delay -clock \{Clk\} 2 \[all_outputs\]" {  } { { "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1513119909745 ""}  } { { "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" "" { Text "C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/time_constraint_all_io.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1513119909745 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO\[10\] " "Node: GPIO\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CCD_Capture:u3\|Frame_Cont\[1\] GPIO\[10\] " "Register CCD_Capture:u3\|Frame_Cont\[1\] is being clocked by GPIO\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513119909791 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513119909791 "|DE2_CCD|GPIO[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Reset_Delay:u2\|oRST_1 CLOCK_50 " "Register Reset_Delay:u2\|oRST_1 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513119909791 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513119909791 "|DE2_CCD|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK~_Duplicate_2 " "Node: CCD_MCLK~_Duplicate_2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ImageRead:myImageRead\|state.doneState CCD_MCLK~_Duplicate_2 " "Register ImageRead:myImageRead\|state.doneState is being clocked by CCD_MCLK~_Duplicate_2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513119909791 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513119909791 "|DE2_CCD|CCD_MCLK~_Duplicate_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1513119909791 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1513119909791 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1513119909807 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513119909885 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513119909885 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1513119909885 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1513119910057 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Quartus II" 0 -1 1513119910088 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1513119910276 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Quartus II" 0 -1 1513119910760 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1513119910979 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1513119913432 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Quartus II" 0 -1 1513119926197 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "278.50 mW " "Total thermal power estimate for the design is 278.50 mW" {  } { { "d:/quartusii/quartus/bin64/Report_Window_01.qrpt" "" { Report "d:/quartusii/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Quartus II" 0 -1 1513119926588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "920 " "Peak virtual memory: 920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513119927385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 17:05:27 2017 " "Processing ended: Tue Dec 12 17:05:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513119927385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513119927385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513119927385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513119927385 ""}
