## RTL Directory
Contains the core RTL source code for the IP block.
**Purpose**: Main design implementation files (.sv, .v, .vh, .svh)
**Actions**: Add/modify RTL modules, update interfaces, implement functionality
**Outputs**: Synthesized netlists → `reports/synthesis/`, FPGA bitstreams → `reports/fpga/`
**Tools**: Verilator (simulation), Yosys (synthesis), Vivado (FPGA)
