# Out log file
# Created: Wed Aug 24 14:21:31 2022

Created design: simple_spi_top
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v 
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v 
Adding constraint file /nfs_scratch/scratch/AE/Roman/open_source_design/spi/simple_spi_top.sdc
##################################################Synthesis for design: simple_spi_top##################################################RS SynthesisKeep name: clock0
Synthesis command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/yosys -s simple_spi_top.ys -l simple_spi_top_synth.logCommand: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/yosys -s simple_spi_top.ys -l simple_spi_top_synth.logPath: /nfs_scratch/scratch/AE/Roman/open_source_design/spiChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/spi/simple_spi_topChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/spi
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.68
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `simple_spi_top.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

3. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

4. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v'
VERIFIC-INFO [VERI-2561] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:117: undeclared symbol 'clk_i', assumed default net type 'wire'

5. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v'

6. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
Adding Verilog module 'simple_spi_top' to elaboration queue.
Running hier_tree::Elaborate().
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:73: compiling module 'simple_spi_top'
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:122: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:123: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:128: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:131: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:141: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:142: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:143: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:144: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:153: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:155: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:178: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:180: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:185: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:187: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:200: delay control is not supported for synthesis
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:59: compiling module 'fifo4'
VERIFIC-INFO [VERI-2571] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:77: extracting RAM for identifier 'mem'
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:92: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:94: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:96: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:102: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:104: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:106: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:115: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:123: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:125: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:127: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:129: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:233: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:236: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:237: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:238: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:239: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:240: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:241: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:242: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:243: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:244: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:245: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:246: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:247: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-1173] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:235: synthesis - simulation differences may occur when using full_case directive
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:257: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:258: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:259: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:260: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:261: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:262: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:266: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:267: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:272: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:273: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:274: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:277: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:278: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:279: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:285: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:286: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:291: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:292: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:295: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:296: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:297: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:299: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:300: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:304: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:315: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:318: delay control is not supported for synthesis
VERIFIC-WARNING [VERI-2371] /nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:320: delay control is not supported for synthesis
Importing module simple_spi_top.
Importing module fifo4.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \simple_spi_top
Used module:     \fifo4

7.2. Analyzing design hierarchy..
Top module:  \simple_spi_top
Used module:     \fifo4
Removed 0 unused modules.

8. Executing synth_rs pass: v0.4.68

8.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

8.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

8.3. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

8.4. Executing HIERARCHY pass (managing design hierarchy).

8.4.1. Analyzing design hierarchy..
Top module:  \simple_spi_top
Used module:     \fifo4

8.4.2. Analyzing design hierarchy..
Top module:  \simple_spi_top
Used module:     \fifo4
Removed 0 unused modules.

8.5. Executing PROC pass (convert processes to netlists).

8.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

8.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

8.5.4. Executing PROC_INIT pass (extract init attributes).

8.5.5. Executing PROC_ARST pass (detect async resets in processes).

8.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

8.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

8.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

8.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

8.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module fifo4.
<suppressed ~3 debug messages>
Optimizing module simple_spi_top.
<suppressed ~25 debug messages>

8.6. Executing DEMUXMAP pass.

8.7. Executing FLATTEN pass (flatten design).
Deleting now unused module fifo4.
<suppressed ~2 debug messages>

8.8. Executing DEMUXMAP pass.

8.9. Executing TRIBUF pass.

8.10. Executing DEMINOUT pass (demote inout ports to input or output).

8.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
<suppressed ~6 debug messages>

8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..
Removed 8 unused cells and 138 unused wires.
<suppressed ~72 debug messages>

8.13. Executing CHECK pass (checking for obvious problems).
Checking module simple_spi_top...
Found and reported 0 problems.

8.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
<suppressed ~6 debug messages>

8.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

8.16. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple_spi_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

8.17. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple_spi_top.
Performed a total of 0 changes.

8.18. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.19. Executing OPT_SHARE pass.

8.20. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $verific$treg_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:306$300 ($aldff) from module simple_spi_top.
Removing never-active async load on $verific$tcnt_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:320$311 ($aldff) from module simple_spi_top.
Removing never-active async load on $verific$state_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:306$298 ($aldff) from module simple_spi_top.
Changing const-value async load to async reset on $verific$sper_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:132$144 ($aldff) from module simple_spi_top.
Changing const-value async load to async reset on $verific$spcr_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:132$143 ($aldff) from module simple_spi_top.
Removing never-active async load on $verific$dat_o_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:145$154 ($aldff) from module simple_spi_top.
Removing never-active async load on $verific$clkcnt_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:248$250 ($aldff) from module simple_spi_top.
Removing never-active async load on $verific$bcnt_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:306$299 ($aldff) from module simple_spi_top.
Changing const-value async load to async reset on $verific$ack_o_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:155$162 ($aldff) from module simple_spi_top.
Changing const-value async load to async reset on $flatten\wfifo.$verific$wp_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:96$354 ($aldff) from module simple_spi_top.
Changing const-value async load to async reset on $flatten\wfifo.$verific$rp_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:106$362 ($aldff) from module simple_spi_top.
Changing const-value async load to async reset on $flatten\rfifo.$verific$wp_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:96$354 ($aldff) from module simple_spi_top.
Changing const-value async load to async reset on $flatten\rfifo.$verific$rp_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:106$362 ($aldff) from module simple_spi_top.

8.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..
Removed 1 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

8.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.

8.23. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple_spi_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

8.24. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple_spi_top.
Performed a total of 0 changes.

8.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.26. Executing OPT_SHARE pass.

8.27. Executing OPT_DFF pass (perform DFF optimizations).

8.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..

8.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
MAX OPT ITERATION = 2

8.30. Executing FSM pass (extract and optimize FSM).

8.30.1. Executing FSM_DETECT pass (finding FSMs in design).

8.30.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.30.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.30.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..

8.30.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.30.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.30.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.30.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.

8.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple_spi_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

8.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple_spi_top.
Performed a total of 0 changes.

8.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.36. Executing OPT_SHARE pass.

8.37. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$tcnt_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:320$311 ($dff) from module simple_spi_top (D = $verific$n678$123, Q = \tcnt).
Adding EN signal on $verific$sper_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:132$144 ($adff) from module simple_spi_top (D = \dat_i, Q = \sper).
Adding EN signal on $verific$spcr_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:132$143 ($adff) from module simple_spi_top (D = { \dat_i [7:5] 1'1 \dat_i [3:0] }, Q = \spcr).
Adding EN signal on $flatten\wfifo.$verific$wp_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:96$354 ($adff) from module simple_spi_top (D = $flatten\wfifo.$verific$n19$337, Q = \wfifo.wp).
Adding EN signal on $flatten\wfifo.$verific$rp_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:106$362 ($adff) from module simple_spi_top (D = $flatten\wfifo.$verific$n53$342, Q = \wfifo.rp).
Adding EN signal on $flatten\wfifo.$verific$gb_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:129$383 ($dff) from module simple_spi_top (D = $flatten\wfifo.$verific$n114$333, Q = \wfifo.gb).
Adding EN signal on $flatten\rfifo.$verific$wp_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:96$354 ($adff) from module simple_spi_top (D = $flatten\rfifo.$verific$n19$337, Q = \rfifo.wp).
Adding EN signal on $flatten\rfifo.$verific$rp_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:106$362 ($adff) from module simple_spi_top (D = $flatten\rfifo.$verific$n53$342, Q = \rfifo.rp).
Adding EN signal on $flatten\rfifo.$verific$gb_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:129$383 ($dff) from module simple_spi_top (D = $flatten\rfifo.$verific$n114$333, Q = \rfifo.gb).
Setting constant 1-bit at position 4 on $auto$ff.cc:262:slice$390 ($adffe) from module simple_spi_top.

8.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

8.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.

8.40. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple_spi_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

8.41. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple_spi_top.
Performed a total of 0 changes.

8.42. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

8.43. Executing OPT_SHARE pass.

8.44. Executing OPT_DFF pass (perform DFF optimizations).

8.45. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

8.46. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.

8.47. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple_spi_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

8.48. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple_spi_top.
Performed a total of 0 changes.

8.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.50. Executing OPT_SHARE pass.

8.51. Executing OPT_DFF pass (perform DFF optimizations).

8.52. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..

8.53. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
MAX OPT ITERATION = 3

8.54. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell simple_spi_top.$verific$equal_61$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:173$173 ($eq).
Removed top 11 bits (of 12) from port B of cell simple_spi_top.$verific$sub_102$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:233$245 ($sub).
Removed top 2 bits (of 3) from port B of cell simple_spi_top.$verific$sub_149$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:292$272 ($sub).
Removed top 1 bits (of 2) from mux cell simple_spi_top.$verific$mux_158$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:301$278 ($mux).
Removed top 1 bits (of 2) from port B of cell simple_spi_top.$verific$sub_190$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:318$307 ($sub).
Removed top 1 bits (of 2) from port B of cell simple_spi_top.$auto$opt_dff.cc:195:make_patterns_logic$395 ($ne).
Removed top 1 bits (of 2) from port B of cell simple_spi_top.$flatten\wfifo.$verific$add_12$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:98$355 ($add).
Removed top 1 bits (of 2) from port B of cell simple_spi_top.$flatten\wfifo.$verific$add_25$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:108$363 ($add).
Removed top 1 bits (of 4) from port B of cell simple_spi_top.$auto$opt_dff.cc:195:make_patterns_logic$401 ($ne).
Removed top 1 bits (of 2) from port B of cell simple_spi_top.$auto$opt_dff.cc:195:make_patterns_logic$407 ($ne).
Removed top 2 bits (of 4) from port B of cell simple_spi_top.$auto$opt_dff.cc:195:make_patterns_logic$410 ($ne).
Removed top 1 bits (of 2) from port B of cell simple_spi_top.$flatten\rfifo.$verific$add_12$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:98$355 ($add).
Removed top 1 bits (of 2) from port B of cell simple_spi_top.$flatten\rfifo.$verific$add_25$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:108$363 ($add).
Removed top 1 bits (of 2) from wire simple_spi_top.$verific$n573$107.

8.55. Executing PEEPOPT pass (run peephole optimizers).

8.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

8.57. Executing DEMUXMAP pass.

8.58. Printing statistics.

=== simple_spi_top ===

   Number of wires:                172
   Number of wire bits:            375
   Number of public wires:          77
   Number of public wire bits:     193
   Number of memories:               2
   Number of memory bits:           64
   Number of processes:              0
   Number of cells:                134
     $add                            4
     $adff                           1
     $adffe                          6
     $and                           23
     $bmux                           8
     $dff                           11
     $dffe                           3
     $eq                             7
     $logic_not                      1
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           41
     $ne                             6
     $not                            8
     $or                             2
     $reduce_and                     2
     $reduce_or                      4
     $sub                            3

8.59. Executing WREDUCE pass (reducing word size of cells).

8.60. Executing RS_DSP_MACC pass.

8.61. Executing TECHMAP pass (map to technology primitives).

8.61.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.61.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.62. Executing TECHMAP pass (map to technology primitives).

8.62.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.62.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.63. Executing TECHMAP pass (map to technology primitives).

8.63.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

8.63.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.64. Executing RS_DSP_SIMD pass.

8.65. Executing TECHMAP pass (map to technology primitives).

8.65.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

8.65.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

8.66. Executing RS_DSP_IO_REGS pass.

8.67. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module simple_spi_top:
  creating $macc model for $flatten\rfifo.$verific$add_12$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:98$355 ($add).
  creating $macc model for $flatten\rfifo.$verific$add_25$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:108$363 ($add).
  creating $macc model for $flatten\wfifo.$verific$add_12$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:98$355 ($add).
  creating $macc model for $flatten\wfifo.$verific$add_25$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:108$363 ($add).
  creating $macc model for $verific$sub_102$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:233$245 ($sub).
  creating $macc model for $verific$sub_149$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:292$272 ($sub).
  creating $macc model for $verific$sub_190$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:318$307 ($sub).
  creating $alu model for $macc $verific$sub_190$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:318$307.
  creating $alu model for $macc $verific$sub_149$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:292$272.
  creating $alu model for $macc $verific$sub_102$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:233$245.
  creating $alu model for $macc $flatten\wfifo.$verific$add_25$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:108$363.
  creating $alu model for $macc $flatten\wfifo.$verific$add_12$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:98$355.
  creating $alu model for $macc $flatten\rfifo.$verific$add_25$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:108$363.
  creating $alu model for $macc $flatten\rfifo.$verific$add_12$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:98$355.
  creating $alu cell for $flatten\rfifo.$verific$add_12$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:98$355: $auto$alumacc.cc:485:replace_alu$413
  creating $alu cell for $flatten\rfifo.$verific$add_25$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:108$363: $auto$alumacc.cc:485:replace_alu$416
  creating $alu cell for $flatten\wfifo.$verific$add_12$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:98$355: $auto$alumacc.cc:485:replace_alu$419
  creating $alu cell for $flatten\wfifo.$verific$add_25$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:108$363: $auto$alumacc.cc:485:replace_alu$422
  creating $alu cell for $verific$sub_102$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:233$245: $auto$alumacc.cc:485:replace_alu$425
  creating $alu cell for $verific$sub_149$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:292$272: $auto$alumacc.cc:485:replace_alu$428
  creating $alu cell for $verific$sub_190$/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:318$307: $auto$alumacc.cc:485:replace_alu$431
  created 7 $alu and 0 $macc cells.

8.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.

8.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple_spi_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

8.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple_spi_top.
Performed a total of 0 changes.

8.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.73. Executing OPT_SHARE pass.

8.74. Executing OPT_DFF pass (perform DFF optimizations).

8.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..

8.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
MAX OPT ITERATION = 1

8.77. Printing statistics.

=== simple_spi_top ===

   Number of wires:                186
   Number of wire bits:            425
   Number of public wires:          77
   Number of public wire bits:     193
   Number of memories:               2
   Number of memory bits:           64
   Number of processes:              0
   Number of cells:                134
     $adff                           1
     $adffe                          6
     $alu                            7
     $and                           23
     $bmux                           8
     $dff                           11
     $dffe                           3
     $eq                             7
     $logic_not                      1
     $memrd_v2                       2
     $memwr_v2                       2
     $mux                           41
     $ne                             6
     $not                            8
     $or                             2
     $reduce_and                     2
     $reduce_or                      4

8.78. Executing MEMORY pass.

8.78.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.78.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

8.78.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing simple_spi_top.rfifo.mem write port 0.
  Analyzing simple_spi_top.wfifo.mem write port 0.

8.78.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

8.78.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$auto$memory_bmux2rom.cc:63:execute$434'[0] in module `\simple_spi_top': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\rfifo.mem'[0] in module `\simple_spi_top': no output FF found.
Checking read port `\wfifo.mem'[0] in module `\simple_spi_top': no output FF found.
Checking read port address `$auto$memory_bmux2rom.cc:63:execute$434'[0] in module `\simple_spi_top': no address FF found.
Checking read port address `\rfifo.mem'[0] in module `\simple_spi_top': address FF has async set and/or reset, not supported.
Checking read port address `\wfifo.mem'[0] in module `\simple_spi_top': address FF has async set and/or reset, not supported.

8.78.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..

8.78.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.78.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

8.78.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..

8.78.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8.79. Printing statistics.

=== simple_spi_top ===

   Number of wires:                186
   Number of wire bits:            425
   Number of public wires:          77
   Number of public wire bits:     193
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                132
     $adff                           1
     $adffe                          6
     $alu                            7
     $and                           23
     $bmux                           7
     $dff                           11
     $dffe                           3
     $eq                             7
     $logic_not                      1
     $mem_v2                         3
     $mux                           41
     $ne                             6
     $not                            8
     $or                             2
     $reduce_and                     2
     $reduce_or                      4

8.80. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~36 debug messages>

8.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..

8.82. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing simple_spi_top.$auto$memory_bmux2rom.cc:63:execute$434:
  Properties: ports=1 bits=192 rports=1 wports=0 dbits=12 abits=4 words=16
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=1008 dwaste=24 bwaste=36672 waste=36672 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=2032 dwaste=6 bwaste=36672 waste=36672 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=4080 dwaste=6 bwaste=36816 waste=36816 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=8176 dwaste=0 bwaste=32704 waste=32704 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=16368 dwaste=0 bwaste=32736 waste=32736 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5) rejected: requirement 'min efficiency 1' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=32752 dwaste=0 bwaste=32752 waste=32752 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=1008 dwaste=24 bwaste=36672 waste=36672 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=2032 dwaste=6 bwaste=36672 waste=36672 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=4080 dwaste=6 bwaste=36816 waste=36816 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=8176 dwaste=0 bwaste=32704 waste=32704 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=16368 dwaste=0 bwaste=32736 waste=32736 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5) rejected: requirement 'min efficiency 1' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=32752 dwaste=0 bwaste=32752 waste=32752 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6) rejected: requirement 'min efficiency 1' not met.
  No acceptable bram resources found.
Processing simple_spi_top.rfifo.mem:
  Properties: ports=2 bits=32 rports=1 wports=1 dbits=8 abits=2 words=4
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=1020 dwaste=28 bwaste=36832 waste=36832 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=2044 dwaste=10 bwaste=36832 waste=36832 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=4092 dwaste=1 bwaste=36832 waste=36832 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=8188 dwaste=0 bwaste=32752 waste=32752 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=16380 dwaste=0 bwaste=32760 waste=32760 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=32764 dwaste=0 bwaste=32764 waste=32764 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=1020 dwaste=28 bwaste=36832 waste=36832 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=2044 dwaste=10 bwaste=36832 waste=36832 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=4092 dwaste=1 bwaste=36832 waste=36832 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=8188 dwaste=0 bwaste=32752 waste=32752 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=16380 dwaste=0 bwaste=32760 waste=32760 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=32764 dwaste=0 bwaste=32764 waste=32764 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6) rejected: requirement 'min bits 128' not met.
  No acceptable bram resources found.
Processing simple_spi_top.wfifo.mem:
  Properties: ports=2 bits=32 rports=1 wports=1 dbits=8 abits=2 words=4
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=1020 dwaste=28 bwaste=36832 waste=36832 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 1) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=2044 dwaste=10 bwaste=36832 waste=36832 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 2) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=4092 dwaste=1 bwaste=36832 waste=36832 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 3) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=8188 dwaste=0 bwaste=32752 waste=32752 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 4) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=16380 dwaste=0 bwaste=32760 waste=32760 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 5) rejected: requirement 'min bits 128' not met.
  Checking rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_TDP: awaste=32764 dwaste=0 bwaste=32764 waste=32764 efficiency=0
    Rule #1 for bram type $__RS_FACTOR_BRAM36_TDP (variant 6) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1):
    Bram geometry: abits=10 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=1020 dwaste=28 bwaste=36832 waste=36832 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 1) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2):
    Bram geometry: abits=11 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=2044 dwaste=10 bwaste=36832 waste=36832 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 2) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3):
    Bram geometry: abits=12 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=4092 dwaste=1 bwaste=36832 waste=36832 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 3) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4):
    Bram geometry: abits=13 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=8188 dwaste=0 bwaste=32752 waste=32752 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 4) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5):
    Bram geometry: abits=14 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=16380 dwaste=0 bwaste=32760 waste=32760 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 5) rejected: requirement 'min bits 128' not met.
  Checking rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6):
    Bram geometry: abits=15 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__RS_FACTOR_BRAM36_SDP: awaste=32764 dwaste=0 bwaste=32764 waste=32764 efficiency=0
    Rule #2 for bram type $__RS_FACTOR_BRAM36_SDP (variant 6) rejected: requirement 'min bits 128' not met.
  No acceptable bram resources found.

8.83. Executing TECHMAP pass (map to technology primitives).

8.83.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:236: Warning: Range [2:0] select out of bounds on signal `\DOP': Setting 1 MSB bits to undef.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

8.83.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

8.84. Executing PMUXTREE pass.

8.85. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~36 debug messages>

8.86. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $auto$memory_bmux2rom.cc:63:execute$434 in module \simple_spi_top:
  created 16 $dff cells and 0 static cells of width 12.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \rfifo.mem in module \simple_spi_top:
  created 4 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \wfifo.mem in module \simple_spi_top:
  created 4 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.

8.87. Printing statistics.

=== simple_spi_top ===

   Number of wires:                308
   Number of wire bits:           1481
   Number of public wires:          85
   Number of public wire bits:     257
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                206
     $adff                           1
     $adffe                          6
     $alu                            7
     $and                           39
     $bmux                           7
     $dff                           35
     $dffe                           3
     $eq                            15
     $logic_not                      1
     $mux                           70
     $ne                             6
     $not                            8
     $or                             2
     $reduce_and                     2
     $reduce_or                      4

8.88. Executing TECHMAP pass (map to technology primitives).

8.88.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.88.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

8.88.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
No more expansions possible.
<suppressed ~935 debug messages>

8.89. Printing statistics.

=== simple_spi_top ===

   Number of wires:                605
   Number of wire bits:           9788
   Number of public wires:          85
   Number of public wire bits:     257
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1114
     $_AND_                        105
     $_DFFE_PN0P_                   23
     $_DFFE_PP_                      4
     $_DFF_PN0_                      1
     $_DFF_P_                      295
     $_MUX_                        475
     $_NOT_                         49
     $_OR_                          67
     $_XOR_                         95

8.90. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
<suppressed ~161 debug messages>

8.91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
<suppressed ~69 debug messages>
Removed a total of 23 cells.

8.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple_spi_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.93. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple_spi_top.
Performed a total of 0 changes.

8.94. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.95. Executing OPT_SHARE pass.

8.96. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $auto$ff.cc:262:slice$1134 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$794 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$782 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$890 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$842 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$768 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$854 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$818 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$744 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1594 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1582 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1570 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1558 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1365 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1339 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1750 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$733 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$734 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$735 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$736 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$737 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$738 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$739 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$740 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$741 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$742 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$743 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$757 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$758 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$759 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$760 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$761 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$762 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$763 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$764 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$765 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$766 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$767 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$771 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$772 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$773 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$774 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$775 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$776 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$777 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$778 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$779 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$780 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$781 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$783 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$784 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$785 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$786 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$787 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$788 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$789 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$790 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$791 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$792 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$793 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$807 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$808 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$809 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$810 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$811 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$812 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$813 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$814 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$815 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$816 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$817 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$831 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$832 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$833 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$834 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$835 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$836 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$837 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$838 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$839 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$840 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$841 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$843 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$844 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$845 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$846 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$847 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$848 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$849 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$850 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$851 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$852 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$853 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$879 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$880 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$881 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$882 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$883 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$884 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$885 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$886 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$887 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$888 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$889 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1123 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1124 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1125 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1126 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1127 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1128 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1129 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1130 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1131 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1132 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1133 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1328 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1329 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1330 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1331 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1332 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1333 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1334 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1335 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1336 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1337 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1338 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1354 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1355 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1356 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1357 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1358 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1359 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1360 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1361 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1362 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1363 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1364 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1547 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1548 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1549 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1550 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1551 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1552 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1553 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1554 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1555 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1556 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1557 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1559 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1560 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1561 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1562 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1563 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1564 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1565 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1566 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1567 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1568 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1569 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1571 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1572 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1573 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1574 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1575 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1576 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1577 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1578 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1579 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1580 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1581 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1583 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1584 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1585 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1586 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1587 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1588 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1589 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1590 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1591 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1592 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1593 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1739 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1740 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1741 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1742 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1743 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1744 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1745 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1746 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1747 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1748 ($_DFF_P_) from module simple_spi_top (removing D path).
Handling const CLK on $auto$ff.cc:262:slice$1749 ($_DFF_P_) from module simple_spi_top (removing D path).

8.97. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..
Removed 16 unused cells and 359 unused wires.
<suppressed ~17 debug messages>

8.98. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
<suppressed ~139 debug messages>

8.99. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple_spi_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.100. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple_spi_top.
Performed a total of 0 changes.

8.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

8.102. Executing OPT_SHARE pass.

8.103. Executing OPT_DFF pass (perform DFF optimizations).

8.104. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

8.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.

8.106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple_spi_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.107. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple_spi_top.
Performed a total of 0 changes.

8.108. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.109. Executing OPT_SHARE pass.

8.110. Executing OPT_DFF pass (perform DFF optimizations).

8.111. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..

8.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
MAX OPT ITERATION = 3

8.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
<suppressed ~71 debug messages>

8.114. Executing TECHMAP pass (map to technology primitives).

8.114.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

8.115. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.

8.116. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple_spi_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.118. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple_spi_top.
Performed a total of 0 changes.

8.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.120. Executing OPT_DFF pass (perform DFF optimizations).

8.121. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

8.122. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
MAX OPT ITERATION = 1

8.123. Executing ABC pass (technology mapping using ABC).

8.123.1. Summary of detected clock domains:
  14 cells in clk=\clock0, en=$auto$opt_dff.cc:194:make_patterns_logic$394, arst=!\rst_i, srst={ }
  9 cells in clk=\clock0, en=$auto$opt_dff.cc:194:make_patterns_logic$385, arst={ }, srst={ }
  37 cells in clk=\clock0, en=$auto$opt_dff.cc:194:make_patterns_logic$406, arst=!\rst_i, srst={ }
  9 cells in clk=\clock0, en=$auto$opt_dff.cc:194:make_patterns_logic$409, arst={ }, srst={ }
  68 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$391, arst=!\rst_i, srst={ }
  31 cells in clk=\clock0, en=$auto$opt_dff.cc:194:make_patterns_logic$397, arst=!\rst_i, srst={ }
  8 cells in clk=\clock0, en=$auto$opt_dff.cc:194:make_patterns_logic$400, arst={ }, srst={ }
  8 cells in clk=\clock0, en=$auto$opt_dff.cc:194:make_patterns_logic$385, arst=!\rst_i, srst={ }
  39 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$388, arst=!\rst_i, srst={ }
  8 cells in clk=\clock0, en={ }, arst=!\rst_i, srst={ }
  355 cells in clk=\clock0, en={ }, arst={ }, srst={ }

8.123.2. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:194:make_patterns_logic$394, asynchronously reset by !\rst_i
Extracted 14 gates and 20 wires to a netlist network with 6 inputs and 10 outputs.

8.123.2.1. Executing ABC.

8.123.3. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:194:make_patterns_logic$385
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 4 outputs.

8.123.3.1. Executing ABC.

8.123.4. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:194:make_patterns_logic$406, asynchronously reset by !\rst_i
Extracted 37 gates and 77 wires to a netlist network with 40 inputs and 14 outputs.

8.123.4.1. Executing ABC.

8.123.5. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:194:make_patterns_logic$409
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

8.123.5.1. Executing ABC.

8.123.6. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$391, asynchronously reset by !\rst_i
Extracted 68 gates and 119 wires to a netlist network with 50 inputs and 45 outputs.

8.123.6.1. Executing ABC.

8.123.7. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:194:make_patterns_logic$397, asynchronously reset by !\rst_i
Extracted 31 gates and 69 wires to a netlist network with 38 inputs and 15 outputs.

8.123.7.1. Executing ABC.

8.123.8. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:194:make_patterns_logic$400
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

8.123.8.1. Executing ABC.

8.123.9. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385, asynchronously reset by !\rst_i
Extracted 8 gates and 10 wires to a netlist network with 2 inputs and 8 outputs.

8.123.9.1. Executing ABC.

8.123.10. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$388, asynchronously reset by !\rst_i
Extracted 39 gates and 72 wires to a netlist network with 32 inputs and 27 outputs.

8.123.10.1. Executing ABC.

8.123.11. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by !\rst_i
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 3 outputs.

8.123.11.1. Executing ABC.

8.123.12. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 355 gates and 442 wires to a netlist network with 85 inputs and 108 outputs.

8.123.12.1. Executing ABC.

8.124. Executing ABC pass (technology mapping using ABC).

8.124.1. Summary of detected clock domains:
  7 cells in clk=\clock0, en=$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385, arst={ }, srst={ }
  7 cells in clk=\clock0, en=$abc$2407$auto$opt_dff.cc:194:make_patterns_logic$400, arst={ }, srst={ }
  11 cells in clk=\clock0, en=$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385, arst=!\rst_i, srst={ }
  86 cells in clk=\clock0, en=$abc$2301$auto$opt_dff.cc:219:make_patterns_logic$391, arst=!\rst_i, srst={ }
  12 cells in clk=\clock0, en=$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394, arst=!\rst_i, srst={ }
  37 cells in clk=\clock0, en=$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388, arst=!\rst_i, srst={ }
  9 cells in clk=\clock0, en=$abc$2292$auto$opt_dff.cc:194:make_patterns_logic$409, arst={ }, srst={ }
  6 cells in clk=\clock0, en={ }, arst=!\rst_i, srst={ }
  34 cells in clk=\clock0, en=$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406, arst=!\rst_i, srst={ }
  33 cells in clk=\clock0, en=$abc$2371$auto$opt_dff.cc:194:make_patterns_logic$397, arst=!\rst_i, srst={ }
  304 cells in clk=\clock0, en={ }, arst={ }, srst={ }

8.124.2. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

8.124.2.1. Executing ABC.

8.124.3. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2407$auto$opt_dff.cc:194:make_patterns_logic$400
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

8.124.3.1. Executing ABC.

8.124.4. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2917$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385, asynchronously reset by !\rst_i
Extracted 11 gates and 13 wires to a netlist network with 2 inputs and 8 outputs.

8.124.4.1. Executing ABC.

8.124.5. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2301$auto$opt_dff.cc:219:make_patterns_logic$391, asynchronously reset by !\rst_i
Extracted 86 gates and 162 wires to a netlist network with 76 inputs and 45 outputs.

8.124.5.1. Executing ABC.

8.124.6. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394, asynchronously reset by !\rst_i
Extracted 12 gates and 18 wires to a netlist network with 6 inputs and 10 outputs.

8.124.6.1. Executing ABC.

8.124.7. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388, asynchronously reset by !\rst_i
Extracted 37 gates and 70 wires to a netlist network with 33 inputs and 25 outputs.

8.124.7.1. Executing ABC.

8.124.8. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2292$auto$opt_dff.cc:194:make_patterns_logic$409
Extracted 9 gates and 16 wires to a netlist network with 7 inputs and 4 outputs.

8.124.8.1. Executing ABC.

8.124.9. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by !\rst_i
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

8.124.9.1. Executing ABC.

8.124.10. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406, asynchronously reset by !\rst_i
Extracted 34 gates and 75 wires to a netlist network with 41 inputs and 15 outputs.

8.124.10.1. Executing ABC.

8.124.11. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2371$auto$opt_dff.cc:194:make_patterns_logic$397, asynchronously reset by !\rst_i
Extracted 33 gates and 72 wires to a netlist network with 39 inputs and 14 outputs.

8.124.11.1. Executing ABC.

8.124.12. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 304 gates and 389 wires to a netlist network with 85 inputs and 134 outputs.

8.124.12.1. Executing ABC.

8.125. Executing ABC pass (technology mapping using ABC).

8.125.1. Summary of detected clock domains:
  34 cells in clk=\clock0, en=$abc$3157$abc$2371$auto$opt_dff.cc:194:make_patterns_logic$397, arst=!\rst_i, srst={ }
  7 cells in clk=\clock0, en=$abc$2917$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385, arst={ }, srst={ }
  7 cells in clk=\clock0, en=$abc$2926$abc$2407$auto$opt_dff.cc:194:make_patterns_logic$400, arst={ }, srst={ }
  11 cells in clk=\clock0, en=$abc$2917$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385, arst=!\rst_i, srst={ }
  11 cells in clk=\clock0, en=$abc$3040$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394, arst=!\rst_i, srst={ }
  86 cells in clk=\clock0, en=$abc$2947$abc$2301$auto$opt_dff.cc:219:make_patterns_logic$391, arst=!\rst_i, srst={ }
  8 cells in clk=\clock0, en=$abc$3104$abc$2292$auto$opt_dff.cc:194:make_patterns_logic$409, arst={ }, srst={ }
  5 cells in clk=\clock0, en={ }, arst=!\rst_i, srst={ }
  36 cells in clk=\clock0, en=$abc$3055$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388, arst=!\rst_i, srst={ }
  34 cells in clk=\clock0, en=$abc$3120$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406, arst=!\rst_i, srst={ }
  304 cells in clk=\clock0, en={ }, arst={ }, srst={ }

8.125.2. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3157$abc$2371$auto$opt_dff.cc:194:make_patterns_logic$397, asynchronously reset by !\rst_i
Extracted 34 gates and 73 wires to a netlist network with 39 inputs and 13 outputs.

8.125.2.1. Executing ABC.

8.125.3. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2917$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

8.125.3.1. Executing ABC.

8.125.4. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2926$abc$2407$auto$opt_dff.cc:194:make_patterns_logic$400
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

8.125.4.1. Executing ABC.

8.125.5. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3631$abc$2917$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385, asynchronously reset by !\rst_i
Extracted 11 gates and 13 wires to a netlist network with 2 inputs and 8 outputs.

8.125.5.1. Executing ABC.

8.125.6. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3040$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394, asynchronously reset by !\rst_i
Extracted 11 gates and 16 wires to a netlist network with 5 inputs and 10 outputs.

8.125.6.1. Executing ABC.

8.125.7. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2947$abc$2301$auto$opt_dff.cc:219:make_patterns_logic$391, asynchronously reset by !\rst_i
Extracted 86 gates and 163 wires to a netlist network with 77 inputs and 46 outputs.

8.125.7.1. Executing ABC.

8.125.8. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3104$abc$2292$auto$opt_dff.cc:194:make_patterns_logic$409
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

8.125.8.1. Executing ABC.

8.125.9. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by !\rst_i
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

8.125.9.1. Executing ABC.

8.125.10. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3055$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388, asynchronously reset by !\rst_i
Extracted 36 gates and 69 wires to a netlist network with 33 inputs and 25 outputs.

8.125.10.1. Executing ABC.

8.125.11. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3120$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406, asynchronously reset by !\rst_i
Extracted 34 gates and 75 wires to a netlist network with 41 inputs and 15 outputs.

8.125.11.1. Executing ABC.

8.125.12. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 304 gates and 390 wires to a netlist network with 86 inputs and 135 outputs.

8.125.12.1. Executing ABC.

8.126. Executing ABC pass (technology mapping using ABC).

8.126.1. Summary of detected clock domains:
  34 cells in clk=\clock0, en=$abc$3833$abc$3120$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406, arst=!\rst_i, srst={ }
  32 cells in clk=\clock0, en=$abc$3596$abc$3157$abc$2371$auto$opt_dff.cc:194:make_patterns_logic$397, arst=!\rst_i, srst={ }
  6 cells in clk=\clock0, en=$abc$3631$abc$2917$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385, arst={ }, srst={ }
  7 cells in clk=\clock0, en=$abc$3640$abc$2926$abc$2407$auto$opt_dff.cc:194:make_patterns_logic$400, arst={ }, srst={ }
  8 cells in clk=\clock0, en=$abc$3631$abc$2917$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385, arst=!\rst_i, srst={ }
  10 cells in clk=\clock0, en=$abc$3661$abc$3040$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394, arst=!\rst_i, srst={ }
  90 cells in clk=\clock0, en=$abc$3676$abc$2947$abc$2301$auto$opt_dff.cc:219:make_patterns_logic$391, arst=!\rst_i, srst={ }
  8 cells in clk=\clock0, en=$abc$3770$abc$3104$abc$2292$auto$opt_dff.cc:194:make_patterns_logic$409, arst={ }, srst={ }
  5 cells in clk=\clock0, en={ }, arst=!\rst_i, srst={ }
  33 cells in clk=\clock0, en=$abc$3786$abc$3055$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388, arst=!\rst_i, srst={ }
  308 cells in clk=\clock0, en={ }, arst={ }, srst={ }

8.126.2. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3833$abc$3120$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406, asynchronously reset by !\rst_i
Extracted 34 gates and 76 wires to a netlist network with 42 inputs and 17 outputs.

8.126.2.1. Executing ABC.

8.126.3. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3596$abc$3157$abc$2371$auto$opt_dff.cc:194:make_patterns_logic$397, asynchronously reset by !\rst_i
Extracted 32 gates and 72 wires to a netlist network with 40 inputs and 15 outputs.

8.126.3.1. Executing ABC.

8.126.4. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3631$abc$2917$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 4 outputs.

8.126.4.1. Executing ABC.

8.126.5. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3640$abc$2926$abc$2407$auto$opt_dff.cc:194:make_patterns_logic$400
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 4 outputs.

8.126.5.1. Executing ABC.

8.126.6. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$4345$abc$3631$abc$2917$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385, asynchronously reset by !\rst_i
Extracted 8 gates and 10 wires to a netlist network with 2 inputs and 8 outputs.

8.126.6.1. Executing ABC.

8.126.7. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3661$abc$3040$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394, asynchronously reset by !\rst_i
Extracted 10 gates and 15 wires to a netlist network with 5 inputs and 10 outputs.

8.126.7.1. Executing ABC.

8.126.8. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3676$abc$2947$abc$2301$auto$opt_dff.cc:219:make_patterns_logic$391, asynchronously reset by !\rst_i
Extracted 90 gates and 173 wires to a netlist network with 83 inputs and 51 outputs.

8.126.8.1. Executing ABC.

8.126.9. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3770$abc$3104$abc$2292$auto$opt_dff.cc:194:make_patterns_logic$409
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 4 outputs.

8.126.9.1. Executing ABC.

8.126.10. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, asynchronously reset by !\rst_i
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 3 outputs.

8.126.10.1. Executing ABC.

8.126.11. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$3786$abc$3055$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388, asynchronously reset by !\rst_i
Extracted 33 gates and 67 wires to a netlist network with 34 inputs and 23 outputs.

8.126.11.1. Executing ABC.

8.126.12. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 308 gates and 394 wires to a netlist network with 86 inputs and 135 outputs.

8.126.12.1. Executing ABC.

8.127. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

8.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.

8.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.130. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple_spi_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.131. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple_spi_top.
Performed a total of 0 changes.

8.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.133. Executing OPT_SHARE pass.

8.134. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4652 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[7], Q = $abc$4549$lo102).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4651 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[6], Q = $abc$4549$lo101).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4650 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[5], Q = $abc$4549$lo100).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4649 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[4], Q = $abc$4549$lo099).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4648 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[3], Q = $abc$4549$lo098).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4647 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[2], Q = $abc$4549$lo097).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4646 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[1], Q = $abc$4549$lo096).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4645 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[0], Q = $abc$4549$lo095).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4628 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[7], Q = $abc$4549$lo078).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4627 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[6], Q = $abc$4549$lo077).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4626 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[5], Q = $abc$4549$lo076).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4625 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[4], Q = $abc$4549$lo075).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4624 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[3], Q = $abc$4549$lo074).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4623 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[2], Q = $abc$4549$lo073).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4622 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[1], Q = $abc$4549$lo072).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4621 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[0], Q = $abc$4549$lo071).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4608 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo091, Q = $abc$4549$lo058).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4607 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo090, Q = $abc$4549$lo057).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4606 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo089, Q = $abc$4549$lo056).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4605 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo088, Q = $abc$4549$lo055).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4604 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo087, Q = $abc$4549$lo054).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4603 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo086, Q = $abc$4549$lo053).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4602 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo085, Q = $abc$4549$lo052).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4601 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo084, Q = $abc$4549$lo051).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4600 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo091, Q = $abc$4549$lo050).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4599 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo090, Q = $abc$4549$lo049).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4598 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo089, Q = $abc$4549$lo048).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4597 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo088, Q = $abc$4549$lo047).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4596 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo087, Q = $abc$4549$lo046).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4595 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo086, Q = $abc$4549$lo045).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4594 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo085, Q = $abc$4549$lo044).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4593 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo084, Q = $abc$4549$lo043).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4592 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo091, Q = $abc$4549$lo042).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4591 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo090, Q = $abc$4549$lo041).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4590 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo089, Q = $abc$4549$lo040).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4589 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo088, Q = $abc$4549$lo039).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4588 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo087, Q = $abc$4549$lo038).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4587 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo086, Q = $abc$4549$lo037).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4586 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo085, Q = $abc$4549$lo036).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4585 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo084, Q = $abc$4549$lo035).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4584 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo091, Q = $abc$4549$lo034).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4583 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo090, Q = $abc$4549$lo033).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4582 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo089, Q = $abc$4549$lo032).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4581 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo088, Q = $abc$4549$lo031).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4580 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo087, Q = $abc$4549$lo030).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4579 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo086, Q = $abc$4549$lo029).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4578 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo085, Q = $abc$4549$lo028).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4577 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$lo084, Q = $abc$4549$lo027).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4573 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[7], Q = $abc$4549$lo023).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4572 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[6], Q = $abc$4549$lo022).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4571 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[5], Q = $abc$4549$lo021).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4570 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[4], Q = $abc$4549$lo020).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4569 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[3], Q = $abc$4549$lo019).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4568 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[2], Q = $abc$4549$lo018).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4567 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[1], Q = $abc$4549$lo017).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4566 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[0], Q = $abc$4549$lo016).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4565 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[7], Q = $abc$4549$lo015).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4564 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[6], Q = $abc$4549$lo014).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4563 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[5], Q = $abc$4549$lo013).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4562 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[4], Q = $abc$4549$lo012).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4561 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[3], Q = $abc$4549$lo011).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4560 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[2], Q = $abc$4549$lo010).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4559 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[1], Q = $abc$4549$lo009).
Adding EN signal on $abc$4549$auto$blifparse.cc:362:parse_blif$4558 ($_DFF_P_) from module simple_spi_top (D = $abc$4549$dat_i[0], Q = $abc$4549$lo008).

8.135. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..
Removed 64 unused cells and 3714 unused wires.
<suppressed ~81 debug messages>

8.136. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.

8.137. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple_spi_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.138. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple_spi_top.
Performed a total of 0 changes.

8.139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.140. Executing OPT_SHARE pass.

8.141. Executing OPT_DFF pass (perform DFF optimizations).

8.142. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..

8.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
MAX OPT ITERATION = 2

8.144. Executing BMUXMAP pass.

8.145. Executing DEMUXMAP pass.

8.146. Executing ABC pass (technology mapping using ABC).

8.146.1. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Extracted 347 gates and 478 wires to a netlist network with 131 inputs and 68 outputs.

8.146.1.1. Executing ABC.
DE:   #PIs = 131  #Luts =   119  Max Lvl =   4  Avg Lvl =   2.47  [   0.04 sec. at Pass 0]
DE:   #PIs = 131  #Luts =   124  Max Lvl =   3  Avg Lvl =   2.10  [   0.25 sec. at Pass 1]
DE:   #PIs = 131  #Luts =   118  Max Lvl =   3  Avg Lvl =   2.18  [   0.17 sec. at Pass 2]
DE:   #PIs = 131  #Luts =   118  Max Lvl =   3  Avg Lvl =   2.18  [   0.14 sec. at Pass 3]
DE:   #PIs = 131  #Luts =   117  Max Lvl =   3  Avg Lvl =   2.15  [   0.19 sec. at Pass 4]
DE:   #PIs = 131  #Luts =   117  Max Lvl =   3  Avg Lvl =   2.15  [   0.16 sec. at Pass 5]
DE:   #PIs = 131  #Luts =   116  Max Lvl =   3  Avg Lvl =   2.15  [   0.16 sec. at Pass 6]
DE:   #PIs = 131  #Luts =   112  Max Lvl =   3  Avg Lvl =   2.16  [   0.16 sec. at Pass 7]
DE:   #PIs = 131  #Luts =   111  Max Lvl =   3  Avg Lvl =   2.18  [   0.18 sec. at Pass 8]
DE:   #PIs = 131  #Luts =   110  Max Lvl =   3  Avg Lvl =   2.09  [   0.12 sec. at Pass 9]
DE:   #PIs = 131  #Luts =   110  Max Lvl =   3  Avg Lvl =   2.09  [   0.18 sec. at Pass 10]
DE:   #PIs = 131  #Luts =   110  Max Lvl =   3  Avg Lvl =   2.09  [   0.16 sec. at Pass 11]
DE:   #PIs = 131  #Luts =   110  Max Lvl =   3  Avg Lvl =   2.09  [   0.17 sec. at Pass 12]
DE:   #PIs = 131  #Luts =   110  Max Lvl =   3  Avg Lvl =   2.09  [   0.00 sec. at Pass 13]
DE:   #PIs = 131  #Luts =   110  Max Lvl =   3  Avg Lvl =   2.09  [   0.00 sec. at Pass 14]

8.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.

8.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.149. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple_spi_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.150. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple_spi_top.
Performed a total of 0 changes.

8.151. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.152. Executing OPT_SHARE pass.

8.153. Executing OPT_DFF pass (perform DFF optimizations).

8.154. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..
Removed 0 unused cells and 460 unused wires.
<suppressed ~11 debug messages>

8.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
MAX OPT ITERATION = 1

8.156. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

8.157. Printing statistics.

=== simple_spi_top ===

   Number of wires:                216
   Number of wire bits:            365
   Number of public wires:          59
   Number of public wire bits:     208
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                241
     $_DFFE_PN0P_                   23
     $_DFFE_PN_                     32
     $_DFFE_PP_                     36
     $_DFF_PN0_                      1
     $_DFF_P_                       39
     $lut                          110

8.158. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

8.159. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

8.160. Printing statistics.

=== simple_spi_top ===

   Number of wires:                216
   Number of wire bits:            365
   Number of public wires:          59
   Number of public wire bits:     208
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                241
     $_DFFE_PN0P_                   23
     $_DFFE_PP0N_                   32
     $_DFFE_PP0P_                   36
     $_DFF_PN0_                      1
     $_DFF_P_                       39
     $lut                          110

8.161. Executing TECHMAP pass (map to technology primitives).

8.161.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.161.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

8.161.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~477 debug messages>

8.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
<suppressed ~3148 debug messages>

8.163. Executing SIMPLEMAP pass (map simple cells to gate primitives).

8.164. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.

8.165. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
<suppressed ~1407 debug messages>
Removed a total of 469 cells.

8.166. Executing OPT_DFF pass (perform DFF optimizations).

8.167. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..
Removed 0 unused cells and 860 unused wires.
<suppressed ~1 debug messages>

8.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
<suppressed ~144 debug messages>

8.169. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.170. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple_spi_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.171. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple_spi_top.
Performed a total of 0 changes.

8.172. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.173. Executing OPT_SHARE pass.

8.174. Executing OPT_DFF pass (perform DFF optimizations).

8.175. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

8.176. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
MAX OPT ITERATION = 1

8.177. Executing ABC pass (technology mapping using ABC).

8.177.1. Extracting gate netlist of module `\simple_spi_top' to `<abc-temp-dir>/input.blif'..
Extracted 497 gates and 630 wires to a netlist network with 131 inputs and 68 outputs.

8.177.1.1. Executing ABC.
DE:   #PIs = 131  #Luts =   110  Max Lvl =   3  Avg Lvl =   2.09  [   0.04 sec. at Pass 0]
DE:   #PIs = 131  #Luts =   110  Max Lvl =   3  Avg Lvl =   2.09  [   0.25 sec. at Pass 1]
DE:   #PIs = 131  #Luts =   110  Max Lvl =   3  Avg Lvl =   2.09  [   0.13 sec. at Pass 2]
DE:   #PIs = 131  #Luts =   110  Max Lvl =   3  Avg Lvl =   2.09  [   0.11 sec. at Pass 3]
DE:   #PIs = 131  #Luts =   110  Max Lvl =   3  Avg Lvl =   2.09  [   0.18 sec. at Pass 4]
DE:   #PIs = 131  #Luts =   110  Max Lvl =   3  Avg Lvl =   2.09  [   0.16 sec. at Pass 5]
DE:   #PIs = 131  #Luts =   110  Max Lvl =   3  Avg Lvl =   2.09  [   0.00 sec. at Pass 6]
DE:   #PIs = 131  #Luts =   110  Max Lvl =   3  Avg Lvl =   2.09  [   0.00 sec. at Pass 7]

8.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.

8.179. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \simple_spi_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.181. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \simple_spi_top.
Performed a total of 0 changes.

8.182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\simple_spi_top'.
Removed a total of 0 cells.

8.183. Executing OPT_SHARE pass.

8.184. Executing OPT_DFF pass (perform DFF optimizations).

8.185. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..
Removed 0 unused cells and 561 unused wires.
<suppressed ~1 debug messages>

8.186. Executing OPT_EXPR pass (perform const folding).
Optimizing module simple_spi_top.
MAX OPT ITERATION = 1

8.187. Executing HIERARCHY pass (managing design hierarchy).

8.187.1. Analyzing design hierarchy..
Top module:  \simple_spi_top

8.187.2. Analyzing design hierarchy..
Top module:  \simple_spi_top
Removed 0 unused modules.

8.188. Printing statistics.

=== simple_spi_top ===

   Number of wires:                216
   Number of wire bits:            365
   Number of public wires:          59
   Number of public wire bits:     208
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                241
     $lut                          110
     dffsre                        131

8.189. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \simple_spi_top..
Removed 0 unused cells and 31 unused wires.
<suppressed ~31 debug messages>

9. Executing BLIF backend.

10. Executing Verilog backend.
Dumping module `\simple_spi_top'.

Warnings: 68 unique messages, 68 total
End of script. Logfile hash: 6693e3be5a, CPU: user 1.53s system 0.13s, MEM: 31.22 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 95% 6x abc (25 sec), 1% 35x opt_expr (0 sec), ...
Design simple_spi_top is synthesized!##################################################Packing for design: simple_spi_top##################################################Constraint: create_clock -period 6.8 clock0 
Constraint: set_input_delay 1 -clock clock0 [get_ports {*}] 
Constraint: set_output_delay 1 -clock clock0 [get_ports {*}] 
Constraint: set_pin_loc clock0 Bank_H_1_12 
Constraint: set_pin_loc rst_i Bank_H_1_14 
Constraint: set_pin_loc cyc_i Bank_H_1_15 
Constraint: set_pin_loc stb_i Bank_H_1_16 
Constraint: set_pin_loc we_i Bank_H_1_17 
Constraint: set_pin_loc ack_o Bank_H_1_18 
Constraint: set_pin_loc inta_o Bank_H_1_19 
Constraint: set_pin_loc sck_o Bank_H_2_1 
Constraint: set_pin_loc mosi_o Bank_H_2_2 
Constraint: set_pin_loc miso_i Bank_H_2_3 
Constraint: set_pin_loc adr_i[0] Bank_H_2_4 
Constraint: set_pin_loc adr_i[1] Bank_H_2_5 
Constraint: set_pin_loc dat_i[0] Bank_H_2_6 
Constraint: set_pin_loc dat_i[1] Bank_H_2_7 
Constraint: set_pin_loc dat_i[2] Bank_H_2_8 
Constraint: set_pin_loc dat_i[3] Bank_H_2_9 
Constraint: set_pin_loc dat_i[4] Bank_H_2_10 
Constraint: set_pin_loc dat_i[5] Bank_H_2_11 
Constraint: set_pin_loc dat_i[6] Bank_H_2_12 
Constraint: set_pin_loc dat_i[7] Bank_H_2_13 
Constraint: set_pin_loc dat_o[0] Bank_H_2_14 
Constraint: set_pin_loc dat_o[1] Bank_H_2_15 
Constraint: set_pin_loc dat_o[2] Bank_H_2_16 
Constraint: set_pin_loc dat_o[3] Bank_H_2_17 
Constraint: set_pin_loc dat_o[4] Bank_H_2_18 
Constraint: set_pin_loc dat_o[5] Bank_H_2_19 
Constraint: set_pin_loc dat_o[6] Bank_H_3_1 
Constraint: set_pin_loc dat_o[7] Bank_H_3_2 
Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml simple_spi_top_post_synth.blif --sdc_file simple_spi_top_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report simple_spi_top_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --packPath: /nfs_scratch/scratch/AE/Roman/open_source_design/spiChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/spi/simple_spi_topChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/spiVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml simple_spi_top_post_synth.blif --sdc_file simple_spi_top_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report simple_spi_top_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --pack


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: simple_spi_top_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 11.0 MiB, delta_rss +1.9 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.6 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.5 MiB, delta_rss +0.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 270
    .input :      16
    .output:      12
    0-LUT  :       1
    6-LUT  :     110
    dffsre :     131
  Nets  : 258
    Avg Fanout:     4.6
    Max Fanout:   278.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1443
  Timing Graph Edges: 2358
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 131 pins (9.1%), 131 blocks (48.5%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'ack_o'
Warning 142: set_input_delay command matched but was not applied to primary output 'inta_o'
Warning 143: set_input_delay command matched but was not applied to primary output 'sck_o'
Warning 144: set_input_delay command matched but was not applied to primary output 'mosi_o'
Warning 145: set_input_delay command matched but was not applied to primary output 'dat_o[0]'
Warning 146: set_input_delay command matched but was not applied to primary output 'dat_o[1]'
Warning 147: set_input_delay command matched but was not applied to primary output 'dat_o[2]'
Warning 148: set_input_delay command matched but was not applied to primary output 'dat_o[3]'
Warning 149: set_input_delay command matched but was not applied to primary output 'dat_o[4]'
Warning 150: set_input_delay command matched but was not applied to primary output 'dat_o[5]'
Warning 151: set_input_delay command matched but was not applied to primary output 'dat_o[6]'
Warning 152: set_input_delay command matched but was not applied to primary output 'dat_o[7]'
Warning 153: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 154: set_output_delay command matched but was not applied to primary input 'rst_i'
Warning 155: set_output_delay command matched but was not applied to primary input 'cyc_i'
Warning 156: set_output_delay command matched but was not applied to primary input 'stb_i'
Warning 157: set_output_delay command matched but was not applied to primary input 'we_i'
Warning 158: set_output_delay command matched but was not applied to primary input 'miso_i'
Warning 159: set_output_delay command matched but was not applied to primary input 'dat_i[0]'
Warning 160: set_output_delay command matched but was not applied to primary input 'dat_i[1]'
Warning 161: set_output_delay command matched but was not applied to primary input 'dat_i[2]'
Warning 162: set_output_delay command matched but was not applied to primary input 'dat_i[3]'
Warning 163: set_output_delay command matched but was not applied to primary input 'dat_i[4]'
Warning 164: set_output_delay command matched but was not applied to primary input 'dat_i[5]'
Warning 165: set_output_delay command matched but was not applied to primary input 'dat_i[6]'
Warning 166: set_output_delay command matched but was not applied to primary input 'dat_i[7]'
Warning 167: set_output_delay command matched but was not applied to primary input 'adr_i[0]'
Warning 168: set_output_delay command matched but was not applied to primary input 'adr_i[1]'

Applied 3 SDC commands from 'simple_spi_top_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.3 MiB)
Timing analysis: ON
Circuit netlist file: simple_spi_top_post_synth.net
Circuit placement file: simple_spi_top_post_synth.place
Circuit routing file: simple_spi_top_post_synth.route
Circuit SDC file: simple_spi_top_openfpga.sdc

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Warning 169: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 170: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 171: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 172: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Begin packing 'simple_spi_top_post_synth.blif'.

After removing unused inputs...
	total blocks: 270, total nets: 258, total inputs: 16, total outputs: 12
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/soft_adder[0]/adder[0]/adder_carry[0].cin[0]


There is one chain in this architecture called "shiftchain" with the following starting points:
	clb[0]/fle[0]/shift_reg[0]/ff[0]/DFF[0].D[0]

Finish prepacking.
Using inter-cluster delay: 1.5188e-09
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Warning 173: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 174: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 175: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 176: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Not enough resources expand FPGA size to (80 x 68)
Complex block 0: '$abc$10177$new_new_n218__' (clb) .................
Complex block 1: '$abc$10177$new_new_n217__' (clb) .................
Complex block 2: '$abc$10177$abc$2301$verific$n625$116[2]' (clb) ................
Complex block 3: '$abc$10177$abc$2301$verific$n625$116[0]' (clb) ...............
Complex block 4: '$abc$10177$abc$2301$verific$n625$116[7]' (clb) ...............
Complex block 5: '$abc$10177$new_new_n206__' (clb) ................
Complex block 6: '$abc$10177$new_new_n300__' (clb) ...............
Complex block 7: '$abc$10177$abc$4549$li000_li000' (clb) ................
Complex block 8: '$abc$10177$abc$4549$li002_li002' (clb) ............
Complex block 9: '$abc$10177$abc$4549$li070_li070' (clb) .................
Complex block 10: '$abc$10177$abc$4489$lo0' (clb) .
Complex block 11: '$abc$10177$abc$4354$lo0' (clb) .
Complex block 12: 'spif' (clb) .
Complex block 13: '$abc$10177$abc$2256$lo0' (clb) ..
Complex block 14: 'wfifo.mem[0][7]' (clb) ........
Complex block 15: '$abc$10177$abc$2232$lo0' (clb) ..
Complex block 16: 'wfifo.mem[2][7]' (clb) ........
Complex block 17: 'wfifo.mem[3][7]' (clb) ........
Complex block 18: '$abc$10177$abc$4549$new_n674_' (clb) ....
Complex block 19: '$abc$10177$abc$4309$lo0' (clb) ..
Complex block 20: '$abc$10177$abc$4345$lo0' (clb) ..
Complex block 21: 'rfifo.mem[3][7]' (clb) ........
Complex block 22: 'rfifo.mem[2][7]' (clb) ........
Complex block 23: 'rfifo.mem[1][7]' (clb) ........
Complex block 24: 'rfifo.mem[0][7]' (clb) ........
Complex block 25: '$abc$10177$abc$4390$lo0' (clb) .......
Complex block 26: '$abc$10177$abc$4505$lo0' (clb) ........
Complex block 27: 'out:ack_o' (io) .
Complex block 28: 'out:inta_o' (io) .
Complex block 29: 'out:sck_o' (io) .
Complex block 30: 'out:mosi_o' (io) .
Complex block 31: 'out:dat_o[0]' (io) .
Complex block 32: 'out:dat_o[1]' (io) .
Complex block 33: 'out:dat_o[2]' (io) .
Complex block 34: 'out:dat_o[3]' (io) .
Complex block 35: 'out:dat_o[4]' (io) .
Complex block 36: 'out:dat_o[5]' (io) .
Complex block 37: 'out:dat_o[6]' (io) .
Complex block 38: 'out:dat_o[7]' (io) .
Complex block 39: 'clock0' (io) .
Complex block 40: 'rst_i' (io) .
Complex block 41: 'cyc_i' (io) .
Complex block 42: 'stb_i' (io) .
Complex block 43: 'we_i' (io) .
Complex block 44: 'miso_i' (io) .
Complex block 45: 'dat_i[0]' (io) .
Complex block 46: 'dat_i[1]' (io) .
Complex block 47: 'dat_i[2]' (io) .
Complex block 48: 'dat_i[3]' (io) .
Complex block 49: 'dat_i[4]' (io) .
Complex block 50: 'dat_i[5]' (io) .
Complex block 51: 'dat_i[6]' (io) .
Complex block 52: 'dat_i[7]' (io) .
Complex block 53: 'adr_i[0]' (io) .
Complex block 54: 'adr_i[1]' (io) .

Pb types usage...
  outpad       : 12
  io_output    : 12
  lut          : 111
  io_input     : 16
  lut6         : 51
  inpad        : 16
  DFFSRE       : 131
  ble6         : 51
  ff           : 131
  clb          : 27
  lut5         : 60
  lut5inter    : 91
  fle          : 142
  ble5         : 159
  io           : 28
  flut5        : 159


Logic Element (fle) detailed count:
  Total number of Logic Elements used : 96
  LEs used for logic and registers    : 0
  LEs used for logic only             : 96
  LEs used for registers only         : 0

	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 28, average # input + clock pins used: 0.428571, average # output pins used: 0.571429
	clb: # blocks: 27, average # input + clock pins used: 16.5926, average # output pins used: 6.62963
	dsp: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	bram: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
Absorbed logical nets 63 out of 258 nets, 195 nets not absorbed.
Warning 177: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 178: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 179: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 180: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68 (78x66)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.01 Type: clb


Netlist conversion complete.

# Packing took 1.26 seconds (max_rss 23.8 MiB, delta_rss +3.8 MiB)
# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'simple_spi_top_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load Packing took 0.05 seconds (max_rss 23.8 MiB, delta_rss +0.0 MiB)
Warning 181: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 195
Netlist num_blocks: 55
Netlist EMPTY blocks: 0.
Netlist io blocks: 28.
Netlist clb blocks: 27.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 16
Netlist output pins: 12

# Create Device
## Build Device Grid
Warning 182: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 183: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 184: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 185: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		28	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		27	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 23.8 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 186: Sized nonsensical R=0 transistor to minimum width
Warning 187: Sized nonsensical R=0 transistor to minimum width
Warning 188: Sized nonsensical R=0 transistor to minimum width
Warning 189: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 53.00 seconds (max_rss 798.2 MiB, delta_rss +774.3 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 53.17 seconds (max_rss 801.1 MiB, delta_rss +777.3 MiB)


Timing analysis took 0.000606305 seconds (0.000518365 STA, 8.794e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 54.97 seconds (max_rss 801.1 MiB)
Design simple_spi_top is packed!##################################################Placement for design: simple_spi_top##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/pin_c --csv /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/Gemini_Pin_Table.csv --pcf simple_spi_top_openfpga.pcf --blif simple_spi_top_post_synth.blif --output simple_spi_top_pin_loc.place --assign_unconstrained_pins in_define_orderPath: /nfs_scratch/scratch/AE/Roman/open_source_design/spiChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/spi/simple_spi_topChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/spiCommand: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml simple_spi_top_post_synth.blif --sdc_file simple_spi_top_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report simple_spi_top_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --place --fix_pins simple_spi_top_pin_loc.placePath: /nfs_scratch/scratch/AE/Roman/open_source_design/spiChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/spi/simple_spi_topChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/spiVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml simple_spi_top_post_synth.blif --sdc_file simple_spi_top_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report simple_spi_top_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --place --fix_pins simple_spi_top_pin_loc.place


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: simple_spi_top_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 11.0 MiB, delta_rss +1.9 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.6 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.5 MiB, delta_rss +0.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 270
    .input :      16
    .output:      12
    0-LUT  :       1
    6-LUT  :     110
    dffsre :     131
  Nets  : 258
    Avg Fanout:     4.6
    Max Fanout:   278.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1443
  Timing Graph Edges: 2358
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 131 pins (9.1%), 131 blocks (48.5%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'ack_o'
Warning 142: set_input_delay command matched but was not applied to primary output 'inta_o'
Warning 143: set_input_delay command matched but was not applied to primary output 'sck_o'
Warning 144: set_input_delay command matched but was not applied to primary output 'mosi_o'
Warning 145: set_input_delay command matched but was not applied to primary output 'dat_o[0]'
Warning 146: set_input_delay command matched but was not applied to primary output 'dat_o[1]'
Warning 147: set_input_delay command matched but was not applied to primary output 'dat_o[2]'
Warning 148: set_input_delay command matched but was not applied to primary output 'dat_o[3]'
Warning 149: set_input_delay command matched but was not applied to primary output 'dat_o[4]'
Warning 150: set_input_delay command matched but was not applied to primary output 'dat_o[5]'
Warning 151: set_input_delay command matched but was not applied to primary output 'dat_o[6]'
Warning 152: set_input_delay command matched but was not applied to primary output 'dat_o[7]'
Warning 153: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 154: set_output_delay command matched but was not applied to primary input 'rst_i'
Warning 155: set_output_delay command matched but was not applied to primary input 'cyc_i'
Warning 156: set_output_delay command matched but was not applied to primary input 'stb_i'
Warning 157: set_output_delay command matched but was not applied to primary input 'we_i'
Warning 158: set_output_delay command matched but was not applied to primary input 'miso_i'
Warning 159: set_output_delay command matched but was not applied to primary input 'dat_i[0]'
Warning 160: set_output_delay command matched but was not applied to primary input 'dat_i[1]'
Warning 161: set_output_delay command matched but was not applied to primary input 'dat_i[2]'
Warning 162: set_output_delay command matched but was not applied to primary input 'dat_i[3]'
Warning 163: set_output_delay command matched but was not applied to primary input 'dat_i[4]'
Warning 164: set_output_delay command matched but was not applied to primary input 'dat_i[5]'
Warning 165: set_output_delay command matched but was not applied to primary input 'dat_i[6]'
Warning 166: set_output_delay command matched but was not applied to primary input 'dat_i[7]'
Warning 167: set_output_delay command matched but was not applied to primary input 'adr_i[0]'
Warning 168: set_output_delay command matched but was not applied to primary input 'adr_i[1]'

Applied 3 SDC commands from 'simple_spi_top_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.3 MiB)
Timing analysis: ON
Circuit netlist file: simple_spi_top_post_synth.net
Circuit placement file: simple_spi_top_post_synth.place
Circuit routing file: simple_spi_top_post_synth.route
Circuit SDC file: simple_spi_top_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: USER 'simple_spi_top_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'simple_spi_top_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load Packing took 0.06 seconds (max_rss 22.8 MiB, delta_rss +2.7 MiB)
Warning 169: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 195
Netlist num_blocks: 55
Netlist EMPTY blocks: 0.
Netlist io blocks: 28.
Netlist clb blocks: 27.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 16
Netlist output pins: 12

# Create Device
## Build Device Grid
Warning 170: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 171: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 172: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 173: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		28	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		27	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 22.8 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 174: Sized nonsensical R=0 transistor to minimum width
Warning 175: Sized nonsensical R=0 transistor to minimum width
Warning 176: Sized nonsensical R=0 transistor to minimum width
Warning 177: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 55.02 seconds (max_rss 797.7 MiB, delta_rss +774.9 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 55.20 seconds (max_rss 800.6 MiB, delta_rss +777.9 MiB)

# Placement
## Computing placement delta delay look-up
### Build routing resource graph
Warning 178: Sized nonsensical R=0 transistor to minimum width
Warning 179: Sized nonsensical R=0 transistor to minimum width
Warning 180: Sized nonsensical R=0 transistor to minimum width
Warning 181: Sized nonsensical R=0 transistor to minimum width
### Build routing resource graph took 51.05 seconds (max_rss 875.1 MiB, delta_rss +74.4 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 13181287
### Computing delta delays
### Computing delta delays took 9.57 seconds (max_rss 875.3 MiB, delta_rss +0.3 MiB)
## Computing placement delta delay look-up took 61.09 seconds (max_rss 875.3 MiB, delta_rss +74.7 MiB)

Reading locations of IO pads from 'simple_spi_top_pin_loc.place'.
Successfully read simple_spi_top_pin_loc.place.


There are 433 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 12779

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 70.9926 td_cost: 3.25498e-07
Initial placement estimated Critical Path Delay (CPD): 10.0235 ns
Initial placement estimated setup Total Negative Slack (sTNS): -13.3593 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -3.22354 ns

Initial placement estimated setup slack histogram:
[ -3.2e-09: -2.2e-09)  3 ( 1.2%) |***
[ -2.2e-09: -1.2e-09)  1 ( 0.4%) |*
[ -1.2e-09: -2.3e-10)  5 ( 1.9%) |*****
[ -2.3e-10:  7.6e-10) 36 (14.0%) |*********************************
[  7.6e-10:  1.8e-09) 41 (15.9%) |**************************************
[  1.8e-09:  2.8e-09) 52 (20.2%) |************************************************
[  2.8e-09:  3.8e-09) 32 (12.4%) |******************************
[  3.8e-09:  4.8e-09) 17 ( 6.6%) |****************
[  4.8e-09:  5.7e-09) 36 (14.0%) |*********************************
[  5.7e-09:  6.7e-09) 35 (13.6%) |********************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
      T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
1.0e+00   1.037      78.14 3.4432e-07  10.996      -31.3   -4.196   1.000  0.0471   79.0     1.00        209  0.500
5.1e-01   1.017      78.62 3.4211e-07  11.832      -75.6   -5.032   0.995  0.0502   79.0     1.00        418  0.500
2.5e-01   0.872      64.87 3.1915e-07   9.950      -60.2   -3.150   0.938  0.0720   79.0     1.00        627  0.900
2.3e-01   0.996      77.48 4.0098e-07   8.807      -8.71   -2.007   0.976  0.0479   79.0     1.00        836  0.500
1.1e-01   0.904      70.67 3.638e-07    9.698      -64.3   -2.898   0.943  0.0579   79.0     1.00       1045  0.900
1.0e-01   0.921      68.26 3.3595e-07   9.536      -18.6   -2.736   0.904  0.0781   79.0     1.00       1254  0.900
9.3e-02   1.016      66.60 3.3156e-07   8.956      -7.63   -2.156   0.909  0.0723   79.0     1.00       1463  0.900
8.3e-02   0.991      69.95 2.9701e-07  11.712      -43.1   -4.912   0.900  0.0544   79.0     1.00       1672  0.900
7.5e-02   1.058      69.17 3.5524e-07   8.596         -7   -1.796   0.895  0.0760   79.0     1.00       1881  0.900
6.7e-02   0.974      71.59 3.0006e-07  11.278      -24.4   -4.478   0.909  0.0503   79.0     1.00       2090  0.900
6.1e-02   0.929      69.68 2.6293e-07  13.120      -45.1   -6.320   0.880  0.0445   79.0     1.00       2299  0.900
5.5e-02   0.945      70.85 3.2445e-07  10.648      -96.1   -3.848   0.866  0.0535   79.0     1.00       2508  0.900
4.9e-02   0.966      68.08 3.7175e-07   8.078      -17.7   -1.278   0.852  0.0666   79.0     1.00       2717  0.900
4.4e-02   0.969      68.68 3.2281e-07  10.276      -15.4   -3.476   0.789  0.0447   79.0     1.00       2926  0.950
4.2e-02   0.969      64.21 3.1911e-07   9.635      -26.8   -2.835   0.813  0.0667   79.0     1.00       3135  0.900
3.8e-02   0.944      66.85 3.0878e-07  10.144      -64.4   -3.344   0.847  0.0611   79.0     1.00       3344  0.900
3.4e-02   0.961      63.02 3.1944e-07   8.596        -15   -1.796   0.742  0.0489   79.0     1.00       3553  0.950
3.2e-02   0.854      58.92 2.4747e-07  10.996      -28.5   -4.196   0.732  0.0463   79.0     1.00       3762  0.950
3.1e-02   1.091      61.66 2.994e-07    8.836      -15.3   -2.036   0.699  0.0493   79.0     1.00       3971  0.950
2.9e-02   0.964      62.64 2.8532e-07  10.392      -28.1   -3.592   0.742  0.0540   79.0     1.00       4180  0.950
2.8e-02   1.024      66.08 3.259e-07    9.064      -17.6   -2.264   0.732  0.0680   79.0     1.00       4389  0.950
2.6e-02   0.836      61.41 2.7e-07     10.992      -25.9   -4.192   0.718  0.0947   79.0     1.00       4598  0.950
2.5e-02   0.913      62.49 2.84e-07     9.934      -11.9   -3.134   0.708  0.0829   79.0     1.00       4807  0.950
2.4e-02   1.094      65.17 3.6454e-07   7.328      -1.24   -0.528   0.756  0.0524   79.0     1.00       5016  0.950
2.3e-02   0.870      53.09 2.4278e-07   9.670        -19   -2.870   0.531  0.0555   79.0     1.00       5225  0.950
2.1e-02   0.977      48.24 2.6268e-07   7.439      -1.64   -0.639   0.536  0.0662   79.0     1.00       5434  0.950
2.0e-02   0.914      49.95 2.7266e-07   7.824       -2.2   -1.024   0.526  0.0770   79.0     1.00       5643  0.950
1.9e-02   0.885      44.26 2.2659e-07   8.416      -2.35   -1.616   0.421  0.0517   79.0     1.00       5852  0.950
1.8e-02   0.976      43.86 2.1764e-07   7.524      -1.43   -0.724   0.459  0.0401   77.5     1.13       6061  0.950
1.7e-02   0.937      39.54 2.0739e-07   8.398      -4.54   -1.598   0.383  0.0637   79.0     1.00       6270  0.950
1.7e-02   1.035      34.40 1.7753e-07   6.328          0    0.000   0.311  0.0223   74.5     1.41       6479  0.950
1.6e-02   1.021      37.90 1.2164e-07   7.000       -0.2   -0.200   0.349  0.0482   64.9     2.27       6688  0.950
1.5e-02   0.922      38.37 9.3445e-08   7.192      -1.02   -0.392   0.368  0.0364   59.0     2.80       6897  0.950
1.4e-02   0.880      36.81 9.2831e-08   6.796          0    0.000   0.378  0.0399   54.8     3.17       7106  0.950
1.4e-02   0.989      36.50 7.4203e-08   6.260          0    0.000   0.306  0.0630   51.4     3.48       7315  0.950
1.3e-02   0.908      35.17 5.5673e-08   7.000       -0.2   -0.200   0.301  0.0454   44.5     4.10       7524  0.950
1.2e-02   0.893      33.45 4.4837e-08   6.032          0    0.000   0.278  0.0574   38.3     4.65       7733  0.950
1.2e-02   0.958      31.65 3.2865e-08   5.912          0    0.000   0.258  0.0190   32.1     5.21       7942  0.950
1.1e-02   0.960      31.80 2.7614e-08   5.944          0    0.000   0.321  0.0519   26.3     5.73       8151  0.950
1.0e-02   1.009      29.78 1.8618e-08   5.728          0    0.000   0.282  0.0248   23.1     6.01       8360  0.950
9.9e-03   0.927      27.01 1.3137e-08   5.432          0    0.000   0.311  0.0482   19.5     6.34       8569  0.950
9.5e-03   0.924      21.12 8.4012e-09   5.312          0    0.000   0.268  0.0405   17.0     6.57       8778  0.950
9.0e-03   1.009      22.17 6.953e-09    5.540          0    0.000   0.306  0.0275   14.1     6.83       8987  0.950
8.5e-03   0.973      21.51 8.2743e-09   5.540          0    0.000   0.287  0.0304   12.2     7.00       9196  0.950
8.1e-03   0.901      18.33 6.5579e-09   5.312          0    0.000   0.306  0.0392   10.3     7.16       9405  0.950
7.7e-03   0.915      16.49 5.8605e-09   5.192          0    0.000   0.416  0.0340    8.9     7.29       9614  0.950
7.3e-03   0.970      15.38 5.158e-09    5.192          0    0.000   0.306  0.0418    8.7     7.31       9823  0.950
6.9e-03   0.994      14.39 4.0772e-09   5.072          0    0.000   0.325  0.0429    7.6     7.41      10032  0.950
6.6e-03   1.000      14.11 3.5198e-09   5.072          0    0.000   0.340  0.0120    6.7     7.49      10241  0.950
6.3e-03   0.978      14.04 3.8043e-09   5.180          0    0.000   0.364  0.0268    6.0     7.55      10450  0.950
6.0e-03   0.990      13.49 3.4326e-09   4.996          0    0.000   0.354  0.0224    5.6     7.59      10659  0.950
5.7e-03   0.942      12.62 2.8723e-09   4.940          0    0.000   0.306  0.0306    5.1     7.63      10868  0.950
5.4e-03   0.980      12.51 2.8519e-09   4.996          0    0.000   0.316  0.0152    4.4     7.69      11077  0.950
5.1e-03   0.952      11.28 2.381e-09    4.940          0    0.000   0.474  0.0252    3.9     7.74      11286  0.950
4.9e-03   0.983      10.89 2.3318e-09   4.820          0    0.000   0.340  0.0134    4.0     7.73      11495  0.950
4.6e-03   0.974      10.72 2.2025e-09   4.832          0    0.000   0.316  0.0195    3.6     7.77      11704  0.950
4.4e-03   0.975      10.32 2.2069e-09   4.832          0    0.000   0.378  0.0072    3.1     7.81      11913  0.950
4.2e-03   0.986      10.13 2.1435e-09   4.832          0    0.000   0.364  0.0123    2.9     7.83      12122  0.950
4.0e-03   0.988       9.71 2.0309e-09   4.832          0    0.000   0.330  0.0100    2.7     7.85      12331  0.950
3.8e-03   0.987       9.22 2.0162e-09   4.832          0    0.000   0.244  0.0080    2.4     7.87      12540  0.950
3.6e-03   0.978       8.83 1.9622e-09   4.832          0    0.000   0.459  0.0162    1.9     7.92      12749  0.950
3.4e-03   0.982       8.73 1.9514e-09   4.832          0    0.000   0.368  0.0113    2.0     7.91      12958  0.950
3.2e-03   0.983       8.62 1.8035e-09   4.832          0    0.000   0.378  0.0079    1.8     7.92      13167  0.950
3.1e-03   0.998       8.62 1.7733e-09   4.832          0    0.000   0.373  0.0063    1.7     7.93      13376  0.950
2.9e-03   0.990       8.39 1.7361e-09   4.832          0    0.000   0.321  0.0063    1.6     7.95      13585  0.950
2.8e-03   1.006       8.43 1.7255e-09   4.832          0    0.000   0.340  0.0129    1.4     7.96      13794  0.950
2.6e-03   0.998       8.15 1.6942e-09   4.820          0    0.000   0.254  0.0031    1.3     7.98      14003  0.950
2.5e-03   1.012       8.32 1.6637e-09   4.832          0    0.000   0.287  0.0116    1.0     8.00      14212  0.950
2.4e-03   0.990       8.53 1.743e-09    4.832          0    0.000   0.330  0.0105    1.0     8.00      14421  0.950
2.2e-03   0.991       8.42 1.635e-09    4.820          0    0.000   0.282  0.0102    1.0     8.00      14630  0.950
2.1e-03   1.000       8.29 1.5684e-09   4.712          0    0.000   0.254  0.0064    1.0     8.00      14839  0.950
2.0e-03   0.984       8.44 1.6281e-09   4.712          0    0.000   0.297  0.0072    1.0     8.00      15048  0.950
1.9e-03   0.994       8.46 1.5923e-09   4.712          0    0.000   0.268  0.0120    1.0     8.00      15257  0.950
1.8e-03   0.977       8.60 1.6213e-09   4.832          0    0.000   0.177  0.0095    1.0     8.00      15466  0.950
1.7e-03   1.005       8.18 1.5719e-09   4.820          0    0.000   0.206  0.0055    1.0     8.00      15675  0.950
1.7e-03   0.998       8.18 1.6479e-09   4.820          0    0.000   0.239  0.0058    1.0     8.00      15884  0.950
1.6e-03   0.994       8.25 1.5792e-09   4.832          0    0.000   0.220  0.0033    1.0     8.00      16093  0.950
1.5e-03   0.996       8.26 1.5514e-09   4.832          0    0.000   0.134  0.0049    1.0     8.00      16302  0.800
1.2e-03   0.986       8.15 1.4922e-09   4.820          0    0.000   0.158  0.0058    1.0     8.00      16511  0.950
1.1e-03   0.999       8.12 1.5138e-09   4.832          0    0.000   0.124  0.0014    1.0     8.00      16720  0.800
9.1e-04   0.995       8.08 1.512e-09    4.832          0    0.000   0.115  0.0017    1.0     8.00      16929  0.800
7.3e-04   0.996       8.09 1.4992e-09   4.832          0    0.000   0.105  0.0032    1.0     8.00      17138  0.800
5.8e-04   0.994       7.97 1.4719e-09   4.832          0    0.000   0.072  0.0026    1.0     8.00      17347  0.800
4.6e-04   0.998       7.94 1.4766e-09   4.832          0    0.000   0.053  0.0018    1.0     8.00      17556  0.800
3.7e-04   0.998       7.91 1.4754e-09   4.832          0    0.000   0.024  0.0014    1.0     8.00      17765  0.800
3.0e-04   0.997       7.86 1.4982e-09   4.832          0    0.000   0.024  0.0021    1.0     8.00      17974  0.800
2.4e-04   0.999       7.89 1.4743e-09   4.832          0    0.000   0.053  0.0007    1.0     8.00      18183  0.800
1.9e-04   0.997       7.86 1.4736e-09   4.832          0    0.000   0.019  0.0027    1.0     8.00      18392  0.800
1.5e-04   0.998       7.83 1.4719e-09   4.832          0    0.000   0.019  0.0003    1.0     8.00      18601  0.800
1.2e-04   0.999       7.83 1.4744e-09   4.832          0    0.000   0.019  0.0002    1.0     8.00      18810  0.800
9.7e-05   0.999       7.83 1.4724e-09   4.832          0    0.000   0.019  0.0005    1.0     8.00      19019  0.800
7.8e-05   0.998       7.83 1.4724e-09   4.832          0    0.000   0.014  0.0004    1.0     8.00      19228  0.800
6.2e-05   0.999       7.83 1.4718e-09   4.832          0    0.000   0.014  0.0003    1.0     8.00      19437  0.800
5.0e-05   0.999       7.83 1.4735e-09   4.832          0    0.000   0.014  0.0007    1.0     8.00      19646  0.800
4.0e-05   0.999       7.83 1.473e-09    4.832          0    0.000   0.014  0.0006    1.0     8.00      19855  0.800
3.2e-05   0.999       7.83 1.4733e-09   4.832          0    0.000   0.019  0.0007    1.0     8.00      20064  0.800
3.2e-05   0.997       7.83 1.4734e-09   4.832          0    0.000   0.014  0.0006    1.0     8.00      20273  0.000

BB estimate of min-dist (placement) wire length: 1409

Completed placement consistency check successfully.

Swaps called: 20328

Placement estimated critical path delay: 4.83211 ns
Placement estimated setup Total Negative Slack (sTNS): 0 ns
Placement estimated setup Worst Negative Slack (sWNS): 0 ns

Placement estimated setup slack histogram:
[    2e-09:  2.5e-09) 12 ( 4.7%) |*********
[  2.5e-09:    3e-09)  4 ( 1.6%) |***
[    3e-09:  3.5e-09)  9 ( 3.5%) |******
[  3.5e-09:    4e-09) 54 (20.9%) |***************************************
[    4e-09:  4.5e-09) 47 (18.2%) |**********************************
[  4.5e-09:  5.1e-09) 35 (13.6%) |*************************
[  5.1e-09:  5.6e-09) 11 ( 4.3%) |********
[  5.6e-09:  6.1e-09) 15 ( 5.8%) |***********
[  6.1e-09:  6.6e-09)  4 ( 1.6%) |***
[  6.6e-09:  7.1e-09) 67 (26.0%) |************************************************

Placement cost: 0.996738, bb_cost: 7.82896, td_cost: 1.47136e-09, 

Placement resource usage:
  io  implemented as io_bottom: 28
  clb implemented as clb      : 27

Placement number of temperatures: 97
Placement total # of swap attempts: 20328
	Swaps accepted:  8203 (40.4 %)
	Swaps rejected: 12125 (59.6 %)
	Swaps aborted :     0 ( 0.0 %)

Aborted Move Reasons:
# Placement took 61.30 seconds (max_rss 875.7 MiB, delta_rss +75.0 MiB)

Timing analysis took 0.0502125 seconds (0.0453637 STA, 0.00484883 slack) (99 full updates: 99 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 116.97 seconds (max_rss 875.7 MiB)
Design simple_spi_top is placed!##################################################Routing for design: simple_spi_top##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml simple_spi_top_post_synth.blif --sdc_file simple_spi_top_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report simple_spi_top_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --routePath: /nfs_scratch/scratch/AE/Roman/open_source_design/spiChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/spi/simple_spi_topChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/spiVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml simple_spi_top_post_synth.blif --sdc_file simple_spi_top_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report simple_spi_top_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --route


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: simple_spi_top_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 11.0 MiB, delta_rss +1.9 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.6 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.5 MiB, delta_rss +0.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 270
    .input :      16
    .output:      12
    0-LUT  :       1
    6-LUT  :     110
    dffsre :     131
  Nets  : 258
    Avg Fanout:     4.6
    Max Fanout:   278.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1443
  Timing Graph Edges: 2358
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 131 pins (9.1%), 131 blocks (48.5%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'ack_o'
Warning 142: set_input_delay command matched but was not applied to primary output 'inta_o'
Warning 143: set_input_delay command matched but was not applied to primary output 'sck_o'
Warning 144: set_input_delay command matched but was not applied to primary output 'mosi_o'
Warning 145: set_input_delay command matched but was not applied to primary output 'dat_o[0]'
Warning 146: set_input_delay command matched but was not applied to primary output 'dat_o[1]'
Warning 147: set_input_delay command matched but was not applied to primary output 'dat_o[2]'
Warning 148: set_input_delay command matched but was not applied to primary output 'dat_o[3]'
Warning 149: set_input_delay command matched but was not applied to primary output 'dat_o[4]'
Warning 150: set_input_delay command matched but was not applied to primary output 'dat_o[5]'
Warning 151: set_input_delay command matched but was not applied to primary output 'dat_o[6]'
Warning 152: set_input_delay command matched but was not applied to primary output 'dat_o[7]'
Warning 153: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 154: set_output_delay command matched but was not applied to primary input 'rst_i'
Warning 155: set_output_delay command matched but was not applied to primary input 'cyc_i'
Warning 156: set_output_delay command matched but was not applied to primary input 'stb_i'
Warning 157: set_output_delay command matched but was not applied to primary input 'we_i'
Warning 158: set_output_delay command matched but was not applied to primary input 'miso_i'
Warning 159: set_output_delay command matched but was not applied to primary input 'dat_i[0]'
Warning 160: set_output_delay command matched but was not applied to primary input 'dat_i[1]'
Warning 161: set_output_delay command matched but was not applied to primary input 'dat_i[2]'
Warning 162: set_output_delay command matched but was not applied to primary input 'dat_i[3]'
Warning 163: set_output_delay command matched but was not applied to primary input 'dat_i[4]'
Warning 164: set_output_delay command matched but was not applied to primary input 'dat_i[5]'
Warning 165: set_output_delay command matched but was not applied to primary input 'dat_i[6]'
Warning 166: set_output_delay command matched but was not applied to primary input 'dat_i[7]'
Warning 167: set_output_delay command matched but was not applied to primary input 'adr_i[0]'
Warning 168: set_output_delay command matched but was not applied to primary input 'adr_i[1]'

Applied 3 SDC commands from 'simple_spi_top_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.3 MiB)
Timing analysis: ON
Circuit netlist file: simple_spi_top_post_synth.net
Circuit placement file: simple_spi_top_post_synth.place
Circuit routing file: simple_spi_top_post_synth.route
Circuit SDC file: simple_spi_top_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'simple_spi_top_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load Packing took 0.06 seconds (max_rss 22.8 MiB, delta_rss +2.7 MiB)
Warning 169: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 195
Netlist num_blocks: 55
Netlist EMPTY blocks: 0.
Netlist io blocks: 28.
Netlist clb blocks: 27.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 16
Netlist output pins: 12

# Create Device
## Build Device Grid
Warning 170: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 171: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 172: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 173: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		28	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		27	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 22.8 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 174: Sized nonsensical R=0 transistor to minimum width
Warning 175: Sized nonsensical R=0 transistor to minimum width
Warning 176: Sized nonsensical R=0 transistor to minimum width
Warning 177: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 52.88 seconds (max_rss 797.7 MiB, delta_rss +774.9 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 53.06 seconds (max_rss 800.6 MiB, delta_rss +777.9 MiB)

# Load Placement
# Load Placement took 0.06 seconds (max_rss 800.6 MiB, delta_rss +0.0 MiB)

# Routing
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 178: Sized nonsensical R=0 transistor to minimum width
Warning 179: Sized nonsensical R=0 transistor to minimum width
Warning 180: Sized nonsensical R=0 transistor to minimum width
Warning 181: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 52.95 seconds (max_rss 800.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
Confirming router algorithm: TIMING_DRIVEN.
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  222596     194     433     164 ( 0.011%)    3505 ( 0.2%)    5.504      0.000      0.000     -1.483     -0.242      N/A
   2    0.0     0.5    6   73792     132     356     107 ( 0.007%)    2740 ( 0.1%)    5.504      0.000      0.000    -0.4762     -0.104      N/A
   3    0.0     0.6    0   49727     104     274      71 ( 0.005%)    2792 ( 0.1%)    5.504      0.000      0.000    -0.9248     -0.242      N/A
   4    0.0     0.8    0   39614      87     225      57 ( 0.004%)    2844 ( 0.2%)    5.504      0.000      0.000    -0.8788     -0.242      N/A
   5    0.0     1.1    1   48455      71     229      38 ( 0.003%)    2875 ( 0.2%)    5.504      0.000      0.000    -0.9708     -0.242      N/A
   6    0.0     1.4    0   30561      55     163      28 ( 0.002%)    2895 ( 0.2%)    5.504      0.000      0.000    -0.6527     -0.242      N/A
   7    0.0     1.9    3   25652      40     121      22 ( 0.001%)    2921 ( 0.2%)    5.504      0.000      0.000    -0.6527     -0.242      N/A
   8    0.0     2.4    0   20902      26      94      12 ( 0.001%)    2915 ( 0.2%)    5.504      0.000      0.000    -0.8708     -0.242      N/A
   9    0.0     3.1    0   11712      17      59       5 ( 0.000%)    2951 ( 0.2%)    5.504      0.000      0.000    -0.8708     -0.242      N/A
  10    0.0     4.1    3    5693       8      24       1 ( 0.000%)    2963 ( 0.2%)    5.504      0.000      0.000    -0.7968     -0.242       13
  11    0.0     5.3    0    1543       3       6       1 ( 0.000%)    2963 ( 0.2%)    5.504      0.000      0.000    -0.7968     -0.242       11
  12    0.0     6.9    0     583       1       2       1 ( 0.000%)    2963 ( 0.2%)    5.504      0.000      0.000    -0.7968     -0.242       11
  13    0.0     9.0    0    1639       1       3       0 ( 0.000%)    2960 ( 0.2%)    5.504      0.000      0.000    -0.7968     -0.242       11
Restoring best routing
Critical path: 5.50411 ns
Successfully routed after 13 routing iterations.
Router Stats: total_nets_routed: 739 total_connections_routed: 1989 total_heap_pushes: 532469 total_heap_pops: 103471
# Routing took 53.99 seconds (max_rss 846.2 MiB, delta_rss +45.6 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 116626376
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 3.68041  Maximum # of bends: 94

Number of global nets: 1
Number of routed nets (nonglobal): 194
Wire length results (in units of 1 clb segments)...
	Total wirelength: 2960, average net length: 15.2577
	Maximum net length: 216

Wire length results in terms of physical segments...
	Total wiring segments used: 1036, average wire segments per net: 5.34021
	Maximum segments used by a net: 108
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)     0 ( 0.0%) |
[      0.3:      0.4)     0 ( 0.0%) |
[      0.2:      0.3)    14 ( 0.1%) |
[      0.1:      0.2)    42 ( 0.4%) |
[        0:      0.1) 10530 (99.5%) |*********************************************
Maximum routing channel utilization:      0.25 at (17,11)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      15   1.725      180
                         1       3   0.275      180
                         2       3   0.150      180
                         3       4   0.275      180
                         4      11   0.463      180
                         5      38   1.875      180
                         6      35   1.913      180
                         7      43   2.312      180
                         8      30   1.663      180
                         9      25   1.350      180
                        10      28   1.312      180
                        11      45   2.425      180
                        12      37   2.112      180
                        13       8   0.450      180
                        14       1   0.050      180
                        15       1   0.050      180
                        16       0   0.000      180
                        17       0   0.000      180
                        18       0   0.000      180
                        19       0   0.000      180
                        20       0   0.000      180
                        21       0   0.000      180
                        22       0   0.000      180
                        23       0   0.000      180
                        24       0   0.000      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       0   0.000      180
                         4       0   0.000      180
                         5       0   0.000      180
                         6       0   0.000      180
                         7       0   0.000      180
                         8       0   0.000      180
                         9       0   0.000      180
                        10       2   0.088      180
                        11       3   0.088      180
                        12       2   0.118      180
                        13       1   0.074      180
                        14       5   0.265      180
                        15       7   0.912      180
                        16      29   3.353      180
                        17      62   7.647      180
                        18      21   2.309      180
                        19      50   5.868      180
                        20       7   0.765      180
                        21       3   0.279      180
                        22       2   0.118      180
                        23       0   0.000      180
                        24       0   0.000      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
                        67       0   0.000      180
                        68       0   0.000      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       0   0.000      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       0   0.000      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 1.45514e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0     0.00103
                                  1     0.00166

Segment usage by length: length utilization
                         ------ -----------
                              1     0.00103
                              4     0.00166


Hold Worst Negative Slack (hWNS): -0.242301 ns
Hold Total Negative Slack (hTNS): -0.79676 ns

Hold slack histogram:
[ -2.4e-10:    3e-10) 31 (12.0%) |************************
[    3e-10:  8.4e-10) 54 (20.9%) |******************************************
[  8.4e-10:  1.4e-09) 54 (20.9%) |******************************************
[  1.4e-09:  1.9e-09) 46 (17.8%) |************************************
[  1.9e-09:  2.5e-09) 61 (23.6%) |************************************************
[  2.5e-09:    3e-09)  0 ( 0.0%) |
[    3e-09:  3.5e-09)  0 ( 0.0%) |
[  3.5e-09:  4.1e-09)  0 ( 0.0%) |
[  4.1e-09:  4.6e-09)  9 ( 3.5%) |*******
[  4.6e-09:  5.2e-09)  3 ( 1.2%) |**

Final critical path: 5.50411 ns, Fmax: 181.682 MHz
Setup Worst Negative Slack (sWNS): 0 ns
Setup Total Negative Slack (sTNS): 0 ns

Setup slack histogram:
[  1.3e-09:  1.9e-09)  4 ( 1.6%) |***
[  1.9e-09:  2.4e-09) 10 ( 3.9%) |********
[  2.4e-09:    3e-09)  8 ( 3.1%) |*******
[    3e-09:  3.6e-09) 57 (22.1%) |************************************************
[  3.6e-09:  4.1e-09) 51 (19.8%) |*******************************************
[  4.1e-09:  4.7e-09) 10 ( 3.9%) |********
[  4.7e-09:  5.3e-09) 38 (14.7%) |********************************
[  5.3e-09:  5.9e-09)  9 ( 3.5%) |********
[  5.9e-09:  6.4e-09) 56 (21.7%) |***********************************************
[  6.4e-09:    7e-09) 15 ( 5.8%) |*************

Timing analysis took 0.0484443 seconds (0.0462705 STA, 0.00217383 slack) (14 full updates: 0 setup, 0 hold, 14 combined).
VPR suceeded
The entire flow of VPR took 108.23 seconds (max_rss 846.3 MiB)
Design simple_spi_top is routed!##################################################Timing Analysis for design: simple_spi_top##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml simple_spi_top_post_synth.blif --sdc_file simple_spi_top_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report simple_spi_top_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --analysisPath: /nfs_scratch/scratch/AE/Roman/open_source_design/spiChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/spi/simple_spi_topChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/spiVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml simple_spi_top_post_synth.blif --sdc_file simple_spi_top_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report simple_spi_top_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --analysis


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: simple_spi_top_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 11.0 MiB, delta_rss +1.9 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.6 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.5 MiB, delta_rss +0.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 270
    .input :      16
    .output:      12
    0-LUT  :       1
    6-LUT  :     110
    dffsre :     131
  Nets  : 258
    Avg Fanout:     4.6
    Max Fanout:   278.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1443
  Timing Graph Edges: 2358
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 19.8 MiB, delta_rss +0.3 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 131 pins (9.1%), 131 blocks (48.5%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'ack_o'
Warning 142: set_input_delay command matched but was not applied to primary output 'inta_o'
Warning 143: set_input_delay command matched but was not applied to primary output 'sck_o'
Warning 144: set_input_delay command matched but was not applied to primary output 'mosi_o'
Warning 145: set_input_delay command matched but was not applied to primary output 'dat_o[0]'
Warning 146: set_input_delay command matched but was not applied to primary output 'dat_o[1]'
Warning 147: set_input_delay command matched but was not applied to primary output 'dat_o[2]'
Warning 148: set_input_delay command matched but was not applied to primary output 'dat_o[3]'
Warning 149: set_input_delay command matched but was not applied to primary output 'dat_o[4]'
Warning 150: set_input_delay command matched but was not applied to primary output 'dat_o[5]'
Warning 151: set_input_delay command matched but was not applied to primary output 'dat_o[6]'
Warning 152: set_input_delay command matched but was not applied to primary output 'dat_o[7]'
Warning 153: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 154: set_output_delay command matched but was not applied to primary input 'rst_i'
Warning 155: set_output_delay command matched but was not applied to primary input 'cyc_i'
Warning 156: set_output_delay command matched but was not applied to primary input 'stb_i'
Warning 157: set_output_delay command matched but was not applied to primary input 'we_i'
Warning 158: set_output_delay command matched but was not applied to primary input 'miso_i'
Warning 159: set_output_delay command matched but was not applied to primary input 'dat_i[0]'
Warning 160: set_output_delay command matched but was not applied to primary input 'dat_i[1]'
Warning 161: set_output_delay command matched but was not applied to primary input 'dat_i[2]'
Warning 162: set_output_delay command matched but was not applied to primary input 'dat_i[3]'
Warning 163: set_output_delay command matched but was not applied to primary input 'dat_i[4]'
Warning 164: set_output_delay command matched but was not applied to primary input 'dat_i[5]'
Warning 165: set_output_delay command matched but was not applied to primary input 'dat_i[6]'
Warning 166: set_output_delay command matched but was not applied to primary input 'dat_i[7]'
Warning 167: set_output_delay command matched but was not applied to primary input 'adr_i[0]'
Warning 168: set_output_delay command matched but was not applied to primary input 'adr_i[1]'

Applied 3 SDC commands from 'simple_spi_top_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 20.1 MiB, delta_rss +0.3 MiB)
Timing analysis: ON
Circuit netlist file: simple_spi_top_post_synth.net
Circuit placement file: simple_spi_top_post_synth.place
Circuit routing file: simple_spi_top_post_synth.route
Circuit SDC file: simple_spi_top_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'simple_spi_top_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.05 seconds).
# Load Packing took 0.06 seconds (max_rss 22.8 MiB, delta_rss +2.7 MiB)
Warning 169: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 195
Netlist num_blocks: 55
Netlist EMPTY blocks: 0.
Netlist io blocks: 28.
Netlist clb blocks: 27.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 16
Netlist output pins: 12

# Create Device
## Build Device Grid
Warning 170: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 171: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 172: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 173: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		28	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		27	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.01 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 22.8 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 174: Sized nonsensical R=0 transistor to minimum width
Warning 175: Sized nonsensical R=0 transistor to minimum width
Warning 176: Sized nonsensical R=0 transistor to minimum width
Warning 177: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 56.74 seconds (max_rss 797.7 MiB, delta_rss +774.9 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 56.93 seconds (max_rss 800.6 MiB, delta_rss +777.9 MiB)

# Load Placement
# Load Placement took 0.06 seconds (max_rss 800.6 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.12 seconds (max_rss 840.3 MiB, delta_rss +39.7 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 116626376
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 3.68041  Maximum # of bends: 94

Number of global nets: 1
Number of routed nets (nonglobal): 194
Wire length results (in units of 1 clb segments)...
	Total wirelength: 2960, average net length: 15.2577
	Maximum net length: 216

Wire length results in terms of physical segments...
	Total wiring segments used: 1036, average wire segments per net: 5.34021
	Maximum segments used by a net: 108
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)     0 ( 0.0%) |
[      0.3:      0.4)     0 ( 0.0%) |
[      0.2:      0.3)    14 ( 0.1%) |
[      0.1:      0.2)    42 ( 0.4%) |
[        0:      0.1) 10530 (99.5%) |*********************************************
Maximum routing channel utilization:      0.25 at (17,11)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      15   1.725      180
                         1       3   0.275      180
                         2       3   0.150      180
                         3       4   0.275      180
                         4      11   0.463      180
                         5      38   1.875      180
                         6      35   1.913      180
                         7      43   2.312      180
                         8      30   1.663      180
                         9      25   1.350      180
                        10      28   1.312      180
                        11      45   2.425      180
                        12      37   2.112      180
                        13       8   0.450      180
                        14       1   0.050      180
                        15       1   0.050      180
                        16       0   0.000      180
                        17       0   0.000      180
                        18       0   0.000      180
                        19       0   0.000      180
                        20       0   0.000      180
                        21       0   0.000      180
                        22       0   0.000      180
                        23       0   0.000      180
                        24       0   0.000      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       0   0.000      180
                         4       0   0.000      180
                         5       0   0.000      180
                         6       0   0.000      180
                         7       0   0.000      180
                         8       0   0.000      180
                         9       0   0.000      180
                        10       2   0.088      180
                        11       3   0.088      180
                        12       2   0.118      180
                        13       1   0.074      180
                        14       5   0.265      180
                        15       7   0.912      180
                        16      29   3.353      180
                        17      62   7.647      180
                        18      21   2.309      180
                        19      50   5.868      180
                        20       7   0.765      180
                        21       3   0.279      180
                        22       2   0.118      180
                        23       0   0.000      180
                        24       0   0.000      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
                        67       0   0.000      180
                        68       0   0.000      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       0   0.000      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       0   0.000      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 1.45514e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0     0.00103
                                  1     0.00166

Segment usage by length: length utilization
                         ------ -----------
                              1     0.00103
                              4     0.00166


Hold Worst Negative Slack (hWNS): -0.242301 ns
Hold Total Negative Slack (hTNS): -0.79676 ns

Hold slack histogram:
[ -2.4e-10:    3e-10) 31 (12.0%) |************************
[    3e-10:  8.4e-10) 54 (20.9%) |******************************************
[  8.4e-10:  1.4e-09) 54 (20.9%) |******************************************
[  1.4e-09:  1.9e-09) 46 (17.8%) |************************************
[  1.9e-09:  2.5e-09) 61 (23.6%) |************************************************
[  2.5e-09:    3e-09)  0 ( 0.0%) |
[    3e-09:  3.5e-09)  0 ( 0.0%) |
[  3.5e-09:  4.1e-09)  0 ( 0.0%) |
[  4.1e-09:  4.6e-09)  9 ( 3.5%) |*******
[  4.6e-09:  5.2e-09)  3 ( 1.2%) |**

Final critical path: 5.50411 ns, Fmax: 181.682 MHz
Setup Worst Negative Slack (sWNS): 0 ns
Setup Total Negative Slack (sTNS): 0 ns

Setup slack histogram:
[  1.3e-09:  1.9e-09)  4 ( 1.6%) |***
[  1.9e-09:  2.4e-09) 10 ( 3.9%) |********
[  2.4e-09:    3e-09)  8 ( 3.1%) |*******
[    3e-09:  3.6e-09) 57 (22.1%) |************************************************
[  3.6e-09:  4.1e-09) 51 (19.8%) |*******************************************
[  4.1e-09:  4.7e-09) 10 ( 3.9%) |********
[  4.7e-09:  5.3e-09) 38 (14.7%) |********************************
[  5.3e-09:  5.9e-09)  9 ( 3.5%) |********
[  5.9e-09:  6.4e-09) 56 (21.7%) |***********************************************
[  6.4e-09:    7e-09) 15 ( 5.8%) |*************

Timing analysis took 0.0215633 seconds (0.0211595 STA, 0.000403785 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 58.25 seconds (max_rss 840.6 MiB)
Design simple_spi_top is timing analysed!