(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "aes256_impl_00")
  (DATE "2023-08-07 04:02:59")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
 // C_AND////    Pos: x87y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1128:1267:1407)(1152:1286:1421))
          (PORT IN2 (1096:1243:1393)(1114:1260:1408))
          (PORT IN3 (1138:1262:1388)(1186:1308:1432))
          (PORT IN4 (381:441:501)(359:403:448))
          (PORT IN5 (774:877:981)(781:872:966))
          (PORT IN6 (1051:1196:1342)(1074:1214:1357))
          (PORT IN8 (380:437:495)(358:402:447))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x89y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a5_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1972:2179:2389)(2091:2288:2491))
          (PORT IN6 (1449:1640:1837)(1528:1724:1922))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a5_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2320:2506:2693)(2401:2567:2737))
          (PORT SR (2797:3038:3284)(2925:3141:3359))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CLK OUT (412:425:438)(438:430:467))  // in 9 out 1
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a5_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1342:1496:1653)(1393:1530:1669))
          (PORT IN2 (1263:1431:1604)(1319:1486:1655))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a5_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2320:2506:2693)(2401:2567:2737))
          (PORT SR (2797:3038:3284)(2925:3141:3359))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CLK OUT (400:413:426)(429:420:457))  // in 9 out 2
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x87y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1566:1746:1930)(1631:1801:1974))
          (PORT IN6 (717:828:942)(737:839:942))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a6_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2793:3034:3278)(2871:3082:3300))
          (PORT SR (2649:2868:3093)(2756:2948:3142))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CLK OUT (412:425:438)(438:430:467))  // in 9 out 1
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1815:2011:2211)(1888:2069:2254))
          (PORT IN2 (538:627:718)(534:609:685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a6_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2793:3034:3278)(2871:3082:3300))
          (PORT SR (2649:2868:3093)(2756:2948:3142))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CLK OUT (400:413:426)(429:420:457))  // in 9 out 2
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x88y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1726:1971:2220)(1801:2027:2258))
          (PORT IN8 (943:1056:1170)(982:1094:1208))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a7_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2957:3196:3440)(3041:3258:3478))
          (PORT SR (2672:2892:3116)(2793:2991:3192))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CLK OUT (412:425:438)(438:430:467))  // in 9 out 1
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (946:1071:1200)(980:1107:1238))
          (PORT IN4 (1202:1360:1519)(1223:1371:1523))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a7_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2957:3196:3440)(3041:3258:3478))
          (PORT SR (2672:2892:3116)(2793:2991:3192))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CLK OUT (400:413:426)(429:420:457))  // in 9 out 2
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x86y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1794:2007:2225)(1861:2056:2254))
          (PORT IN4 (913:1055:1200)(920:1049:1180))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a8_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2295:2480:2666)(2393:2565:2741))
          (PORT SR (2531:2725:2925)(2649:2822:2998))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CLK OUT (400:413:426)(429:420:457))  // in 9 out 2
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x81y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a11_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1701:1871:2047)(1789:1951:2116))
          (PORT IN2 (1204:1327:1453)(1207:1313:1423))
          (PORT IN3 (771:884:999)(766:866:969))
          (PORT IN8 (904:1039:1175)(964:1096:1230))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a11_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1825:2042:2264)(1859:2058:2259))
          (PORT SR (2254:2460:2669)(2349:2525:2704))
          (PORT CINY2 (2618:2618:2619)(3023:3024:3061))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ANDXOR////    Pos: x80y94
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a13_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (767:864:962)(772:859:948))
          (PORT IN2 (1078:1225:1378)(1117:1255:1397))
          (PORT IN4 (971:1111:1252)(985:1109:1236))
          (PORT IN5 (409:474:540)(377:426:477))
          (PORT IN6 (782:886:991)(810:902:995))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x79y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a15_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1966:2168:2375)(2043:2231:2425))
          (PORT IN4 (1573:1747:1926)(1656:1833:2014))
          (PORT IN5 (898:998:1099)(909:992:1077))
          (PORT IN6 (1990:2215:2443)(2091:2309:2531))
          (PORT IN7 (1386:1541:1702)(1407:1551:1701))
          (PORT IN8 (1012:1148:1287)(986:1096:1210))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x81y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a18_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (602:683:765)(608:685:764))
          (PORT IN6 (1486:1654:1822)(1569:1727:1889))
          (PORT IN7 (2289:2530:2775)(2414:2634:2857))
          (PORT IN8 (1485:1640:1798)(1495:1629:1765))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ICOMP////    Pos: x79y105
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a19_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (588:664:742)(578:641:704))
          (PORT IN7 (1750:1943:2143)(1782:1959:2141))
          (PORT IN8 (1288:1449:1614)(1324:1474:1627))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x79y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a20_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2096:2314:2538)(2167:2377:2593))
          (PORT IN8 (1313:1466:1619)(1381:1531:1683))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a20_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1608:1782:1960)(1651:1816:1984))
          (PORT IN4 (1133:1263:1393)(1179:1302:1426))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x80y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a22_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (414:473:533)(396:447:499))
          (PORT IN6 (1101:1225:1351)(1150:1264:1380))
          (PORT IN8 (1630:1809:1996)(1705:1876:2054))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x79y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a23_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1613:1804:1999)(1717:1905:2097))
          (PORT IN6 (1310:1481:1656)(1369:1536:1706))
          (PORT IN7 (1856:2047:2243)(1908:2090:2276))
          (PORT IN8 (1621:1816:2015)(1702:1895:2091))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a23_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1428:1595:1766)(1512:1672:1836))
          (PORT IN2 (1594:1778:1965)(1638:1811:1987))
          (PORT IN3 (1511:1702:1896)(1572:1751:1935))
          (PORT IN4 (901:1039:1178)(933:1062:1194))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x82y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a25_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1534:1711:1891)(1599:1770:1944))
          (PORT IN2 (1600:1775:1956)(1650:1813:1980))
          (PORT IN3 (925:1016:1111)(941:1016:1092))
          (PORT IN4 (1108:1242:1379)(1150:1271:1395))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_ANDXOR////    Pos: x79y95
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a27_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (851:960:1070)(846:941:1040))
          (PORT IN2 (377:439:502)(358:407:457))
          (PORT IN3 (1468:1632:1802)(1547:1700:1857))
          (PORT IN5 (570:652:736)(595:672:750))
          (PORT IN7 (973:1083:1196)(984:1095:1207))
          (PORT IN8 (1668:1833:2002)(1702:1854:2011))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x80y107
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a29_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1078:1230:1384)(1113:1253:1396))
          (PORT IN4 (1690:1890:2096)(1778:1981:2191))
          (PORT IN5 (587:676:766)(579:650:722))
          (PORT IN7 (575:661:748)(562:638:715))
          (PORT IN8 (532:610:690)(532:605:679))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x80y104
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a32_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (588:665:743)(573:634:698))
          (PORT IN4 (1393:1551:1711)(1422:1576:1735))
          (PORT IN6 (732:837:943)(736:830:928))
          (PORT IN7 (1819:2018:2218)(1889:2078:2270))
          (PORT IN8 (1050:1183:1317)(1063:1186:1312))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x80y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a33_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2164:2390:2621)(2262:2478:2700))
          (PORT IN3 (1585:1765:1951)(1631:1802:1979))
          (PORT IN5 (1092:1217:1343)(1124:1236:1350))
          (PORT IN6 (692:771:851)(693:760:828))
          (PORT IN7 (879:999:1120)(863:963:1067))
          (PORT IN8 (1761:1958:2161)(1866:2070:2279))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x80y86
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a34_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1341:1484:1633)(1370:1502:1639))
          (PORT IN2 (360:415:471)(334:378:423))
          (PORT IN3 (1142:1264:1388)(1188:1298:1410))
          (PORT IN5 (1342:1499:1659)(1372:1520:1670))
          (PORT IN7 (1128:1274:1425)(1182:1324:1468))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x82y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a35_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1678:1855:2035)(1757:1929:2103))
          (PORT IN4 (1728:1903:2084)(1771:1940:2112))
          (PORT IN5 (2023:2273:2526)(2137:2365:2596))
          (PORT IN6 (726:834:946)(731:832:935))
          (PORT IN7 (1256:1429:1608)(1310:1478:1651))
          (PORT IN8 (1210:1385:1564)(1211:1368:1528))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x78y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a36_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1774:1977:2184)(1858:2050:2246))
          (PORT IN3 (1426:1579:1736)(1437:1573:1713))
          (PORT IN5 (1483:1657:1834)(1554:1710:1869))
          (PORT IN6 (893:1033:1175)(899:1022:1147))
          (PORT IN7 (563:646:730)(569:645:722))
          (PORT IN8 (1089:1227:1369)(1093:1210:1331))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x82y91
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a37_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1074:1231:1390)(1099:1240:1383))
          (PORT IN3 (1733:1931:2137)(1840:2038:2241))
          (PORT IN4 (555:638:722)(543:614:686))
          (PORT IN7 (1400:1599:1803)(1414:1598:1787))
          (PORT IN8 (1063:1196:1330)(1090:1220:1353))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x79y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a38_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1244:1399:1557)(1254:1400:1551))
          (PORT IN4 (923:1063:1205)(943:1072:1202))
          (PORT IN6 (892:1020:1150)(913:1031:1152))
          (PORT IN7 (1268:1418:1570)(1319:1453:1591))
          (PORT IN8 (908:1006:1105)(917:1007:1100))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x79y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a42_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1591:1739:1888)(1648:1773:1902))
          (PORT IN6 (1007:1101:1196)(1033:1108:1186))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a42_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2242:2450:2665)(2307:2500:2699))
          (PORT IN2 (1013:1106:1202)(1025:1104:1185))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_ANDXOR////    Pos: x79y69
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a43_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1435:1636:1840)(1471:1663:1858))
          (PORT IN2 (1479:1675:1874)(1499:1672:1848))
          (PORT IN3 (577:662:747)(564:636:710))
          (PORT IN7 (1302:1431:1564)(1329:1449:1570))
          (PORT IN8 (1389:1561:1737)(1415:1581:1751))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x80y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a45_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1458:1621:1788)(1532:1684:1838))
          (PORT IN7 (1365:1515:1667)(1424:1565:1710))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x80y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a46_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1338:1492:1649)(1381:1532:1686))
          (PORT IN4 (1135:1269:1406)(1130:1244:1363))
          (PORT IN5 (796:893:993)(825:916:1010))
          (PORT IN6 (558:639:722)(561:634:709))
          (PORT IN7 (1476:1651:1830)(1556:1726:1899))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_XOR///XOR/    Pos: x79y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a48_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (909:1044:1180)(935:1065:1198))
          (PORT IN7 (1120:1284:1453)(1152:1304:1459))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a48_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (565:653:743)(551:620:690))
          (PORT IN4 (1717:1900:2085)(1756:1921:2092))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x79y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a49_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1585:1774:1967)(1644:1825:2009))
          (PORT IN3 (946:1072:1201)(939:1048:1158))
          (PORT IN4 (1437:1592:1751)(1479:1625:1775))
          (PORT IN6 (1083:1242:1402)(1127:1276:1429))
          (PORT IN8 (871:974:1079)(884:972:1062))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x80y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a50_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (902:1001:1102)(932:1023:1117))
          (PORT IN4 (1115:1239:1367)(1162:1278:1396))
          (PORT IN5 (1455:1627:1804)(1489:1656:1828))
          (PORT IN6 (1132:1273:1415)(1148:1278:1413))
          (PORT IN7 (1076:1180:1285)(1090:1187:1284))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x81y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a51_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1272:1395:1520)(1325:1442:1561))
          (PORT IN3 (718:827:938)(732:829:927))
          (PORT IN5 (1268:1434:1606)(1349:1514:1681))
          (PORT IN6 (1640:1821:2005)(1675:1829:1984))
          (PORT IN7 (1225:1398:1576)(1291:1451:1615))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x81y95
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a54_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (906:1030:1159)(932:1044:1159))
          (PORT IN3 (437:498:560)(419:472:526))
          (PORT IN5 (1465:1613:1765)(1495:1628:1762))
          (PORT IN6 (1404:1580:1759)(1451:1612:1777))
          (PORT IN7 (1406:1548:1694)(1443:1577:1713))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_AND/D//AND/D    Pos: x83y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a55_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1580:1771:1965)(1668:1853:2041))
          (PORT IN8 (1238:1373:1514)(1281:1407:1537))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a55_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1689:1856:2027)(1722:1871:2025))
          (PORT SR (2813:3052:3296)(2977:3198:3422))
          (PORT CINY2 (2074:2074:2077)(2351:2354:2381))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a55_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1112:1231:1353)(1158:1274:1392))
          (PORT IN3 (1030:1164:1300)(1039:1161:1285))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a55_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1689:1856:2027)(1722:1871:2025))
          (PORT SR (2813:3052:3296)(2977:3198:3422))
          (PORT CINY2 (2074:2074:2077)(2351:2354:2381))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///OR/    Pos: x86y93
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a57_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1099:1243:1391)(1121:1262:1405))
          (PORT IN2 (1834:2023:2217)(1905:2079:2259))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x91y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a59_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1646:1848:2053)(1745:1944:2147))
          (PORT IN6 (1690:1912:2138)(1770:1976:2186))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x90y96
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a61_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1815:2014:2220)(1878:2063:2254))
          (PORT IN4 (1704:1897:2090)(1766:1929:2098))
          (PORT IN7 (1943:2167:2395)(2055:2271:2494))
          (PORT IN8 (1821:2016:2216)(1883:2078:2277))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///OR/    Pos: x105y84
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a62_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1893:2108:2329)(1999:2207:2420))
          (PORT IN2 (2011:2191:2374)(2129:2295:2464))
          (PORT IN4 (1723:1893:2067)(1809:1968:2131))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x90y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a65_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1080:1223:1370)(1118:1251:1384))
          (PORT IN7 (1304:1457:1611)(1339:1478:1621))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a65_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (885:1004:1126)(902:1006:1110))
          (PORT IN3 (1102:1228:1355)(1115:1224:1336))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x86y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a66_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1112:1213:1316)(1132:1224:1318))
          (PORT IN6 (1186:1310:1436)(1238:1354:1472))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a66_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1490:1667:1846)(1559:1726:1895))
          (PORT IN2 (1704:1892:2083)(1788:1972:2159))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR////D    Pos: x82y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a69_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1824:2011:2203)(1921:2102:2286))
          (PORT IN4 (1692:1871:2057)(1729:1900:2078))
          (PORT IN5 (1586:1762:1942)(1613:1766:1924))
          (PORT IN7 (1192:1332:1475)(1222:1350:1484))
          (PORT IN8 (1263:1405:1549)(1311:1440:1572))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a69_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1726:1919:2117)(1754:1926:2100))
          (PORT SR (2154:2367:2583)(2245:2434:2627))
          (PORT CINY2 (3306:3306:3308)(3812:3814:3861))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x78y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a70_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1089:1251:1416)(1097:1241:1387))
          (PORT IN2 (1052:1166:1283)(1081:1182:1287))
          (PORT IN3 (559:640:724)(542:612:683))
          (PORT IN4 (563:652:742)(546:621:697))
          (PORT IN5 (1222:1350:1482)(1263:1391:1524))
          (PORT IN6 (1570:1768:1969)(1650:1840:2035))
          (PORT IN7 (1584:1759:1937)(1632:1798:1971))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x79y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a72_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1470:1627:1790)(1497:1645:1796))
          (PORT IN2 (1302:1450:1601)(1326:1467:1612))
          (PORT IN3 (419:486:554)(407:464:522))
          (PORT IN5 (1443:1622:1806)(1506:1680:1858))
          (PORT IN8 (1156:1267:1382)(1198:1296:1397))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x80y65
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a73_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1399:1560:1726)(1425:1570:1718))
          (PORT IN3 (1637:1828:2024)(1689:1869:2052))
          (PORT IN4 (1475:1613:1755)(1502:1623:1750))
          (PORT IN5 (1036:1170:1308)(1007:1116:1231))
          (PORT IN7 (571:654:738)(557:627:699))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x79y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a74_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1675:1843:2014)(1749:1908:2069))
          (PORT IN3 (1274:1404:1539)(1276:1389:1506))
          (PORT IN5 (1095:1227:1360)(1126:1242:1359))
          (PORT IN6 (752:859:966)(753:847:944))
          (PORT IN8 (773:871:970)(794:883:975))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x79y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a75_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (563:648:735)(543:608:676))
          (PORT IN7 (1145:1275:1409)(1201:1331:1462))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a75_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (573:663:753)(555:624:696))
          (PORT IN2 (1632:1798:1968)(1688:1843:2003))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x93y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a82_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1775:2009:2247)(1887:2113:2343))
          (PORT IN6 (928:1051:1178)(967:1075:1186))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a82_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1591:1801:2014)(1682:1880:2082))
          (PORT IN2 (1105:1250:1400)(1165:1300:1439))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX4b////    Pos: x83y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a83_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1452:1601:1753)(1519:1655:1795))
          (PORT IN4 (2269:2482:2697)(2337:2525:2715))
          (PORT IN5 (370:430:492)(349:395:441))
          (PORT IN6 (880:1004:1130)(903:1024:1146))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_XOR////D    Pos: x83y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a85_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2157:2409:2668)(2211:2432:2656))
          (PORT IN4 (1557:1742:1933)(1604:1779:1958))
          (PORT IN7 (1788:2010:2237)(1887:2104:2325))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a85_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1543:1749:1958)(1571:1758:1948))
          (PORT SR (2550:2776:3006)(2683:2894:3109))
          (PORT CINY2 (2394:2394:2397)(2726:2729:2761))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x80y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a86_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (767:864:962)(772:859:948))
          (PORT IN2 (1684:1871:2062)(1711:1864:2021))
          (PORT IN4 (1304:1449:1596)(1358:1483:1612))
          (PORT IN5 (1121:1236:1353)(1147:1248:1352))
          (PORT IN6 (910:1012:1115)(930:1015:1103))
          (PORT IN7 (1082:1199:1318)(1104:1208:1313))
          (PORT IN8 (960:1064:1169)(1003:1102:1203))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x77y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a88_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1145:1299:1454)(1204:1346:1490))
          (PORT IN2 (1119:1243:1369)(1179:1293:1409))
          (PORT IN4 (1517:1685:1857)(1574:1730:1890))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///OR/    Pos: x87y87
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a91_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1204:1350:1499)(1260:1399:1543))
          (PORT IN3 (1307:1462:1621)(1314:1452:1594))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x87y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a93_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1088:1213:1340)(1131:1246:1363))
          (PORT IN4 (1607:1799:1995)(1688:1861:2039))
          (PORT IN5 (848:969:1091)(849:961:1077))
          (PORT IN6 (1620:1807:1997)(1628:1792:1961))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_XOR////D    Pos: x83y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a94_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (957:1071:1188)(983:1086:1192))
          (PORT IN4 (1216:1390:1569)(1232:1396:1563))
          (PORT IN5 (1885:2126:2372)(1944:2170:2400))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a94_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1654:1861:2074)(1694:1872:2055))
          (PORT SR (3004:3273:3549)(3173:3415:3662))
          (PORT CINY2 (1690:1690:1693)(1901:1904:1925))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x82y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a95_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1458:1626:1797)(1517:1680:1847))
          (PORT IN3 (726:833:941)(769:876:986))
          (PORT IN4 (1038:1191:1347)(1088:1236:1386))
          (PORT IN5 (1362:1562:1766)(1407:1602:1802))
          (PORT IN6 (1821:2025:2235)(1915:2122:2332))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x79y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a97_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1501:1667:1837)(1557:1715:1877))
          (PORT IN3 (1292:1439:1591)(1368:1510:1656))
          (PORT IN6 (1210:1340:1471)(1235:1338:1443))
          (PORT IN7 (938:1046:1156)(935:1033:1133))
          (PORT IN8 (1588:1773:1962)(1648:1820:1995))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x80y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a98_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1278:1432:1592)(1335:1488:1645))
          (PORT IN3 (1744:1932:2123)(1779:1955:2135))
          (PORT IN6 (1840:2029:2224)(1889:2066:2248))
          (PORT IN7 (406:468:532)(393:449:506))
          (PORT IN8 (1145:1272:1400)(1190:1307:1428))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///ORAND/D    Pos: x87y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a99_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (970:1079:1190)(968:1069:1172))
          (PORT IN2 (1616:1791:1970)(1708:1870:2033))
          (PORT IN3 (937:1038:1142)(984:1080:1180))
          (PORT IN4 (1807:2025:2248)(1897:2115:2335))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a99_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2185:2411:2641)(2293:2508:2727))
          (PORT SR (2649:2865:3086)(2791:2986:3187))
          (PORT CINY2 (2202:2202:2209)(2432:2439:2465))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x89y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1075:1235:1397)(1093:1251:1411))
          (PORT IN3 (1268:1425:1582)(1321:1462:1605))
          (PORT IN5 (919:1052:1188)(964:1092:1222))
          (PORT IN7 (420:479:540)(410:462:516))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x95y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1558:1775:1997)(1591:1789:1993))
          (PORT IN8 (1677:1858:2044)(1754:1921:2091))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a104_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1447:1594:1745)(1466:1598:1731))
          (PORT IN4 (1596:1765:1940)(1680:1840:2001))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////D    Pos: x87y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1404:1591:1783)(1427:1597:1771))
          (PORT IN4 (869:1006:1145)(861:972:1085))
          (PORT IN7 (1372:1554:1742)(1397:1566:1736))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a105_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1561:1724:1891)(1600:1753:1911))
          (PORT SR (2664:2884:3110)(2809:3011:3216))
          (PORT CINY2 (1946:1946:1953)(2132:2139:2161))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x81y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1060:1204:1351)(1076:1210:1346))
          (PORT IN2 (892:1009:1129)(929:1040:1155))
          (PORT IN3 (1465:1667:1873)(1521:1709:1900))
          (PORT IN5 (912:1028:1148)(929:1044:1162))
          (PORT IN6 (1843:2027:2217)(1907:2083:2263))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x82y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1224:1382:1546)(1225:1372:1521))
          (PORT IN7 (1526:1716:1909)(1601:1778:1958))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a107_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2361:2597:2838)(2436:2649:2868))
          (PORT SR (2746:2964:3186)(2886:3084:3286))
          (PORT CINY2 (1130:1130:1132)(1262:1264:1277))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a107_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1921:2118:2316)(1977:2154:2334))
          (PORT IN3 (1324:1487:1653)(1377:1524:1673))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a107_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2361:2597:2838)(2436:2649:2868))
          (PORT SR (2746:2964:3186)(2886:3084:3286))
          (PORT CINY2 (1130:1130:1132)(1262:1264:1277))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///OR/    Pos: x90y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a109_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1491:1680:1870)(1579:1758:1943))
          (PORT IN4 (368:423:478)(344:389:434))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x92y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1440:1607:1778)(1523:1683:1845))
          (PORT IN4 (1518:1699:1883)(1529:1679:1831))
          (PORT IN5 (835:942:1051)(824:917:1011))
          (PORT IN6 (1422:1596:1775)(1475:1642:1812))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_XOR////D    Pos: x87y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (805:908:1013)(811:908:1007))
          (PORT IN8 (574:660:748)(564:641:719))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a112_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1487:1632:1783)(1535:1666:1800))
          (PORT SR (3383:3660:3946)(3567:3819:4076))
          (PORT CINY2 (1242:1242:1249)(1307:1314:1325))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x81y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a113_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (765:859:953)(796:884:972))
          (PORT IN2 (1114:1252:1393)(1164:1307:1454))
          (PORT IN3 (400:457:514)(382:429:478))
          (PORT IN5 (1329:1476:1626)(1380:1520:1663))
          (PORT IN6 (745:840:937)(750:836:924))
          (PORT IN8 (1313:1463:1616)(1361:1502:1647))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x84y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (589:671:754)(578:642:707))
          (PORT IN7 (739:844:951)(726:819:914))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x93y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1770:1987:2209)(1871:2080:2291))
          (PORT IN4 (1857:2061:2271)(1912:2096:2281))
          (PORT IN5 (567:642:720)(553:615:678))
          (PORT IN6 (1018:1159:1305)(1072:1209:1349))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_///OR/    Pos: x88y69
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a120_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1402:1538:1676)(1482:1607:1736))
          (PORT IN3 (1668:1850:2036)(1706:1883:2065))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////D    Pos: x87y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1605:1780:1958)(1666:1834:2007))
          (PORT IN6 (1205:1358:1512)(1232:1374:1518))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a121_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1645:1808:1976)(1685:1842:2003))
          (PORT SR (3733:4065:4407)(3949:4257:4571))
          (PORT CINY2 (1370:1370:1377)(1457:1464:1477))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/    Pos: x84y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a122_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (917:1023:1131)(918:1014:1113))
          (PORT IN2 (1283:1460:1641)(1343:1509:1678))
          (PORT IN3 (1604:1775:1949)(1653:1813:1977))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_ORAND/D///    Pos: x81y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (627:708:790)(621:690:761))
          (PORT IN6 (1777:1960:2146)(1874:2044:2218))
          (PORT IN7 (1731:1903:2080)(1786:1951:2120))
          (PORT IN8 (1566:1741:1921)(1585:1744:1905))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a123_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2079:2293:2510)(2174:2372:2576))
          (PORT SR (2623:2816:3011)(2734:2902:3072))
          (PORT CINY2 (698:698:699)(773:774:781))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x93y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1306:1457:1609)(1372:1510:1652))
          (PORT IN4 (1704:1927:2157)(1768:1967:2169))
          (PORT IN5 (923:1019:1118)(920:1011:1105))
          (PORT IN6 (944:1068:1193)(973:1091:1213))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_XOR////D    Pos: x83y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1117:1269:1422)(1130:1274:1422))
          (PORT IN2 (398:456:516)(387:437:487))
          (PORT IN3 (1418:1565:1714)(1448:1581:1718))
          (PORT IN4 (585:673:764)(570:646:723))
          (PORT IN5 (959:1083:1211)(988:1112:1236))
          (PORT IN6 (1033:1179:1329)(1037:1172:1310))
          (PORT IN7 (1258:1404:1554)(1281:1418:1556))
          (PORT IN8 (1011:1159:1310)(1023:1158:1296))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a128_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1693:1858:2028)(1760:1910:2067))
          (PORT SR (2982:3222:3465)(3136:3357:3581))
          (PORT CINY2 (1050:1050:1053)(1151:1154:1165))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x82y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (808:919:1031)(824:929:1037))
          (PORT IN7 (1582:1778:1979)(1671:1861:2056))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a129_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2007:2218:2434)(2092:2290:2493))
          (PORT SR (2860:3102:3347)(2991:3203:3422))
          (PORT CINY2 (1322:1322:1324)(1487:1489:1505))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a129_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1733:1937:2146)(1842:2035:2232))
          (PORT IN3 (1396:1568:1745)(1466:1628:1795))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a129_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2007:2218:2434)(2092:2290:2493))
          (PORT SR (2860:3102:3347)(2991:3203:3422))
          (PORT CINY2 (1322:1322:1324)(1487:1489:1505))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x91y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1773:2004:2241)(1825:2056:2289))
          (PORT IN3 (1227:1398:1573)(1274:1423:1574))
          (PORT IN6 (1857:2090:2330)(1874:2077:2284))
          (PORT IN8 (549:627:707)(542:613:685))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x100y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (740:854:971)(758:863:969))
          (PORT IN3 (1594:1782:1975)(1652:1835:2023))
          (PORT IN5 (1549:1720:1896)(1584:1733:1886))
          (PORT IN6 (1677:1848:2023)(1744:1907:2074))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x110y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1383:1572:1764)(1453:1627:1803))
          (PORT IN4 (1440:1619:1803)(1465:1633:1804))
          (PORT IN7 (1082:1227:1376)(1129:1268:1411))
          (PORT IN8 (397:457:518)(387:440:494))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x105y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (613:685:759)(609:671:734))
          (PORT IN3 (1077:1215:1355)(1114:1238:1368))
          (PORT IN5 (1944:2184:2431)(1997:2220:2448))
          (PORT IN6 (2428:2732:3042)(2530:2806:3088))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND/D///    Pos: x83y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1462:1635:1812)(1539:1697:1860))
          (PORT IN7 (1894:2100:2312)(1965:2166:2373))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a140_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1874:2055:2243)(1957:2126:2298))
          (PORT SR (2633:2885:3143)(2779:3007:3240))
          (PORT CINY2 (2714:2714:2717)(3101:3104:3141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x95y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1429:1582:1739)(1494:1632:1775))
          (PORT IN3 (599:674:750)(605:672:740))
          (PORT IN4 (1088:1235:1382)(1110:1250:1392))
          (PORT IN5 (1775:2017:2262)(1799:2024:2256))
          (PORT IN6 (1145:1281:1419)(1188:1315:1447))
          (PORT IN7 (591:662:736)(598:661:724))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x97y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (903:1035:1170)(937:1061:1188))
          (PORT IN3 (1368:1538:1711)(1412:1559:1711))
          (PORT IN5 (1458:1618:1780)(1493:1643:1794))
          (PORT IN6 (948:1080:1215)(950:1066:1185))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x105y92
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1495:1658:1826)(1550:1703:1862))
          (PORT IN4 (917:1033:1151)(953:1054:1157))
          (PORT IN5 (400:462:525)(378:426:474))
          (PORT IN6 (692:787:884)(724:817:911))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x82y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1678:1850:2024)(1707:1848:1991))
          (PORT IN7 (1310:1489:1671)(1364:1531:1702))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a146_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2138:2366:2601)(2230:2446:2664))
          (PORT SR (2340:2538:2739)(2454:2634:2818))
          (PORT CINY2 (2410:2410:2412)(2762:2764:2797))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a146_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1363:1511:1664)(1390:1527:1668))
          (PORT IN3 (1118:1272:1429)(1152:1291:1433))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a146_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2138:2366:2601)(2230:2446:2664))
          (PORT SR (2340:2538:2739)(2454:2634:2818))
          (PORT CINY2 (2410:2410:2412)(2762:2764:2797))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x98y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1388:1577:1770)(1457:1644:1833))
          (PORT IN3 (1159:1303:1451)(1182:1310:1442))
          (PORT IN5 (1033:1167:1304)(1078:1207:1336))
          (PORT IN6 (1058:1180:1305)(1115:1233:1354))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x103y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (560:646:732)(546:616:688))
          (PORT IN4 (751:859:969)(751:847:944))
          (PORT IN5 (1677:1852:2030)(1743:1905:2073))
          (PORT IN6 (1182:1344:1510)(1185:1323:1464))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x98y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1073:1228:1385)(1087:1229:1375))
          (PORT IN8 (1491:1681:1878)(1515:1696:1883))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a150_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1077:1229:1383)(1091:1228:1368))
          (PORT IN4 (791:891:992)(807:900:994))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x101y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1497:1687:1882)(1576:1761:1949))
          (PORT IN3 (865:983:1103)(870:980:1091))
          (PORT IN5 (710:823:937)(690:783:880))
          (PORT IN6 (1473:1653:1838)(1544:1720:1899))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x82y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1418:1589:1763)(1436:1581:1732))
          (PORT IN8 (547:627:709)(538:610:683))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a152_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1689:1849:2012)(1750:1894:2043))
          (PORT SR (2890:3137:3387)(3023:3240:3463))
          (PORT CINY2 (1258:1258:1260)(1412:1414:1429))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a152_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1444:1620:1799)(1527:1696:1870))
          (PORT IN4 (1368:1557:1750)(1383:1546:1714))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a152_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1689:1849:2012)(1750:1894:2043))
          (PORT SR (2890:3137:3387)(3023:3240:3463))
          (PORT CINY2 (1258:1258:1260)(1412:1414:1429))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x95y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a153_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (883:1017:1153)(911:1034:1158))
          (PORT IN4 (1740:1937:2139)(1823:2010:2200))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x99y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1224:1368:1516)(1283:1423:1567))
          (PORT IN3 (2239:2497:2763)(2318:2557:2805))
          (PORT IN5 (1409:1593:1779)(1398:1558:1721))
          (PORT IN6 (1437:1621:1807)(1444:1606:1773))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x99y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (597:672:747)(602:667:734))
          (PORT IN3 (775:868:962)(780:855:934))
          (PORT IN5 (1400:1578:1761)(1493:1667:1844))
          (PORT IN6 (753:865:978)(749:846:944))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x102y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1600:1761:1924)(1656:1805:1956))
          (PORT IN4 (1041:1190:1342)(1049:1184:1320))
          (PORT IN5 (1953:2157:2365)(2030:2225:2424))
          (PORT IN6 (364:423:482)(347:394:442))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x95y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1668:1867:2067)(1774:1965:2161))
          (PORT IN3 (1542:1699:1859)(1602:1741:1882))
          (PORT IN7 (588:672:758)(571:644:717))
          (PORT IN8 (739:844:952)(722:816:910))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x100y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2070:2297:2527)(2169:2383:2600))
          (PORT IN3 (1032:1178:1328)(1058:1194:1334))
          (PORT IN5 (1260:1428:1601)(1303:1465:1631))
          (PORT IN7 (1609:1787:1967)(1689:1858:2028))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_AND/D//AND/D    Pos: x88y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1836:2001:2170)(1903:2058:2217))
          (PORT IN8 (1423:1607:1795)(1461:1637:1820))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a164_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2026:2238:2453)(2097:2293:2495))
          (PORT SR (3497:3805:4122)(3675:3946:4222))
          (PORT CINY2 (1354:1354:1362)(1421:1429:1441))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a164_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1636:1776:1920)(1683:1810:1940))
          (PORT IN4 (1281:1423:1569)(1329:1462:1598))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a164_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2026:2238:2453)(2097:2293:2495))
          (PORT SR (3497:3805:4122)(3675:3946:4222))
          (PORT CINY2 (1354:1354:1362)(1421:1429:1441))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x97y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1303:1429:1556)(1321:1431:1544))
          (PORT IN3 (1860:2060:2265)(1914:2090:2271))
          (PORT IN5 (1264:1410:1560)(1335:1466:1601))
          (PORT IN6 (1379:1573:1771)(1421:1598:1779))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x103y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1282:1433:1586)(1328:1462:1601))
          (PORT IN4 (1122:1232:1346)(1150:1249:1351))
          (PORT IN5 (1667:1861:2060)(1696:1892:2092))
          (PORT IN6 (383:440:498)(357:404:451))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x97y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1461:1618:1779)(1494:1632:1775))
          (PORT IN3 (1780:1979:2183)(1870:2055:2248))
          (PORT IN5 (910:1015:1125)(913:1013:1114))
          (PORT IN6 (1049:1166:1286)(1105:1216:1330))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x100y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1499:1674:1851)(1587:1755:1928))
          (PORT IN4 (1682:1902:2127)(1724:1920:2118))
          (PORT IN5 (2489:2754:3029)(2553:2808:3073))
          (PORT IN6 (1184:1358:1534)(1186:1339:1498))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x81y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1077:1193:1311)(1114:1214:1316))
          (PORT IN7 (1638:1826:2020)(1749:1932:2121))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a176_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1891:2072:2258)(1969:2137:2310))
          (PORT SR (2630:2851:3078)(2753:2942:3134))
          (PORT CINY2 (1338:1338:1339)(1523:1524:1541))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a176_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1433:1595:1763)(1522:1676:1835))
          (PORT IN4 (751:874:999)(741:842:946))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a176_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1891:2072:2258)(1969:2137:2310))
          (PORT SR (2630:2851:3078)(2753:2942:3134))
          (PORT CINY2 (1338:1338:1339)(1523:1524:1541))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x97y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1775:1981:2190)(1888:2091:2297))
          (PORT IN6 (549:632:716)(517:581:647))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a178_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1868:2087:2313)(1942:2161:2386))
          (PORT IN4 (1889:2123:2361)(2011:2237:2467))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x97y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1636:1800:1968)(1695:1849:2008))
          (PORT IN3 (1712:1896:2085)(1774:1932:2096))
          (PORT IN7 (1497:1694:1893)(1552:1737:1926))
          (PORT IN8 (956:1071:1187)(975:1080:1188))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x101y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1153:1284:1418)(1206:1337:1468))
          (PORT IN4 (1746:1968:2196)(1817:2028:2243))
          (PORT IN5 (424:482:541)(412:463:516))
          (PORT IN6 (2051:2293:2539)(2138:2376:2619))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x97y96
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1484:1638:1798)(1518:1654:1795))
          (PORT IN3 (1662:1883:2110)(1678:1871:2067))
          (PORT IN5 (1555:1749:1947)(1617:1798:1984))
          (PORT IN6 (943:1070:1198)(953:1070:1192))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x99y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1369:1541:1718)(1440:1608:1778))
          (PORT IN3 (1453:1646:1843)(1509:1690:1875))
          (PORT IN7 (1184:1316:1449)(1192:1311:1433))
          (PORT IN8 (1234:1407:1581)(1253:1413:1578))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///AND/D    Pos: x80y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a184_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1958:2157:2362)(2005:2194:2387))
          (PORT IN4 (962:1084:1210)(1013:1132:1253))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a184_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2075:2284:2498)(2157:2351:2550))
          (PORT SR (2138:2348:2560)(2223:2408:2598))
          (PORT CINY2 (3130:3130:3131)(3623:3624:3669))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x86y104
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1686:1860:2039)(1764:1927:2094))
          (PORT IN3 (1111:1230:1350)(1163:1271:1382))
          (PORT IN5 (867:969:1073)(884:978:1074))
          (PORT IN6 (1512:1688:1868)(1540:1706:1875))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x91y105
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1388:1548:1712)(1445:1588:1733))
          (PORT IN4 (1922:2127:2335)(1975:2156:2340))
          (PORT IN5 (748:858:971)(760:862:965))
          (PORT IN6 (555:642:732)(553:633:714))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x81y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1346:1488:1632)(1415:1545:1678))
          (PORT IN7 (1591:1791:1995)(1638:1833:2031))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a190_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1395:1530:1669)(1431:1560:1693))
          (PORT SR (2449:2640:2835)(2569:2736:2906))
          (PORT CINY2 (1786:1786:1787)(2048:2049:2073))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a190_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1751:1967:2190)(1824:2016:2214))
          (PORT IN3 (1400:1575:1754)(1424:1591:1761))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a190_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1395:1530:1669)(1431:1560:1693))
          (PORT SR (2449:2640:2835)(2569:2736:2906))
          (PORT CINY2 (1786:1786:1787)(2048:2049:2073))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x87y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1418:1566:1718)(1473:1608:1746))
          (PORT IN3 (1270:1412:1557)(1317:1441:1571))
          (PORT IN5 (1896:2111:2333)(1947:2160:2379))
          (PORT IN6 (1634:1847:2061)(1705:1895:2089))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x95y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1491:1640:1795)(1522:1659:1800))
          (PORT IN4 (1863:2073:2288)(1951:2143:2337))
          (PORT IN7 (607:687:769)(597:660:724))
          (PORT IN8 (1219:1388:1560)(1211:1353:1497))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///AND/    Pos: x85y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a195_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1155:1268:1384)(1174:1281:1391))
          (PORT IN4 (1304:1445:1588)(1366:1491:1620))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND/D//AND/D    Pos: x85y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1310:1465:1623)(1360:1504:1653))
          (PORT IN8 (1782:1994:2210)(1837:2039:2246))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a196_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2341:2568:2802)(2406:2619:2838))
          (PORT SR (3344:3632:3923)(3539:3817:4098))
          (PORT CINY2 (1402:1402:1407)(1529:1534:1549))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a196_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2051:2285:2524)(2102:2330:2565))
          (PORT IN3 (1130:1261:1395)(1158:1274:1394))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a196_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2341:2568:2802)(2406:2619:2838))
          (PORT SR (3344:3632:3923)(3539:3817:4098))
          (PORT CINY2 (1402:1402:1407)(1529:1534:1549))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x91y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1934:2157:2387)(2034:2238:2446))
          (PORT IN3 (1806:2029:2259)(1817:2024:2233))
          (PORT IN5 (1755:1981:2213)(1810:2016:2227))
          (PORT IN6 (1886:2126:2372)(1905:2126:2352))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x100y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1039:1166:1295)(1062:1174:1288))
          (PORT IN4 (1648:1828:2009)(1676:1833:1992))
          (PORT IN7 (1416:1591:1768)(1489:1658:1830))
          (PORT IN8 (1281:1439:1601)(1312:1466:1622))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x98y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a201_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (943:1047:1155)(972:1070:1170))
          (PORT IN3 (1074:1191:1311)(1108:1214:1321))
          (PORT IN7 (546:634:722)(526:595:665))
          (PORT IN8 (1014:1163:1314)(1042:1190:1340))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND/D//AND/D    Pos: x83y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2101:2311:2526)(2206:2403:2603))
          (PORT IN8 (1100:1235:1375)(1128:1258:1391))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a202_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1759:1917:2079)(1825:1968:2115))
          (PORT SR (3207:3466:3733)(3391:3630:3873))
          (PORT CINY2 (858:858:861)(926:929:937))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a202_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1467:1639:1815)(1557:1726:1902))
          (PORT IN4 (1291:1473:1659)(1367:1546:1728))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a202_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1759:1917:2079)(1825:1968:2115))
          (PORT SR (3207:3466:3733)(3391:3630:3873))
          (PORT CINY2 (858:858:861)(926:929:937))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x112y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a205_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1260:1395:1533)(1281:1398:1519))
          (PORT IN4 (1436:1610:1789)(1449:1603:1760))
          (PORT IN5 (1860:2086:2315)(1960:2184:2415))
          (PORT IN6 (961:1077:1197)(954:1062:1173))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x102y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a207_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1061:1194:1329)(1071:1193:1320))
          (PORT IN3 (2120:2392:2669)(2189:2444:2705))
          (PORT IN5 (1489:1643:1800)(1528:1670:1815))
          (PORT IN6 (1205:1351:1500)(1260:1391:1526))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x85y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1729:1892:2057)(1815:1955:2098))
          (PORT IN7 (1294:1440:1590)(1375:1516:1663))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a208_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2124:2329:2539)(2232:2428:2629))
          (PORT SR (3570:3877:4192)(3796:4089:4386))
          (PORT CINY2 (1210:1210:1215)(1304:1309:1321))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a208_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1546:1744:1945)(1619:1805:1997))
          (PORT IN3 (1112:1234:1360)(1170:1283:1401))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a208_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2124:2329:2539)(2232:2428:2629))
          (PORT SR (3570:3877:4192)(3796:4089:4386))
          (PORT CINY2 (1210:1210:1215)(1304:1309:1321))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x103y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (406:464:522)(390:440:491))
          (PORT IN2 (736:826:919)(731:809:888))
          (PORT IN6 (1296:1471:1649)(1363:1524:1689))
          (PORT IN7 (932:1064:1197)(944:1072:1201))
          (PORT IN8 (1257:1435:1616)(1279:1455:1633))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x111y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a211_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (895:1007:1121)(915:1010:1108))
          (PORT IN4 (1229:1394:1562)(1295:1452:1610))
          (PORT IN5 (1685:1889:2095)(1765:1965:2173))
          (PORT IN6 (554:630:708)(542:604:667))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x102y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (546:626:708)(532:599:668))
          (PORT IN3 (2320:2619:2923)(2386:2657:2936))
          (PORT IN5 (1867:2066:2268)(1897:2080:2266))
          (PORT IN6 (914:1055:1196)(901:1014:1128))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x108y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a213_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (911:1049:1189)(923:1043:1165))
          (PORT IN3 (1545:1741:1942)(1600:1786:1975))
          (PORT IN5 (1431:1603:1778)(1444:1608:1777))
          (PORT IN6 (1231:1389:1549)(1256:1407:1561))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x82y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1983:2188:2399)(2054:2246:2444))
          (PORT IN7 (1678:1872:2071)(1783:1974:2169))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a214_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1675:1853:2033)(1694:1840:1990))
          (PORT SR (2651:2869:3093)(2793:2990:3191))
          (PORT CINY2 (1706:1706:1708)(1937:1939:1961))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a214_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1926:2147:2372)(2046:2253:2463))
          (PORT IN3 (1482:1652:1826)(1568:1731:1897))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a214_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1675:1853:2033)(1694:1840:1990))
          (PORT SR (2651:2869:3093)(2793:2990:3191))
          (PORT CINY2 (1706:1706:1708)(1937:1939:1961))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x95y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a215_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1184:1327:1473)(1215:1349:1488))
          (PORT IN2 (1389:1578:1771)(1399:1575:1755))
          (PORT IN4 (1250:1406:1567)(1243:1380:1523))
          (PORT IN5 (1279:1470:1664)(1347:1553:1762))
          (PORT IN7 (1797:2001:2206)(1857:2052:2251))
          (PORT IN8 (1682:1884:2092)(1765:1964:2170))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x99y96
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a217_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (682:754:829)(686:748:811))
          (PORT IN3 (1578:1786:2000)(1603:1802:2004))
          (PORT IN7 (1652:1884:2124)(1729:1946:2167))
          (PORT IN8 (1643:1856:2074)(1725:1936:2153))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x104y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1746:1970:2197)(1820:2028:2241))
          (PORT IN4 (1054:1186:1320)(1064:1172:1282))
          (PORT IN5 (1855:2082:2312)(1955:2178:2409))
          (PORT IN6 (1961:2209:2464)(2049:2291:2538))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND/D///    Pos: x84y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a220_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1107:1266:1427)(1146:1300:1459))
          (PORT IN8 (1333:1505:1682)(1334:1489:1650))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a220_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1530:1697:1868)(1587:1741:1897))
          (PORT SR (2293:2498:2709)(2398:2587:2781))
          (PORT CINY2 (2506:2506:2510)(2840:2844:2877))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x89y96
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1853:2034:2221)(1932:2098:2268))
          (PORT IN3 (1386:1586:1791)(1386:1561:1740))
          (PORT IN7 (415:476:537)(402:453:505))
          (PORT IN8 (1630:1812:1998)(1705:1874:2050))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x94y96
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1688:1863:2045)(1735:1900:2070))
          (PORT IN4 (1678:1865:2056)(1746:1912:2079))
          (PORT IN5 (601:690:779)(597:680:766))
          (PORT IN6 (909:1028:1151)(931:1038:1147))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x88y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a225_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1589:1756:1926)(1668:1826:1986))
          (PORT IN3 (1700:1902:2105)(1777:1956:2143))
          (PORT IN5 (798:899:1003)(804:893:982))
          (PORT IN6 (771:868:966)(777:864:954))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_///AND/D    Pos: x83y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a226_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1683:1866:2050)(1746:1913:2084))
          (PORT IN3 (1698:1879:2066)(1750:1922:2100))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a226_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1874:2055:2243)(1957:2126:2298))
          (PORT SR (2633:2885:3143)(2779:3007:3240))
          (PORT CINY2 (2714:2714:2717)(3101:3104:3141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x90y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a227_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1741:1929:2122)(1824:1997:2174))
          (PORT IN2 (623:696:771)(618:679:743))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX4b////    Pos: x85y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1808:1998:2192)(1896:2078:2263))
          (PORT IN3 (923:1016:1110)(946:1025:1106))
          (PORT IN5 (1745:1936:2129)(1772:1947:2126))
          (PORT IN6 (1408:1595:1785)(1442:1616:1796))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x95y107
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a230_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1659:1847:2040)(1717:1900:2088))
          (PORT IN3 (2214:2498:2786)(2304:2570:2840))
          (PORT IN7 (384:441:499)(352:397:442))
          (PORT IN8 (1322:1473:1630)(1327:1460:1597))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x95y105
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a231_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1559:1708:1863)(1588:1725:1866))
          (PORT IN4 (1926:2135:2350)(2019:2211:2405))
          (PORT IN7 (409:468:529)(399:451:504))
          (PORT IN8 (734:844:956)(743:844:945))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x95y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1505:1671:1842)(1521:1659:1801))
          (PORT IN4 (2018:2234:2451)(2080:2271:2465))
          (PORT IN5 (1110:1232:1358)(1118:1235:1354))
          (PORT IN6 (752:860:968)(767:862:960))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x88y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1805:2002:2205)(1903:2085:2270))
          (PORT IN3 (1598:1815:2038)(1609:1807:2008))
          (PORT IN5 (391:450:511)(361:408:456))
          (PORT IN6 (1603:1787:1977)(1666:1833:2004))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x90y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a242_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1377:1565:1756)(1443:1616:1793))
          (PORT IN3 (1024:1158:1294)(997:1109:1224))
          (PORT IN5 (1576:1779:1988)(1622:1827:2035))
          (PORT IN6 (727:837:949)(726:826:928))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x95y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1568:1761:1958)(1611:1790:1971))
          (PORT IN4 (1604:1786:1972)(1681:1850:2021))
          (PORT IN5 (2033:2257:2486)(2145:2369:2597))
          (PORT IN6 (925:1054:1185)(967:1098:1233))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND////    Pos: x92y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1232:1388:1547)(1285:1435:1590))
          (PORT IN8 (1614:1806:1999)(1627:1807:1990))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x91y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a247_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (996:1146:1299)(1039:1175:1314))
          (PORT IN3 (1215:1379:1546)(1228:1376:1529))
          (PORT IN5 (1520:1715:1916)(1529:1708:1892))
          (PORT IN6 (1058:1192:1329)(1070:1190:1311))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x97y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1732:1953:2181)(1828:2051:2277))
          (PORT IN3 (965:1092:1221)(989:1107:1227))
          (PORT IN7 (1348:1523:1699)(1397:1560:1727))
          (PORT IN8 (615:694:776)(617:692:769))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x98y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (412:468:525)(392:439:488))
          (PORT IN4 (1240:1410:1583)(1256:1405:1558))
          (PORT IN7 (1241:1363:1489)(1258:1367:1479))
          (PORT IN8 (1287:1443:1604)(1332:1491:1654))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x95y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a253_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1404:1602:1804)(1442:1628:1819))
          (PORT IN3 (1447:1608:1773)(1500:1639:1784))
          (PORT IN5 (1652:1860:2075)(1680:1875:2075))
          (PORT IN6 (2554:2812:3075)(2699:2940:3186))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x103y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1351:1491:1635)(1371:1497:1625))
          (PORT IN3 (783:888:994)(819:924:1030))
          (PORT IN6 (735:856:977)(745:851:959))
          (PORT IN8 (1144:1286:1431)(1177:1313:1454))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x82y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a256_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1652:1858:2068)(1719:1906:2097))
          (PORT IN7 (1708:1884:2067)(1765:1935:2110))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a256_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1761:1922:2085)(1828:1972:2121))
          (PORT SR (2981:3229:3480)(3113:3330:3551))
          (PORT CINY2 (746:746:748)(812:814:821))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x95y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a258_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1546:1732:1920)(1592:1763:1936))
          (PORT IN6 (679:753:828)(692:754:818))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a258_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (984:1129:1275)(975:1096:1220))
          (PORT IN4 (1902:2146:2394)(1997:2240:2487))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x95y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1203:1358:1516)(1244:1382:1522))
          (PORT IN3 (1994:2205:2421)(2071:2256:2449))
          (PORT IN7 (1528:1707:1890)(1590:1764:1945))
          (PORT IN8 (950:1071:1194)(960:1080:1203))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x100y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a261_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1051:1174:1299)(1100:1214:1330))
          (PORT IN4 (1483:1676:1874)(1528:1703:1882))
          (PORT IN7 (1062:1201:1342)(1067:1188:1313))
          (PORT IN8 (721:825:932)(719:818:919))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x93y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a265_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1873:2102:2336)(1986:2206:2432))
          (PORT IN3 (1623:1846:2073)(1673:1868:2067))
          (PORT IN5 (1706:1905:2108)(1759:1952:2149))
          (PORT IN6 (783:896:1012)(766:862:959))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x98y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (766:863:963)(788:882:978))
          (PORT IN4 (1186:1363:1544)(1207:1369:1533))
          (PORT IN5 (1818:2027:2240)(1875:2081:2295))
          (PORT IN6 (947:1071:1197)(964:1079:1195))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_ORAND/D///    Pos: x92y98
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a268_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1293:1460:1633)(1328:1490:1653))
          (PORT IN2 (1447:1614:1784)(1516:1672:1830))
          (PORT IN3 (547:632:718)(542:614:689))
          (PORT IN5 (1061:1207:1356)(1107:1246:1388))
          (PORT IN6 (1562:1733:1911)(1590:1744:1900))
          (PORT IN8 (1199:1367:1537)(1227:1389:1556))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a268_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1780:1960:2145)(1849:2009:2174))
          (PORT SR (2157:2361:2569)(2253:2438:2630))
          (PORT CINY2 (3914:3914:3926)(4352:4364:4413))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x94y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1504:1669:1837)(1521:1659:1801))
          (PORT IN3 (1798:1991:2187)(1833:2009:2190))
          (PORT IN5 (374:439:505)(342:393:446))
          (PORT IN6 (564:642:723)(581:657:734))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x92y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a272_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1924:2167:2415)(2027:2272:2519))
          (PORT IN3 (1673:1855:2040)(1765:1935:2109))
          (PORT IN6 (725:808:892)(717:792:870))
          (PORT IN8 (1516:1708:1906)(1564:1743:1924))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x82y105
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a273_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (796:896:996)(815:906:998))
          (PORT IN2 (1006:1126:1249)(1052:1169:1287))
          (PORT IN4 (1369:1575:1783)(1390:1574:1763))
          (PORT IN7 (1208:1385:1567)(1240:1395:1555))
          (PORT IN8 (1391:1552:1717)(1396:1543:1693))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a273_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1930:2110:2295)(2011:2179:2351))
          (PORT SR (2212:2414:2619)(2325:2508:2695))
          (PORT CINY2 (3242:3242:3244)(3737:3739:3785))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x86y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a274_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1786:1967:2153)(1878:2046:2217))
          (PORT IN8 (373:433:494)(364:418:472))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x85y104
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1979:2200:2426)(2079:2287:2498))
          (PORT IN3 (1980:2191:2407)(2071:2258:2451))
          (PORT IN5 (1094:1243:1395)(1116:1253:1393))
          (PORT IN6 (789:885:983)(790:881:974))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x85y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1864:2062:2266)(1950:2141:2337))
          (PORT IN4 (1984:2193:2407)(2075:2266:2460))
          (PORT IN7 (742:852:963)(733:827:924))
          (PORT IN8 (396:454:512)(384:435:486))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x86y95
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a278_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1597:1801:2010)(1620:1810:2003))
          (PORT IN2 (904:1036:1172)(911:1036:1161))
          (PORT IN4 (1972:2204:2440)(2082:2300:2521))
          (PORT IN7 (946:1088:1233)(944:1069:1198))
          (PORT IN8 (1472:1662:1857)(1529:1705:1888))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a278_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2081:2286:2498)(2152:2335:2523))
          (PORT SR (2077:2254:2435)(2174:2330:2490))
          (PORT CINY2 (3050:3050:3056)(3443:3449:3489))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x88y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a279_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1570:1760:1955)(1618:1791:1969))
          (PORT IN4 (1091:1226:1365)(1123:1255:1390))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x91y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a281_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1174:1346:1521)(1211:1360:1512))
          (PORT IN3 (1232:1411:1595)(1243:1398:1555))
          (PORT IN7 (604:692:782)(602:684:768))
          (PORT IN8 (752:848:945)(776:864:954))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x89y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a282_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1631:1804:1983)(1675:1830:1989))
          (PORT IN4 (1847:2062:2277)(1923:2110:2302))
          (PORT IN5 (792:890:989)(794:887:984))
          (PORT IN6 (925:1031:1140)(921:1022:1126))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x88y81
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (818:915:1014)(822:912:1003))
          (PORT IN2 (1115:1252:1392)(1155:1277:1402))
          (PORT IN3 (563:651:741)(554:627:703))
          (PORT IN7 (556:636:719)(549:620:693))
          (PORT IN8 (574:659:746)(562:633:707))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a283_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2373:2623:2877)(2503:2744:2990))
          (PORT SR (2839:3079:3324)(3005:3227:3455))
          (PORT CINY2 (2378:2378:2386)(2621:2629:2657))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x90y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1347:1506:1668)(1404:1563:1725))
          (PORT IN6 (1172:1332:1494)(1187:1331:1479))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x91y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a286_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1214:1375:1538)(1267:1410:1557))
          (PORT IN3 (1919:2147:2378)(2017:2227:2443))
          (PORT IN5 (978:1079:1180)(1003:1098:1195))
          (PORT IN6 (1599:1842:2089)(1628:1848:2073))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x93y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a287_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1462:1633:1809)(1496:1666:1839))
          (PORT IN3 (1250:1391:1536)(1255:1376:1500))
          (PORT IN6 (899:1027:1155)(921:1040:1161))
          (PORT IN8 (901:1031:1164)(939:1062:1188))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x90y68
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a288_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1034:1184:1337)(1033:1166:1302))
          (PORT IN3 (1189:1345:1504)(1228:1370:1514))
          (PORT IN4 (1507:1700:1897)(1500:1664:1832))
          (PORT IN6 (583:663:746)(594:672:750))
          (PORT IN8 (1249:1418:1588)(1277:1442:1611))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a288_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2205:2442:2681)(2308:2533:2764))
          (PORT SR (3907:4253:4610)(4161:4490:4825))
          (PORT CINY2 (1770:1770:1780)(1874:1884:1901))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x91y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a289_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1722:1898:2078)(1816:1977:2140))
          (PORT IN4 (613:696:781)(618:696:776))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x94y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a291_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1305:1455:1607)(1368:1504:1644))
          (PORT IN3 (1491:1650:1812)(1559:1698:1841))
          (PORT IN5 (1095:1213:1335)(1103:1211:1323))
          (PORT IN6 (534:610:688)(556:629:704))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x95y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a292_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1820:2027:2238)(1879:2073:2273))
          (PORT IN4 (1911:2121:2337)(2010:2201:2393))
          (PORT IN7 (627:708:790)(616:682:749))
          (PORT IN8 (1263:1417:1575)(1306:1457:1612))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x98y66
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1034:1172:1313)(1078:1205:1334))
          (PORT IN2 (564:653:743)(558:633:710))
          (PORT IN4 (569:649:731)(564:629:696))
          (PORT IN5 (1441:1614:1790)(1450:1608:1771))
          (PORT IN8 (555:633:712)(546:611:677))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a293_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1532:1694:1858)(1592:1737:1888))
          (PORT SR (2509:2733:2965)(2613:2818:3025))
          (PORT CINY2 (2538:2538:2556)(2636:2654:2677))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x95y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a294_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (995:1085:1176)(1025:1098:1172))
          (PORT IN3 (804:916:1030)(810:910:1012))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x99y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a296_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (763:844:926)(783:856:930))
          (PORT IN3 (940:1030:1120)(963:1037:1112))
          (PORT IN7 (579:655:732)(558:622:687))
          (PORT IN8 (1283:1449:1618)(1302:1457:1614))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x105y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a297_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1758:1965:2177)(1859:2061:2266))
          (PORT IN4 (1274:1408:1548)(1315:1435:1557))
          (PORT IN5 (1540:1740:1943)(1574:1756:1944))
          (PORT IN6 (622:698:775)(602:664:727))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x95y67
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a298_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1703:1906:2114)(1735:1932:2134))
          (PORT IN4 (1248:1404:1562)(1277:1433:1591))
          (PORT IN5 (394:453:514)(364:412:461))
          (PORT IN6 (870:985:1102)(848:945:1043))
          (PORT IN8 (737:840:945)(752:844:938))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a298_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1864:2064:2270)(1879:2048:2223))
          (PORT SR (5002:5436:5885)(5245:5646:6057))
          (PORT CINY2 (2266:2266:2281)(2369:2384:2405))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x91y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a299_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1557:1742:1931)(1628:1806:1988))
          (PORT IN4 (356:415:474)(336:384:433))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x97y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a301_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1086:1212:1338)(1115:1237:1360))
          (PORT IN3 (1284:1428:1574)(1318:1449:1584))
          (PORT IN5 (1441:1617:1795)(1451:1617:1789))
          (PORT IN6 (955:1082:1213)(978:1092:1208))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x97y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a302_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1142:1268:1396)(1184:1299:1418))
          (PORT IN4 (1722:1945:2172)(1779:1990:2206))
          (PORT IN7 (1307:1471:1639)(1386:1554:1723))
          (PORT IN8 (1371:1546:1723)(1406:1571:1740))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x96y67
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a303_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (531:615:700)(508:574:640))
          (PORT IN3 (553:648:745)(548:627:709))
          (PORT IN4 (1203:1373:1545)(1218:1378:1541))
          (PORT IN6 (545:637:731)(522:592:663))
          (PORT IN7 (1076:1233:1392)(1116:1260:1409))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a303_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1884:2083:2287)(1893:2062:2238))
          (PORT SR (3401:3710:4030)(3552:3846:4145))
          (PORT CINY2 (2378:2378:2394)(2483:2499:2521))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x94y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a304_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1307:1445:1586)(1374:1496:1619))
          (PORT IN4 (359:413:468)(335:379:423))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x100y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a306_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (923:1025:1127)(949:1044:1140))
          (PORT IN3 (1106:1225:1346)(1135:1239:1347))
          (PORT IN5 (1306:1474:1643)(1331:1485:1640))
          (PORT IN6 (1257:1420:1587)(1297:1455:1617))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x96y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a307_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1714:1911:2111)(1820:2012:2207))
          (PORT IN3 (2019:2217:2422)(2059:2236:2418))
          (PORT IN6 (686:766:848)(663:730:798))
          (PORT IN8 (726:840:955)(748:848:950))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x112y94
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a308_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1106:1252:1401)(1177:1319:1464))
          (PORT IN2 (590:670:753)(583:658:735))
          (PORT IN3 (374:433:493)(342:389:437))
          (PORT IN5 (1129:1269:1412)(1163:1301:1442))
          (PORT IN7 (1383:1550:1721)(1471:1629:1789))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a308_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1565:1760:1959)(1595:1770:1949))
          (PORT SR (2222:2420:2620)(2324:2501:2684))
          (PORT CINY2 (5898:5898:5930)(6332:6364:6429))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x106y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a309_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1346:1515:1687)(1432:1600:1771))
          (PORT IN7 (898:1034:1172)(909:1037:1168))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x110y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1728:1924:2127)(1808:1998:2193))
          (PORT IN3 (1514:1713:1915)(1595:1786:1980))
          (PORT IN5 (906:1016:1130)(908:1009:1111))
          (PORT IN6 (1065:1214:1367)(1044:1172:1302))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x115y96
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a312_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1356:1504:1657)(1425:1558:1695))
          (PORT IN4 (1977:2187:2400)(2088:2285:2486))
          (PORT IN5 (560:647:736)(531:597:664))
          (PORT IN6 (1502:1669:1841)(1546:1711:1882))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x103y105
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (775:886:998)(781:879:980))
          (PORT IN3 (1076:1210:1349)(1092:1213:1338))
          (PORT IN4 (736:841:949)(751:850:951))
          (PORT IN6 (1493:1682:1876)(1510:1678:1850))
          (PORT IN8 (755:872:990)(768:874:981))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a313_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1657:1837:2024)(1697:1864:2036))
          (PORT SR (1000:1090:1183)(1011:1086:1162))
          (PORT CINY2 (5594:5594:5617)(6131:6154:6221))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x105y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a314_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1560:1728:1899)(1646:1794:1946))
          (PORT IN4 (1090:1227:1368)(1121:1257:1394))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x104y105
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1507:1670:1835)(1586:1743:1902))
          (PORT IN3 (1755:1969:2186)(1842:2041:2246))
          (PORT IN7 (932:1054:1177)(936:1050:1167))
          (PORT IN8 (721:826:933)(717:806:897))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x105y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a317_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1740:1938:2140)(1828:2019:2212))
          (PORT IN4 (1263:1414:1566)(1300:1426:1555))
          (PORT IN7 (1309:1473:1639)(1348:1507:1669))
          (PORT IN8 (913:1047:1184)(930:1053:1179))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x116y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a318_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1225:1376:1529)(1231:1368:1510))
          (PORT IN3 (951:1087:1226)(985:1111:1238))
          (PORT IN4 (1286:1423:1564)(1317:1448:1585))
          (PORT IN7 (763:863:966)(774:871:969))
          (PORT IN8 (1466:1637:1811)(1511:1671:1837))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a318_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1039:1155:1274)(1034:1134:1237))
          (PORT SR (2312:2512:2717)(2415:2598:2784))
          (PORT CINY2 (5834:5834:5870)(6188:6224:6285))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x112y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1097:1243:1394)(1105:1243:1386))
          (PORT IN6 (1604:1797:1995)(1703:1890:2081))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x114y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1238:1393:1553)(1304:1450:1600))
          (PORT IN3 (1346:1514:1685)(1396:1544:1698))
          (PORT IN7 (826:936:1049)(805:894:985))
          (PORT IN8 (2248:2510:2781)(2353:2614:2877))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x113y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a322_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1498:1659:1823)(1535:1679:1827))
          (PORT IN4 (1320:1493:1671)(1336:1489:1644))
          (PORT IN5 (1095:1236:1379)(1147:1277:1410))
          (PORT IN6 (442:503:565)(422:474:527))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x112y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1220:1370:1524)(1211:1345:1482))
          (PORT IN2 (1062:1183:1306)(1067:1171:1278))
          (PORT IN4 (845:955:1068)(819:907:998))
          (PORT IN6 (747:857:967)(760:856:954))
          (PORT IN8 (721:826:933)(700:794:889))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a323_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2175:2397:2623)(2260:2471:2689))
          (PORT SR (2445:2637:2831)(2554:2717:2885))
          (PORT CINY2 (4938:4938:4970)(5207:5239:5289))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x107y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a324_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1653:1834:2019)(1704:1873:2045))
          (PORT IN7 (723:830:940)(706:798:894))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x111y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a326_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1235:1393:1553)(1305:1449:1594))
          (PORT IN3 (1781:1981:2185)(1800:1969:2144))
          (PORT IN5 (1343:1499:1660)(1393:1552:1713))
          (PORT IN6 (1229:1364:1501)(1265:1387:1513))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x115y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1395:1589:1788)(1461:1632:1807))
          (PORT IN4 (1535:1717:1903)(1555:1716:1880))
          (PORT IN7 (1143:1308:1476)(1189:1353:1518))
          (PORT IN8 (1644:1845:2052)(1704:1900:2101))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x109y73
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a328_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1825:2038:2258)(1879:2093:2314))
          (PORT IN3 (882:1000:1120)(852:945:1041))
          (PORT IN4 (581:674:769)(562:632:702))
          (PORT IN7 (969:1108:1251)(993:1117:1243))
          (PORT IN8 (1666:1873:2087)(1741:1943:2149))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a328_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1895:2080:2269)(1959:2138:2322))
          (PORT SR (2730:2981:3238)(2865:3096:3332))
          (PORT CINY2 (4218:4218:4247)(4415:4444:4485))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x106y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1570:1735:1905)(1598:1744:1895))
          (PORT IN8 (1279:1436:1598)(1299:1457:1619))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x110y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1455:1641:1830)(1535:1708:1885))
          (PORT IN3 (1733:1921:2113)(1818:1991:2167))
          (PORT IN5 (1668:1869:2074)(1730:1921:2119))
          (PORT IN6 (750:845:942)(758:848:939))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x115y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a332_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2174:2447:2726)(2272:2519:2770))
          (PORT IN3 (1115:1240:1365)(1162:1280:1399))
          (PORT IN5 (1582:1778:1976)(1647:1834:2026))
          (PORT IN7 (1823:1993:2169)(1877:2038:2204))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_OR/D///    Pos: x110y67
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1237:1359:1485)(1243:1351:1461))
          (PORT IN2 (1215:1376:1538)(1208:1338:1474))
          (PORT IN3 (982:1114:1250)(955:1064:1176))
          (PORT IN7 (1002:1144:1289)(978:1092:1211))
          (PORT IN8 (1341:1491:1644)(1360:1496:1635))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a333_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1727:1905:2086)(1802:1971:2146))
          (PORT SR (2494:2716:2947)(2581:2774:2971))
          (PORT CINY2 (3946:3946:3976)(4079:4109:4145))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x102y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a334_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1930:2108:2292)(1983:2144:2309))
          (PORT IN3 (763:851:942)(767:841:918))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x107y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2062:2286:2516)(2164:2378:2596))
          (PORT IN3 (1867:2090:2317)(1963:2172:2387))
          (PORT IN7 (1461:1641:1827)(1461:1622:1786))
          (PORT IN8 (1725:1967:2213)(1793:2038:2288))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x115y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1578:1752:1930)(1670:1832:1998))
          (PORT IN4 (1684:1875:2069)(1740:1905:2076))
          (PORT IN7 (1667:1850:2039)(1658:1822:1990))
          (PORT IN8 (1265:1410:1558)(1311:1450:1591))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x107y70
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a338_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1144:1297:1452)(1188:1329:1473))
          (PORT IN2 (578:653:730)(592:656:721))
          (PORT IN3 (764:873:984)(776:881:989))
          (PORT IN5 (1258:1431:1606)(1285:1442:1605))
          (PORT IN6 (1623:1787:1954)(1673:1832:1993))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a338_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1474:1638:1807)(1514:1664:1819))
          (PORT SR (2541:2753:2971)(2662:2853:3049))
          (PORT CINY2 (3802:3802:3829)(3962:3989:4025))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x103y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a339_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1971:2176:2382)(2045:2232:2422))
          (PORT IN4 (1374:1551:1731)(1368:1526:1689))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x107y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1654:1861:2073)(1771:1963:2160))
          (PORT IN3 (1723:1941:2160)(1784:1981:2183))
          (PORT IN5 (1001:1144:1290)(972:1091:1214))
          (PORT IN6 (1204:1331:1460)(1216:1326:1440))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x110y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a342_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1749:1950:2156)(1861:2049:2240))
          (PORT IN4 (1451:1608:1770)(1528:1669:1811))
          (PORT IN5 (2381:2688:3001)(2424:2698:2980))
          (PORT IN6 (563:637:712)(556:618:683))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x114y70
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1328:1488:1652)(1393:1556:1720))
          (PORT IN3 (1281:1441:1602)(1347:1491:1637))
          (PORT IN4 (1185:1333:1484)(1264:1400:1540))
          (PORT IN5 (1736:1950:2168)(1826:2027:2235))
          (PORT IN8 (1198:1346:1496)(1274:1409:1548))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a343_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1620:1776:1937)(1676:1819:1965))
          (PORT SR (2834:3076:3323)(2956:3172:3394))
          (PORT CINY2 (4586:4586:4620)(4760:4794:4837))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x105y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1507:1680:1860)(1533:1693:1856))
          (PORT IN4 (1463:1665:1871)(1519:1704:1895))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x108y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a346_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1342:1492:1645)(1413:1548:1685))
          (PORT IN3 (1498:1667:1839)(1561:1712:1867))
          (PORT IN5 (1849:2072:2300)(1933:2151:2374))
          (PORT IN6 (1513:1688:1866)(1572:1731:1891))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x111y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2411:2649:2890)(2498:2716:2937))
          (PORT IN3 (1264:1416:1570)(1330:1468:1608))
          (PORT IN6 (1466:1643:1824)(1456:1611:1770))
          (PORT IN8 (1631:1865:2102)(1689:1915:2147))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x114y83
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1052:1186:1323)(1061:1182:1306))
          (PORT IN2 (1038:1164:1293)(1036:1144:1254))
          (PORT IN3 (731:842:955)(735:837:941))
          (PORT IN6 (1047:1173:1303)(1042:1148:1259))
          (PORT IN7 (539:624:710)(526:599:673))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a348_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1772:1981:2195)(1875:2087:2305))
          (PORT SR (2501:2715:2934)(2615:2797:2985))
          (PORT CINY2 (5418:5418:5452)(5735:5769:5825))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x112y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1265:1441:1620)(1331:1497:1665))
          (PORT IN6 (1482:1651:1822)(1555:1719:1885))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x113y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1551:1762:1975)(1656:1854:2055))
          (PORT IN3 (1720:1941:2165)(1788:1996:2211))
          (PORT IN5 (586:672:760)(580:660:742))
          (PORT IN6 (584:668:753)(578:656:736))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x116y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1578:1792:2012)(1660:1854:2055))
          (PORT IN4 (2022:2218:2420)(2090:2277:2469))
          (PORT IN7 (562:651:742)(546:622:699))
          (PORT IN8 (597:675:753)(589:653:718))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x110y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1185:1345:1509)(1174:1313:1455))
          (PORT IN3 (358:411:465)(341:385:430))
          (PORT IN4 (1470:1652:1837)(1490:1661:1834))
          (PORT IN6 (769:863:958)(782:868:955))
          (PORT IN8 (766:861:960)(777:865:957))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a353_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1964:2177:2393)(2018:2217:2422))
          (PORT SR (2420:2644:2872)(2514:2705:2902))
          (PORT CINY2 (4714:4714:4744)(4979:5009:5057))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x105y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1594:1779:1970)(1685:1860:2038))
          (PORT IN7 (1111:1255:1402)(1120:1258:1400))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x107y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (857:963:1071)(883:978:1074))
          (PORT IN3 (1609:1806:2007)(1674:1859:2049))
          (PORT IN5 (1077:1201:1327)(1108:1227:1348))
          (PORT IN6 (1069:1191:1316)(1111:1230:1350))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x110y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1554:1731:1911)(1649:1813:1980))
          (PORT IN4 (1368:1557:1752)(1387:1557:1728))
          (PORT IN7 (906:1009:1113)(936:1032:1131))
          (PORT IN8 (1274:1435:1601)(1339:1496:1658))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x98y109
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1621:1806:1995)(1643:1813:1988))
          (PORT IN2 (836:948:1064)(811:905:1001))
          (PORT IN3 (720:826:933)(722:815:910))
          (PORT IN6 (587:657:728)(597:660:723))
          (PORT IN7 (714:817:923)(712:803:896))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a358_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2024:2271:2526)(2069:2286:2509))
          (PORT SR (1970:2208:2454)(2061:2279:2502))
          (PORT CINY2 (5290:5290:5308)(5861:5879:5945))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x97y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (917:1011:1106)(955:1043:1133))
          (PORT IN8 (767:885:1005)(775:886:1000))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x99y106
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1319:1463:1612)(1382:1521:1663))
          (PORT IN3 (1061:1184:1307)(1076:1174:1276))
          (PORT IN5 (946:1084:1223)(953:1073:1197))
          (PORT IN6 (880:1000:1122)(897:1012:1129))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x101y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a362_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1129:1256:1388)(1178:1303:1430))
          (PORT IN4 (1396:1562:1735)(1430:1578:1730))
          (PORT IN5 (1125:1263:1403)(1153:1291:1432))
          (PORT IN6 (570:641:715)(567:627:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x108y98
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (752:850:948)(779:872:967))
          (PORT IN3 (552:635:721)(538:607:679))
          (PORT IN4 (566:658:751)(558:638:719))
          (PORT IN5 (884:993:1104)(878:976:1077))
          (PORT IN8 (567:660:754)(558:635:714))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a363_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1450:1615:1783)(1495:1643:1796))
          (PORT SR (2279:2501:2728)(2427:2646:2871))
          (PORT CINY2 (5706:5706:5734)(6176:6204:6269))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x105y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a364_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (863:1001:1141)(871:994:1119))
          (PORT IN2 (1506:1670:1837)(1579:1726:1875))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX4b////    Pos: x109y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1680:1879:2081)(1763:1952:2143))
          (PORT IN3 (1830:2054:2281)(1907:2117:2331))
          (PORT IN7 (539:619:702)(525:592:661))
          (PORT IN8 (765:859:957)(786:874:964))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x112y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1532:1708:1886)(1613:1778:1944))
          (PORT IN4 (1802:2002:2206)(1825:1990:2159))
          (PORT IN5 (612:684:757)(595:656:717))
          (PORT IN6 (1111:1269:1429)(1137:1281:1428))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x100y107
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1038:1176:1316)(1024:1139:1256))
          (PORT IN3 (1122:1256:1392)(1153:1281:1413))
          (PORT IN5 (548:632:717)(542:614:687))
          (PORT IN7 (908:1044:1183)(923:1040:1161))
          (PORT IN8 (830:954:1080)(838:949:1061))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a368_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1705:1884:2069)(1783:1952:2125))
          (PORT SR (1504:1666:1830)(1566:1717:1871))
          (PORT CINY2 (5386:5386:5406)(5939:5959:6025))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x100y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a369_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1684:1859:2038)(1709:1856:2006))
          (PORT IN3 (1202:1382:1566)(1239:1414:1594))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x101y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1655:1841:2030)(1736:1917:2101))
          (PORT IN3 (1549:1737:1928)(1606:1779:1956))
          (PORT IN5 (545:628:713)(530:600:672))
          (PORT IN6 (1221:1380:1543)(1256:1409:1568))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x102y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2313:2619:2930)(2440:2743:3048))
          (PORT IN3 (1518:1682:1850)(1555:1708:1863))
          (PORT IN5 (1731:1954:2185)(1757:1963:2173))
          (PORT IN7 (1692:1863:2041)(1712:1866:2024))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_OR/D///    Pos: x115y88
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (785:881:979)(810:900:992))
          (PORT IN3 (933:1049:1168)(927:1030:1136))
          (PORT IN4 (561:639:718)(543:608:675))
          (PORT IN7 (1099:1236:1377)(1138:1264:1394))
          (PORT IN8 (539:618:700)(526:595:665))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a373_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1526:1706:1891)(1552:1722:1896))
          (PORT SR (2429:2655:2885)(2539:2742:2949))
          (PORT CINY2 (5850:5850:5885)(6224:6259:6321))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x110y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a374_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1284:1437:1592)(1291:1423:1557))
          (PORT IN2 (907:1010:1113)(914:998:1083))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX4b////    Pos: x116y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1248:1403:1562)(1320:1466:1617))
          (PORT IN3 (1888:2096:2309)(1965:2153:2349))
          (PORT IN7 (847:966:1087)(854:962:1074))
          (PORT IN8 (1146:1281:1418)(1155:1279:1405))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a377_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1109:1233:1358)(1157:1273:1390))
          (PORT IN4 (1357:1515:1677)(1357:1487:1621))
          (PORT IN7 (1090:1217:1349)(1085:1196:1308))
          (PORT IN8 (2280:2549:2831)(2332:2591:2855))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x113y76
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2248:2518:2794)(2363:2624:2895))
          (PORT IN3 (740:840:940)(748:833:922))
          (PORT IN4 (1210:1372:1537)(1222:1379:1541))
          (PORT IN6 (1178:1326:1480)(1216:1358:1503))
          (PORT IN7 (746:842:940)(749:835:924))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a378_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2099:2301:2505)(2170:2357:2552))
          (PORT SR (2599:2813:3032)(2731:2926:3123))
          (PORT CINY2 (4858:4858:4891)(5096:5129:5177))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x109y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (548:631:714)(540:608:679))
          (PORT IN8 (1402:1564:1731)(1452:1600:1752))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x110y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1575:1798:2026)(1648:1850:2053))
          (PORT IN3 (1890:2133:2381)(1929:2154:2384))
          (PORT IN5 (570:648:727)(561:625:690))
          (PORT IN6 (1150:1295:1443)(1188:1327:1468))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x117y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a382_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2307:2586:2869)(2362:2603:2852))
          (PORT IN4 (3293:3678:4073)(3426:3805:4190))
          (PORT IN7 (1294:1456:1622)(1357:1515:1677))
          (PORT IN8 (1263:1431:1603)(1283:1438:1596))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x104y104
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1471:1643:1821)(1530:1699:1874))
          (PORT IN3 (989:1112:1237)(1021:1140:1261))
          (PORT IN4 (1425:1592:1761)(1427:1578:1732))
          (PORT IN5 (981:1099:1219)(988:1097:1209))
          (PORT IN7 (811:913:1018)(814:899:986))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a383_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1699:1866:2038)(1746:1899:2057))
          (PORT SR (1371:1517:1667)(1408:1531:1655))
          (PORT CINY2 (5642:5642:5666)(6170:6194:6261))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x104y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a384_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (578:665:755)(571:642:713))
          (PORT IN2 (1837:2052:2272)(1923:2117:2314))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX4b////    Pos: x106y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1387:1561:1738)(1434:1587:1744))
          (PORT IN3 (1530:1723:1917)(1575:1747:1921))
          (PORT IN7 (1308:1487:1669)(1367:1543:1722))
          (PORT IN8 (1267:1425:1588)(1298:1451:1607))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x108y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2136:2375:2620)(2265:2503:2744))
          (PORT IN3 (1751:1950:2153)(1844:2024:2209))
          (PORT IN6 (1448:1620:1797)(1502:1671:1844))
          (PORT IN8 (561:642:724)(555:627:700))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x94y93
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a388_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (895:1030:1167)(905:1029:1155))
          (PORT IN2 (354:410:467)(326:370:416))
          (PORT IN4 (540:617:697)(532:603:675))
          (PORT IN7 (1062:1191:1322)(1043:1148:1257))
          (PORT IN8 (901:1019:1140)(909:1026:1147))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a388_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1713:1889:2071)(1788:1956:2127))
          (PORT SR (2569:2818:3073)(2699:2931:3166))
          (PORT CINY2 (3818:3818:3832)(4205:4219:4265))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x92y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a389_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1636:1840:2052)(1643:1827:2015))
          (PORT IN6 (1571:1787:2010)(1611:1812:2016))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x95y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1843:2047:2257)(1903:2095:2293))
          (PORT IN3 (1520:1715:1915)(1555:1735:1917))
          (PORT IN7 (1272:1454:1641)(1272:1426:1584))
          (PORT IN8 (1884:2115:2353)(1931:2151:2376))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x95y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a392_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1410:1583:1760)(1437:1592:1749))
          (PORT IN4 (1555:1748:1946)(1624:1802:1982))
          (PORT IN7 (1903:2122:2344)(1944:2146:2354))
          (PORT IN8 (574:647:721)(563:624:686))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x88y107
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a393_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1116:1235:1357)(1179:1294:1413))
          (PORT IN3 (996:1107:1219)(1027:1127:1229))
          (PORT IN4 (1074:1209:1348)(1073:1184:1298))
          (PORT IN5 (1775:1985:2199)(1872:2084:2301))
          (PORT IN8 (1392:1553:1720)(1407:1557:1710))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a393_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1905:2083:2266)(2006:2172:2344))
          (PORT SR (1847:2034:2227)(1906:2068:2232))
          (PORT CINY2 (4042:4042:4050)(4571:4579:4633))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x93y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1069:1219:1373)(1124:1263:1406))
          (PORT IN8 (1588:1740:1895)(1661:1800:1942))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x95y106
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a396_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1655:1845:2040)(1709:1892:2081))
          (PORT IN3 (1722:1921:2125)(1779:1962:2148))
          (PORT IN5 (652:725:800)(659:723:789))
          (PORT IN6 (1371:1556:1745)(1385:1561:1741))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x100y105
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a397_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1658:1853:2054)(1725:1910:2098))
          (PORT IN4 (1594:1785:1981)(1651:1828:2010))
          (PORT IN5 (1570:1751:1934)(1641:1815:1995))
          (PORT IN6 (1586:1779:1977)(1594:1774:1957))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x90y104
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a398_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (872:1000:1131)(888:1005:1125))
          (PORT IN3 (884:1015:1150)(900:1020:1143))
          (PORT IN4 (1472:1640:1810)(1483:1635:1790))
          (PORT IN6 (1241:1408:1577)(1233:1367:1505))
          (PORT IN8 (921:1065:1211)(936:1067:1199))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a398_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2195:2424:2660)(2296:2512:2733))
          (PORT SR (2162:2388:2623)(2209:2410:2614))
          (PORT CINY2 (4074:4074:4084)(4574:4584:4637))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x95y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a399_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (782:889:999)(790:894:1000))
          (PORT IN8 (2041:2265:2492)(2150:2362:2577))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x93y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a401_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1824:2041:2265)(1879:2072:2270))
          (PORT IN3 (1852:2040:2232)(1901:2071:2246))
          (PORT IN5 (566:648:732)(583:661:740))
          (PORT IN6 (397:456:515)(369:413:458))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x94y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a402_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1886:2065:2251)(1954:2119:2290))
          (PORT IN4 (1556:1720:1887)(1627:1775:1924))
          (PORT IN7 (710:824:940)(703:797:894))
          (PORT IN8 (829:929:1029)(847:934:1025))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x102y93
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (736:833:934)(744:832:921))
          (PORT IN2 (1662:1872:2085)(1769:1983:2201))
          (PORT IN3 (392:448:505)(383:432:482))
          (PORT IN5 (1069:1203:1340)(1093:1224:1355))
          (PORT IN8 (908:1030:1154)(966:1092:1222))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a403_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1220:1355:1495)(1251:1383:1516))
          (PORT SR (1537:1667:1799)(1596:1706:1820))
          (PORT CINY2 (4714:4714:4736)(5117:5139:5193))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x100y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a404_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (548:631:716)(522:585:649))
          (PORT IN2 (1257:1430:1607)(1260:1410:1563))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX4b////    Pos: x102y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a406_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1319:1485:1655)(1388:1546:1707))
          (PORT IN3 (1042:1184:1328)(1069:1206:1345))
          (PORT IN7 (747:858:973)(729:825:923))
          (PORT IN8 (1097:1231:1367)(1119:1254:1393))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x107y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a407_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1547:1721:1901)(1602:1765:1932))
          (PORT IN4 (1221:1384:1548)(1231:1378:1528))
          (PORT IN5 (1283:1462:1643)(1293:1450:1610))
          (PORT IN6 (1495:1670:1851)(1537:1704:1874))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x106y85
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a408_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1074:1220:1367)(1098:1242:1388))
          (PORT IN2 (1250:1426:1603)(1311:1472:1637))
          (PORT IN3 (390:449:509)(363:406:450))
          (PORT IN7 (377:434:493)(350:393:437))
          (PORT IN8 (590:663:737)(592:654:717))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a408_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (922:1044:1169)(913:1025:1141))
          (PORT SR (2221:2414:2611)(2350:2528:2712))
          (PORT CINY2 (4650:4650:4676)(4973:4999:5049))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x102y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a409_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (765:875:988)(759:861:964))
          (PORT IN4 (758:850:945)(779:869:960))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x107y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (720:833:948)(707:799:893))
          (PORT IN3 (1740:1963:2191)(1808:2024:2244))
          (PORT IN5 (760:882:1005)(743:842:943))
          (PORT IN6 (1102:1258:1417)(1141:1289:1440))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x111y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a412_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1202:1369:1539)(1261:1409:1558))
          (PORT IN4 (786:879:973)(782:857:933))
          (PORT IN7 (1305:1457:1615)(1311:1446:1583))
          (PORT IN8 (546:629:713)(525:590:656))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR/D///    Pos: x109y68
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a413_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1399:1583:1770)(1437:1614:1796))
          (PORT IN2 (1180:1333:1486)(1178:1304:1433))
          (PORT IN3 (1615:1788:1966)(1656:1819:1987))
          (PORT IN7 (1607:1781:1958)(1652:1815:1982))
          (PORT IN8 (1408:1554:1705)(1419:1547:1679))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a413_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1985:2225:2469)(2059:2285:2517))
          (PORT SR (2546:2759:2980)(2670:2869:3071))
          (PORT CINY2 (3898:3898:3927)(4040:4069:4105))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x104y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a414_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1808:1990:2175)(1866:2028:2193))
          (PORT IN4 (1492:1677:1869)(1553:1732:1915))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x105y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1436:1600:1768)(1515:1669:1826))
          (PORT IN3 (1573:1741:1914)(1591:1731:1876))
          (PORT IN5 (1037:1180:1327)(1018:1135:1253))
          (PORT IN6 (967:1075:1187)(962:1063:1167))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x111y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1470:1621:1775)(1552:1689:1829))
          (PORT IN4 (1878:2054:2235)(1940:2091:2245))
          (PORT IN5 (1764:1967:2173)(1878:2084:2294))
          (PORT IN6 (1190:1343:1500)(1208:1344:1484))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x100y66
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a418_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (566:652:741)(550:619:690))
          (PORT IN3 (722:836:950)(714:808:905))
          (PORT IN6 (534:621:709)(517:586:656))
          (PORT IN7 (1121:1261:1404)(1114:1226:1341))
          (PORT IN8 (555:650:746)(536:605:676))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a418_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1486:1653:1822)(1536:1684:1838))
          (PORT SR (2378:2575:2778)(2482:2669:2859))
          (PORT CINY2 (2762:2762:2782)(2864:2884:2909))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x100y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a419_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (646:727:810)(649:716:785))
          (PORT IN8 (1164:1301:1439)(1181:1307:1434))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x100y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1255:1377:1502)(1283:1398:1514))
          (PORT IN3 (1379:1532:1688)(1387:1511:1639))
          (PORT IN5 (560:644:728)(544:617:692))
          (PORT IN6 (2058:2294:2533)(2123:2334:2551))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x104y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a422_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2096:2322:2551)(2185:2393:2607))
          (PORT IN4 (930:1019:1110)(949:1022:1096))
          (PORT IN5 (1098:1225:1355)(1131:1256:1386))
          (PORT IN6 (769:872:976)(798:893:991))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR/D///    Pos: x105y71
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a423_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (583:666:749)(571:643:716))
          (PORT IN2 (1569:1764:1960)(1646:1832:2023))
          (PORT IN3 (1055:1183:1313)(1043:1151:1263))
          (PORT IN7 (1033:1167:1302)(1017:1135:1255))
          (PORT IN8 (1563:1764:1968)(1587:1777:1971))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a423_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1581:1747:1919)(1592:1742:1897))
          (PORT SR (2168:2334:2506)(2275:2429:2586))
          (PORT CINY2 (3642:3642:3667)(3809:3834:3869))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x102y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a424_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (757:860:966)(774:877:982))
          (PORT IN8 (1687:1887:2090)(1722:1909:2100))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x109y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1597:1804:2015)(1696:1895:2095))
          (PORT IN3 (1769:1968:2172)(1782:1951:2126))
          (PORT IN5 (2574:2864:3160)(2700:2983:3274))
          (PORT IN6 (1965:2175:2392)(2034:2243:2455))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x105y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a427_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2057:2282:2511)(2129:2336:2545))
          (PORT IN3 (1641:1811:1984)(1691:1847:2006))
          (PORT IN6 (1866:2077:2296)(1948:2152:2359))
          (PORT IN8 (1081:1237:1396)(1112:1265:1421))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x88y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a428_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1688:1886:2087)(1761:1958:2158))
          (PORT IN8 (1219:1355:1496)(1207:1328:1451))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a428_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2266:2491:2724)(2387:2607:2830))
          (PORT SR (2394:2619:2849)(2535:2744:2959))
          (PORT CINY2 (3658:3658:3666)(4121:4129:4177))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR////    Pos: x104y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a429_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2078:2309:2546)(2171:2401:2631))
          (PORT IN6 (1650:1844:2043)(1728:1908:2091))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND/D//AND/D    Pos: x83y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a430_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1946:2172:2402)(2059:2290:2527))
          (PORT IN8 (571:654:739)(576:653:732))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a430_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2373:2597:2827)(2468:2669:2875))
          (PORT SR (2345:2582:2823)(2457:2673:2893))
          (PORT CINY2 (3482:3482:3485)(4001:4004:4053))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a430_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (550:626:704)(543:614:686))
          (PORT IN4 (1901:2096:2295)(1979:2153:2327))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a430_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2373:2597:2827)(2468:2669:2875))
          (PORT SR (2345:2582:2823)(2457:2673:2893))
          (PORT CINY2 (3482:3482:3485)(4001:4004:4053))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x85y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1106:1228:1355)(1113:1222:1334))
          (PORT IN8 (2008:2260:2517)(2095:2334:2579))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a431_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1923:2096:2275)(2002:2158:2317))
          (PORT SR (2257:2459:2666)(2371:2554:2742))
          (PORT CINY2 (2874:2874:2879)(3254:3259:3297))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a432_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1176:1307:1439)(1179:1288:1398))
          (PORT IN4 (1623:1817:2013)(1653:1830:2013))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a432_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2037:2282:2531)(2088:2335:2587))
          (PORT SR (2662:2903:3151)(2756:2974:3198))
          (PORT CINY2 (3098:3098:3109)(3413:3424:3461))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x91y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a433_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (381:439:499)(360:404:450))
          (PORT IN8 (1988:2194:2404)(2088:2274:2465))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a433_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2384:2646:2911)(2466:2726:2989))
          (PORT SR (4451:4875:5312)(4758:5170:5591))
          (PORT CINY2 (2074:2074:2085)(2213:2224:2245))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a434_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1075:1211:1351)(1086:1210:1339))
          (PORT IN4 (1254:1390:1529)(1296:1421:1549))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a434_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1614:1791:1973)(1664:1824:1988))
          (PORT SR (2496:2729:2967)(2611:2819:3030))
          (PORT CINY2 (3258:3258:3279)(3428:3449:3481))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a435_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (553:636:719)(545:614:686))
          (PORT IN8 (2155:2391:2634)(2295:2531:2769))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a435_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2924:3293:3667)(3108:3487:3869))
          (PORT SR (4276:4650:5034)(4552:4914:5283))
          (PORT CINY2 (2394:2394:2409)(2519:2534:2557))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a436_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1749:1949:2154)(1834:2031:2231))
          (PORT IN4 (2107:2314:2525)(2188:2366:2549))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a436_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2659:2986:3320)(2767:3090:3418))
          (PORT SR (2836:3113:3398)(2959:3213:3472))
          (PORT CINY2 (2170:2170:2183)(2291:2304:2325))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a437_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1361:1564:1770)(1414:1592:1772))
          (PORT IN4 (2055:2291:2530)(2145:2363:2585))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a437_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1739:1931:2128)(1805:1977:2153))
          (PORT SR (2554:2803:3055)(2664:2889:3121))
          (PORT CINY2 (5946:5946:5979)(6371:6404:6469))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x106y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1294:1447:1604)(1337:1482:1631))
          (PORT IN8 (525:612:702)(507:577:648))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a438_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1616:1756:1902)(1671:1804:1939))
          (PORT SR (1486:1651:1821)(1530:1674:1821))
          (PORT CINY2 (6058:6058:6084)(6623:6649:6721))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a438_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1115:1236:1360)(1151:1271:1394))
          (PORT IN4 (1880:2075:2274)(1950:2133:2318))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a438_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1616:1756:1902)(1671:1804:1939))
          (PORT SR (1486:1651:1821)(1530:1674:1821))
          (PORT CINY2 (6058:6058:6084)(6623:6649:6721))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a439_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2894:3270:3656)(2982:3322:3669))
          (PORT IN4 (722:821:920)(736:829:924))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a439_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1687:1888:2094)(1757:1943:2133))
          (PORT SR (2761:3000:3245)(2923:3144:3371))
          (PORT CINY2 (5994:5994:6032)(6341:6379:6441))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a440_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1149:1296:1448)(1192:1325:1460))
          (PORT IN8 (1970:2246:2527)(2020:2268:2522))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a440_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1276:1428:1583)(1315:1454:1596))
          (PORT SR (2431:2620:2811)(2541:2704:2873))
          (PORT CINY2 (5050:5050:5083)(5321:5354:5405))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a441_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1146:1300:1458)(1211:1359:1509))
          (PORT IN4 (2218:2458:2703)(2305:2532:2763))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a441_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1885:2106:2329)(1948:2154:2368))
          (PORT SR (3038:3337:3642)(3203:3478:3759))
          (PORT CINY2 (4842:4842:4876)(5060:5094:5141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a442_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (372:428:484)(348:391:435))
          (PORT IN8 (2294:2549:2806)(2418:2655:2899))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a442_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1599:1775:1953)(1629:1786:1947))
          (PORT SR (2979:3245:3515)(3116:3358:3605))
          (PORT CINY2 (4298:4298:4330)(4457:4489:4529))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a443_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (914:1037:1162)(930:1047:1166))
          (PORT IN4 (2162:2378:2599)(2241:2425:2617))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a443_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1526:1703:1886)(1562:1719:1881))
          (PORT SR (3089:3379:3680)(3282:3562:3847))
          (PORT CINY2 (4026:4026:4055)(4190:4219:4257))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a444_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (597:681:767)(596:669:744))
          (PORT IN4 (1969:2213:2462)(2065:2289:2517))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a444_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1774:1973:2175)(1829:2013:2202))
          (PORT SR (3008:3274:3545)(3139:3381:3629))
          (PORT CINY2 (4410:4410:4443)(4571:4604:4645))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a445_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1565:1771:1982)(1583:1762:1944))
          (PORT IN8 (1646:1835:2028)(1695:1868:2045))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a445_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1785:1984:2186)(1871:2062:2256))
          (PORT SR (2353:2552:2755)(2459:2640:2825))
          (PORT CINY2 (6282:6282:6322)(6644:6684:6749))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a446_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1282:1459:1638)(1304:1462:1624))
          (PORT IN4 (1221:1372:1527)(1217:1344:1476))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a446_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1555:1723:1895)(1622:1773:1930))
          (PORT SR (2136:2312:2493)(2228:2382:2539))
          (PORT CINY2 (6010:6010:6047)(6377:6414:6477))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a447_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (569:652:735)(575:653:732))
          (PORT IN8 (2477:2736:3004)(2581:2832:3088))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a447_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1615:1771:1934)(1620:1760:1903))
          (PORT SR (1535:1703:1875)(1597:1745:1894))
          (PORT CINY2 (5818:5818:5843)(6359:6384:6453))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x115y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a448_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (735:843:952)(747:844:943))
          (PORT IN4 (1943:2150:2361)(2042:2237:2435))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a448_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1960:2181:2406)(2070:2280:2495))
          (PORT SR (2419:2642:2868)(2540:2746:2957))
          (PORT CINY2 (6170:6170:6205)(6599:6634:6701))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a449_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1432:1608:1787)(1477:1645:1817))
          (PORT IN8 (1846:2065:2287)(1942:2151:2362))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a449_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1123:1224:1329)(1136:1228:1321))
          (PORT SR (1845:2045:2251)(1893:2076:2263))
          (PORT CINY2 (5978:5978:6005)(6512:6539:6609))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x118y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a450_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1005:1138:1273)(1032:1146:1261))
          (PORT IN8 (710:814:919)(718:816:916))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a450_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1963:2174:2391)(2012:2205:2401))
          (PORT SR (2488:2713:2943)(2606:2817:3031))
          (PORT CINY2 (6250:6250:6288)(6641:6679:6745))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a450_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1202:1360:1520)(1250:1393:1538))
          (PORT IN4 (1120:1242:1368)(1166:1287:1412))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a450_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1963:2174:2391)(2012:2205:2401))
          (PORT SR (2488:2713:2943)(2606:2817:3031))
          (PORT CINY2 (6250:6250:6288)(6641:6679:6745))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1187:1350:1516)(1202:1347:1495))
          (PORT IN8 (2072:2303:2540)(2206:2425:2649))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a451_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1377:1560:1747)(1352:1500:1651))
          (PORT SR (2746:2986:3233)(2885:3100:3319))
          (PORT CINY2 (5082:5082:5117)(5324:5359:5409))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x110y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1107:1234:1362)(1161:1283:1407))
          (PORT IN8 (359:415:472)(339:383:429))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a452_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1857:2029:2206)(1889:2050:2214))
          (PORT SR (2170:2429:2696)(2219:2448:2684))
          (PORT CINY2 (6378:6378:6408)(6929:6959:7033))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a452_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (767:861:958)(776:860:947))
          (PORT IN4 (1872:2059:2251)(1907:2073:2243))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a452_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1857:2029:2206)(1889:2050:2214))
          (PORT SR (2170:2429:2696)(2219:2448:2684))
          (PORT CINY2 (6378:6378:6408)(6929:6959:7033))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x102y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a453_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1434:1607:1784)(1487:1636:1790))
          (PORT IN8 (618:691:765)(616:678:741))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a453_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1502:1681:1866)(1520:1681:1845))
          (PORT SR (1553:1688:1827)(1608:1727:1847))
          (PORT CINY2 (4458:4458:4480)(4817:4839:4889))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x99y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a454_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1021:1157:1294)(1035:1160:1288))
          (PORT IN4 (1881:2095:2314)(1988:2190:2395))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a454_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2161:2390:2623)(2277:2495:2716))
          (PORT SR (1712:1900:2093)(1791:1976:2164))
          (PORT CINY2 (5146:5146:5165)(5675:5694:5757))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x100y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a455_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (734:846:960)(743:844:948))
          (PORT IN8 (1616:1809:2005)(1695:1871:2048))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a455_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2133:2364:2603)(2176:2389:2606))
          (PORT SR (1538:1704:1875)(1597:1755:1916))
          (PORT CINY2 (5130:5130:5150)(5639:5659:5721))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a456_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (374:431:489)(346:389:432))
          (PORT IN4 (1305:1467:1634)(1354:1502:1651))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a456_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1090:1241:1395)(1086:1215:1347))
          (PORT SR (1911:2085:2265)(1992:2150:2311))
          (PORT CINY2 (5258:5258:5286)(5651:5679:5737))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1113:1269:1429)(1167:1323:1481))
          (PORT IN8 (1589:1774:1963)(1653:1834:2020))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a457_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1833:2029:2229)(1881:2063:2252))
          (PORT SR (2257:2458:2664)(2340:2515:2695))
          (PORT CINY2 (5786:5786:5821)(6149:6184:6245))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a458_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1371:1538:1709)(1446:1592:1745))
          (PORT IN4 (1724:1923:2124)(1780:1965:2154))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a458_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2041:2275:2513)(2095:2315:2538))
          (PORT SR (3415:3762:4116)(3620:3948:4283))
          (PORT CINY2 (5194:5194:5230)(5438:5474:5525))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a459_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1719:1938:2163)(1810:2028:2251))
          (PORT IN4 (1397:1543:1693)(1400:1521:1646))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a459_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1646:1867:2093)(1680:1872:2068))
          (PORT SR (2703:2959:3221)(2839:3073:3311))
          (PORT CINY2 (3322:3322:3343)(3503:3524:3557))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a460_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1372:1527:1686)(1397:1535:1677))
          (PORT IN4 (1127:1269:1414)(1163:1288:1416))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a460_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1061:1193:1328)(1095:1217:1343))
          (PORT SR (2259:2451:2647)(2356:2526:2701))
          (PORT CINY2 (4858:4858:4887)(5165:5194:5245))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x86y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a461_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (904:1030:1158)(937:1051:1167))
          (PORT IN8 (2121:2362:2609)(2226:2449:2676))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a461_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1712:1870:2033)(1784:1932:2081))
          (PORT SR (2345:2573:2806)(2438:2641:2847))
          (PORT CINY2 (3242:3242:3248)(3668:3674:3717))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a461_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1523:1706:1892)(1565:1744:1926))
          (PORT IN4 (1940:2158:2382)(2024:2220:2420))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a461_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1712:1870:2033)(1784:1932:2081))
          (PORT SR (2345:2573:2806)(2438:2641:2847))
          (PORT CINY2 (3242:3242:3248)(3668:3674:3717))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x93y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a462_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1626:1834:2045)(1725:1943:2165))
          (PORT IN8 (1073:1217:1365)(1106:1245:1388))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a462_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2191:2435:2684)(2266:2512:2762))
          (PORT SR (3820:4232:4653)(4105:4524:4950))
          (PORT CINY2 (4666:4666:4679)(5216:5229:5289))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a462_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (753:861:971)(750:848:950))
          (PORT IN4 (2024:2240:2461)(2113:2311:2512))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a462_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2191:2435:2684)(2266:2512:2762))
          (PORT SR (3820:4232:4653)(4105:4524:4950))
          (PORT CINY2 (4666:4666:4679)(5216:5229:5289))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a463_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (737:845:953)(744:840:938))
          (PORT IN4 (1631:1791:1953)(1703:1845:1988))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a463_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1996:2247:2503)(2081:2335:2591))
          (PORT SR (2249:2517:2794)(2290:2530:2775))
          (PORT CINY2 (4346:4346:4359)(4841:4854:4909))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x103y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a464_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1049:1200:1354)(1073:1218:1368))
          (PORT IN4 (771:862:956)(781:857:934))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a464_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1563:1750:1940)(1603:1778:1957))
          (PORT SR (1876:2060:2249)(1971:2142:2315))
          (PORT CINY2 (4762:4762:4785)(5156:5179:5233))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2586:2862:3144)(2759:3019:3283))
          (PORT IN8 (893:1028:1166)(900:1022:1146))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a465_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (580:649:720)(569:632:696))
          (PORT SR (2377:2598:2824)(2488:2683:2885))
          (PORT CINY2 (4698:4698:4725)(5012:5039:5089))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a466_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1226:1368:1514)(1238:1359:1485))
          (PORT IN8 (911:1025:1140)(915:1026:1140))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a466_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1749:1951:2159)(1817:2007:2203))
          (PORT SR (2373:2563:2757)(2477:2643:2813))
          (PORT CINY2 (4090:4090:4119)(4265:4294:4333))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x101y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1272:1418:1569)(1304:1445:1586))
          (PORT IN8 (1443:1615:1790)(1519:1684:1855))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a467_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2271:2511:2755)(2418:2638:2864))
          (PORT SR (2168:2339:2514)(2262:2416:2573))
          (PORT CINY2 (3002:3002:3023)(3128:3149:3177))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a467_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1981:2207:2438)(2086:2299:2517))
          (PORT IN4 (908:1022:1137)(910:1014:1121))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a467_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2271:2511:2755)(2418:2638:2864))
          (PORT SR (2168:2339:2514)(2262:2416:2573))
          (PORT CINY2 (3002:3002:3023)(3128:3149:3177))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x105y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a468_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (931:1049:1168)(923:1028:1133))
          (PORT IN8 (912:1004:1098)(951:1037:1126))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a468_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2105:2361:2623)(2193:2436:2685))
          (PORT SR (3038:3309:3589)(3190:3450:3714))
          (PORT CINY2 (3578:3578:3603)(3734:3759:3793))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a468_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1530:1707:1889)(1593:1757:1923))
          (PORT IN4 (911:1026:1142)(935:1039:1147))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a468_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2105:2361:2623)(2193:2436:2685))
          (PORT SR (3038:3309:3589)(3190:3450:3714))
          (PORT CINY2 (3578:3578:3603)(3734:3759:3793))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a469_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1455:1627:1800)(1483:1641:1804))
          (PORT IN4 (1789:1974:2161)(1873:2043:2214))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a469_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1953:2192:2436)(2016:2261:2508))
          (PORT SR (2386:2674:2971)(2453:2716:2985))
          (PORT CINY2 (4282:4282:4295)(4766:4779:4833))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x85y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a470_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (394:449:506)(394:444:495))
          (PORT IN8 (2079:2295:2515)(2188:2397:2609))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a470_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2118:2327:2540)(2209:2402:2597))
          (PORT SR (2925:3220:3520)(3104:3384:3669))
          (PORT CINY2 (3642:3642:3647)(4154:4159:4209))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a470_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (548:626:705)(538:607:679))
          (PORT IN4 (1903:2096:2293)(1988:2170:2354))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a470_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2118:2327:2540)(2209:2402:2597))
          (PORT SR (2925:3220:3520)(3104:3384:3669))
          (PORT CINY2 (3642:3642:3647)(4154:4159:4209))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a471_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1831:2016:2204)(1889:2061:2237))
          (PORT IN8 (1263:1419:1576)(1279:1427:1578))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a471_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1476:1683:1894)(1523:1741:1962))
          (PORT SR (2246:2452:2663)(2344:2534:2727))
          (PORT CINY2 (3146:3146:3158)(3452:3464:3501))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x92y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a472_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1320:1483:1648)(1383:1536:1691))
          (PORT IN4 (1462:1643:1826)(1498:1676:1857))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a472_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1476:1683:1894)(1523:1741:1962))
          (PORT SR (2246:2452:2663)(2344:2534:2727))
          (PORT CINY2 (3146:3146:3158)(3452:3464:3501))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a473_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1961:2213:2469)(2025:2272:2525))
          (PORT IN4 (537:620:705)(533:607:682))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a473_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2252:2540:2835)(2340:2639:2941))
          (PORT SR (4090:4460:4841)(4364:4720:5082))
          (PORT CINY2 (1946:1946:1957)(2063:2074:2093))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x102y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a474_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (367:424:482)(347:393:440))
          (PORT IN4 (1137:1250:1367)(1176:1278:1383))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a474_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2145:2400:2662)(2236:2483:2735))
          (PORT SR (2016:2164:2317)(2096:2228:2362))
          (PORT CINY2 (3114:3114:3136)(3242:3264:3293))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a475_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2929:3316:3710)(3088:3474:3866))
          (PORT IN8 (1260:1422:1590)(1300:1455:1615))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a475_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1800:2022:2250)(1894:2126:2362))
          (PORT SR (5370:5855:6355)(5645:6103:6571))
          (PORT CINY2 (1914:1914:1927)(1991:2004:2021))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x99y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a476_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1863:2133:2409)(1960:2224:2493))
          (PORT IN8 (3516:3930:4354)(3686:4075:4471))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a476_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3053:3429:3812)(3141:3488:3843))
          (PORT SR (2679:2928:3183)(2819:3057:3299))
          (PORT CINY2 (2778:2778:2797)(2900:2919:2945))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1661:1858:2057)(1746:1939:2139))
          (PORT IN8 (1999:2208:2423)(2095:2292:2492))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a477_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1672:1857:2047)(1767:1945:2126))
          (PORT SR (2305:2506:2709)(2411:2589:2771))
          (PORT CINY2 (6682:6682:6721)(7130:7169:7241))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x108y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a478_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (745:851:961)(748:845:944))
          (PORT IN8 (1860:2080:2303)(1957:2164:2375))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a478_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1367:1507:1648)(1429:1563:1702))
          (PORT SR (1859:2065:2278)(1907:2094:2285))
          (PORT CINY2 (6090:6090:6118)(6626:6654:6725))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a478_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1081:1216:1354)(1091:1216:1345))
          (PORT IN4 (1664:1860:2058)(1738:1917:2099))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a478_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1367:1507:1648)(1429:1563:1702))
          (PORT SR (1859:2065:2278)(1907:2094:2285))
          (PORT CINY2 (6090:6090:6118)(6626:6654:6725))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a479_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1385:1566:1749)(1459:1624:1793))
          (PORT IN4 (1925:2131:2339)(2028:2223:2418))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a479_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1849:2024:2201)(1894:2052:2214))
          (PORT SR (2409:2630:2856)(2535:2736:2944))
          (PORT CINY2 (6058:6058:6092)(6485:6519:6585))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a480_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1327:1497:1669)(1374:1519:1669))
          (PORT IN4 (2190:2446:2704)(2247:2470:2701))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a480_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1055:1177:1300)(1065:1173:1282))
          (PORT SR (2597:2808:3022)(2732:2920:3113))
          (PORT CINY2 (6266:6266:6307)(6608:6649:6713))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a481_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1017:1147:1280)(1033:1146:1262))
          (PORT IN4 (1275:1418:1565)(1324:1448:1576))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a481_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1518:1693:1873)(1560:1721:1884))
          (PORT SR (2419:2614:2813)(2534:2704:2879))
          (PORT CINY2 (5754:5754:5791)(6077:6114:6173))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a482_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1285:1453:1627)(1364:1532:1703))
          (PORT IN8 (1817:2073:2333)(1843:2067:2297))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a482_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1794:2033:2277)(1880:2103:2331))
          (PORT SR (2611:2825:3041)(2737:2927:3124))
          (PORT CINY2 (4874:4874:4906)(5132:5164:5213))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a483_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (380:440:501)(352:399:446))
          (PORT IN4 (2060:2279:2504)(2110:2310:2514))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a483_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1641:1816:1995)(1734:1903:2075))
          (PORT SR (2494:2722:2955)(2585:2780:2980))
          (PORT CINY2 (4314:4314:4345)(4493:4524:4565))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a484_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1121:1249:1379)(1194:1322:1451))
          (PORT IN4 (1238:1375:1514)(1252:1375:1500))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a484_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (903:1004:1106)(908:996:1085))
          (PORT SR (2853:3112:3378)(2963:3203:3449))
          (PORT CINY2 (6042:6042:6081)(6380:6419:6481))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a485_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1549:1735:1926)(1647:1821:1998))
          (PORT IN8 (583:657:732)(563:621:681))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a485_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1435:1599:1766)(1454:1593:1736))
          (PORT SR (2887:3144:3406)(3058:3298:3544))
          (PORT CINY2 (5722:5722:5757)(6074:6109:6169))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1540:1726:1917)(1630:1803:1980))
          (PORT IN8 (540:624:709)(517:582:649))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a486_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1778:1989:2204)(1824:2015:2212))
          (PORT SR (2533:2744:2959)(2662:2850:3043))
          (PORT CINY2 (5370:5370:5403)(5696:5729:5785))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x103y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a487_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1703:1864:2029)(1784:1933:2085))
          (PORT IN8 (598:680:763)(597:674:753))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a487_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1943:2146:2352)(2004:2192:2385))
          (PORT SR (1487:1653:1824)(1558:1713:1870))
          (PORT CINY2 (5786:5786:5809)(6356:6379:6449))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a488_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1023:1154:1286)(1012:1124:1239))
          (PORT IN4 (1900:2114:2330)(1986:2178:2374))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a488_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1871:2089:2313)(1968:2175:2384))
          (PORT SR (2384:2608:2836)(2493:2692:2898))
          (PORT CINY2 (6474:6474:6510)(6938:6974:7045))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a489_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (385:445:506)(379:432:485))
          (PORT IN4 (2102:2313:2532)(2170:2366:2566))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a489_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1640:1797:1956)(1717:1859:2004))
          (PORT SR (1722:1914:2111)(1808:1983:2160))
          (PORT CINY2 (5994:5994:6020)(6548:6574:6645))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x118y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a490_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (542:620:701)(529:599:670))
          (PORT IN8 (1775:1984:2196)(1850:2050:2253))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a490_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1525:1725:1930)(1580:1757:1938))
          (PORT SR (2229:2430:2637)(2324:2499:2678))
          (PORT CINY2 (6378:6378:6416)(6791:6829:6897))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a490_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1349:1519:1695)(1413:1573:1735))
          (PORT IN4 (1586:1772:1960)(1641:1813:1988))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a490_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1525:1725:1930)(1580:1757:1938))
          (PORT SR (2229:2430:2637)(2324:2499:2678))
          (PORT CINY2 (6378:6378:6416)(6791:6829:6897))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a491_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1457:1624:1798)(1477:1625:1778))
          (PORT IN4 (1648:1860:2075)(1756:1963:2171))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a491_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1564:1746:1932)(1588:1750:1916))
          (PORT SR (2943:3208:3476)(3077:3315:3561))
          (PORT CINY2 (4922:4922:4955)(5171:5204:5253))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x110y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a492_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1092:1219:1349)(1153:1275:1401))
          (PORT IN8 (390:447:506)(390:441:492))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a492_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1701:1888:2078)(1795:1979:2166))
          (PORT SR (2339:2586:2842)(2409:2643:2882))
          (PORT CINY2 (6186:6186:6216)(6704:6734:6805))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a492_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (871:986:1103)(877:984:1092))
          (PORT IN4 (2047:2256:2472)(2128:2321:2517))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a492_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1701:1888:2078)(1795:1979:2166))
          (PORT SR (2339:2586:2842)(2409:2643:2882))
          (PORT CINY2 (6186:6186:6216)(6704:6734:6805))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x85y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a493_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (763:860:958)(774:864:957))
          (PORT IN8 (2070:2278:2492)(2185:2393:2603))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a493_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2544:2788:3038)(2662:2887:3118))
          (PORT SR (2056:2264:2479)(2151:2341:2533))
          (PORT CINY2 (3770:3770:3775)(4304:4309:4361))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x87y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a495_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1533:1707:1889)(1565:1740:1918))
          (PORT IN8 (1630:1814:2003)(1680:1854:2031))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a495_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2286:2549:2818)(2381:2621:2864))
          (PORT SR (2422:2652:2888)(2518:2724:2933))
          (PORT CINY2 (2842:2842:2849)(3182:3189:3225))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x89y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a496_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1287:1436:1589)(1311:1452:1594))
          (PORT IN8 (1749:1967:2188)(1791:1984:2182))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a496_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1662:1878:2098)(1718:1935:2155))
          (PORT SR (2779:3023:3273)(2911:3129:3349))
          (PORT CINY2 (2170:2170:2179)(2360:2369:2393))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a497_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1249:1423:1602)(1290:1447:1607))
          (PORT IN4 (2153:2386:2622)(2276:2489:2709))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a497_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2227:2486:2749)(2295:2551:2810))
          (PORT SR (3006:3272:3544)(3163:3408:3655))
          (PORT CINY2 (1978:1978:1987)(2135:2144:2165))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a498_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (567:638:709)(555:613:671))
          (PORT IN4 (1330:1465:1605)(1377:1503:1631))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a498_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2541:2821:3108)(2686:2954:3229))
          (PORT SR (2236:2411:2592)(2323:2485:2649))
          (PORT CINY2 (2682:2682:2703)(2753:2774:2797))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x88y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a499_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (412:470:529)(390:439:490))
          (PORT IN4 (2055:2268:2484)(2149:2340:2537))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a499_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2191:2462:2739)(2275:2543:2814))
          (PORT SR (3705:4046:4395)(3905:4211:4521))
          (PORT CINY2 (1290:1290:1298)(1346:1354:1365))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a500_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1942:2184:2431)(2068:2313:2562))
          (PORT IN8 (1098:1240:1386)(1121:1262:1406))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a500_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2553:2874:3199)(2698:3023:3351))
          (PORT SR (3886:4211:4545)(4122:4430:4743))
          (PORT CINY2 (2042:2042:2055)(2141:2154:2173))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a501_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1204:1375:1551)(1206:1358:1513))
          (PORT IN8 (2143:2377:2615)(2259:2480:2703))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a501_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1764:1959:2160)(1850:2041:2237))
          (PORT SR (2358:2582:2811)(2467:2674:2886))
          (PORT CINY2 (5866:5866:5896)(6329:6359:6425))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1040:1173:1308)(1043:1168:1296))
          (PORT IN8 (1816:2033:2252)(1874:2065:2261))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a503_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1678:1862:2049)(1702:1866:2033))
          (PORT SR (2791:3028:3269)(2926:3135:3353))
          (PORT CINY2 (5546:5546:5584)(5816:5854:5909))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a504_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1922:2142:2367)(2027:2235:2446))
          (PORT IN4 (741:856:972)(743:843:946))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a504_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1811:2001:2196)(1843:2023:2206))
          (PORT SR (2857:3096:3337)(3005:3222:3446))
          (PORT CINY2 (5594:5594:5633)(5855:5894:5949))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a505_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (906:1031:1157)(929:1040:1153))
          (PORT IN4 (2313:2545:2783)(2414:2619:2830))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a505_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2016:2238:2466)(2091:2293:2500))
          (PORT SR (2856:3094:3338)(2988:3201:3421))
          (PORT CINY2 (5034:5034:5072)(5216:5254:5301))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x115y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a506_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (562:632:703)(550:609:670))
          (PORT IN4 (2021:2230:2442)(2117:2306:2499))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a506_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3078:3443:3818)(3219:3556:3903))
          (PORT SR (3225:3514:3812)(3388:3660:3937))
          (PORT CINY2 (4314:4314:4349)(4424:4459:4497))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x111y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a507_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1641:1829:2022)(1717:1890:2067))
          (PORT IN8 (1119:1248:1380)(1146:1273:1402))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a507_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1824:2026:2231)(1906:2097:2293))
          (PORT SR (2696:2911:3133)(2813:3010:3210))
          (PORT CINY2 (3994:3994:4025)(4118:4149:4185))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a508_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1690:1874:2063)(1783:1957:2135))
          (PORT IN8 (372:428:485)(344:391:439))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a508_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1818:2020:2226)(1906:2091:2280))
          (PORT SR (2666:2878:3098)(2799:2994:3192))
          (PORT CINY2 (4458:4458:4492)(4610:4644:4685))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a509_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (780:876:975)(813:904:996))
          (PORT IN8 (930:1033:1137)(949:1045:1141))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a509_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1553:1738:1926)(1606:1775:1948))
          (PORT SR (2679:2915:3156)(2766:2980:3199))
          (PORT CINY2 (6330:6330:6371)(6683:6724:6789))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x115y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a510_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (555:637:720)(539:607:677))
          (PORT IN4 (2311:2596:2887)(2427:2703:2986))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a510_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1091:1241:1393)(1078:1206:1337))
          (PORT SR (2753:2994:3237)(2890:3102:3321))
          (PORT CINY2 (5338:5338:5373)(5624:5659:5713))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x100y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a511_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (862:977:1094)(856:955:1056))
          (PORT IN8 (2009:2202:2401)(2074:2244:2417))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a511_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2142:2343:2551)(2236:2427:2623))
          (PORT SR (1481:1651:1823)(1541:1698:1858))
          (PORT CINY2 (5578:5578:5598)(6164:6184:6253))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a512_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (747:848:950)(750:839:929))
          (PORT IN4 (1930:2136:2347)(2043:2235:2429))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a512_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2030:2217:2408)(2085:2253:2427))
          (PORT SR (2318:2535:2757)(2444:2645:2851))
          (PORT CINY2 (6570:6570:6604)(7085:7119:7193))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a513_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1405:1537:1672)(1442:1548:1656))
          (PORT IN4 (557:634:711)(572:646:722))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a513_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1628:1768:1914)(1674:1806:1940))
          (PORT SR (1886:2077:2274)(1951:2126:2303))
          (PORT CINY2 (6314:6314:6340)(6923:6949:7025))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a515_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1916:2108:2305)(1972:2137:2308))
          (PORT IN4 (717:804:895)(709:785:863))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a515_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1815:2010:2212)(1871:2043:2220))
          (PORT SR (2847:3083:3326)(2980:3192:3410))
          (PORT CINY2 (4922:4922:4959)(5102:5139:5185))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x96y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a517_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (753:863:975)(766:869:974))
          (PORT IN8 (944:1069:1195)(969:1080:1193))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a517_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1993:2237:2489)(2062:2311:2563))
          (PORT SR (2296:2528:2765)(2405:2623:2844))
          (PORT CINY2 (3530:3530:3546)(3833:3849:3889))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x101y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a518_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (570:648:727)(557:625:695))
          (PORT IN8 (1514:1686:1863)(1588:1752:1916))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a518_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2528:2805:3087)(2685:2956:3231))
          (PORT SR (1362:1502:1645)(1411:1541:1673))
          (PORT CINY2 (5498:5498:5519)(6053:6074:6141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x102y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1995:2204:2419)(2094:2282:2473))
          (PORT IN8 (528:611:694)(520:595:671))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a519_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1961:2168:2382)(1989:2175:2365))
          (PORT SR (2082:2320:2565)(2161:2382:2606))
          (PORT CINY2 (5546:5546:5568)(6092:6114:6181))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a520_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1408:1561:1719)(1455:1590:1730))
          (PORT IN4 (1750:1971:2197)(1813:2032:2255))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a520_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2289:2580:2879)(2383:2661:2943))
          (PORT SR (2233:2469:2708)(2328:2534:2746))
          (PORT CINY2 (6026:6026:6058)(6482:6514:6581))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a521_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1717:1967:2221)(1715:1930:2152))
          (PORT IN4 (1832:2041:2253)(1869:2066:2266))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a521_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1553:1738:1926)(1606:1775:1948))
          (PORT SR (2679:2915:3156)(2766:2980:3199))
          (PORT CINY2 (6330:6330:6371)(6683:6724:6789))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a522_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (553:641:730)(539:612:686))
          (PORT IN4 (1795:1976:2163)(1878:2047:2219))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a522_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1818:2020:2226)(1906:2091:2280))
          (PORT SR (2666:2878:3098)(2799:2994:3192))
          (PORT CINY2 (4458:4458:4492)(4610:4644:4685))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a523_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1601:1800:2003)(1670:1849:2033))
          (PORT IN8 (537:622:708)(523:597:672))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a523_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1969:2195:2424)(2023:2238:2458))
          (PORT SR (2690:2938:3194)(2787:3009:3235))
          (PORT CINY2 (3882:3882:3912)(4004:4034:4069))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a524_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1304:1473:1643)(1340:1496:1657))
          (PORT IN8 (2084:2303:2528)(2145:2347:2553))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a524_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1548:1724:1902)(1564:1720:1882))
          (PORT SR (2687:2940:3198)(2803:3026:3254))
          (PORT CINY2 (4490:4490:4522)(4682:4714:4757))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x88y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a525_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (903:1020:1141)(887:985:1085))
          (PORT IN8 (2444:2707:2976)(2619:2874:3132))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a525_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2722:2994:3275)(2888:3151:3421))
          (PORT SR (2309:2544:2786)(2441:2668:2901))
          (PORT CINY2 (4234:4234:4242)(4796:4804:4861))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x86y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a526_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (992:1136:1283)(1000:1132:1265))
          (PORT IN4 (2336:2595:2860)(2454:2698:2945))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a526_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2725:2993:3268)(2863:3116:3375))
          (PORT SR (2242:2473:2712)(2357:2574:2793))
          (PORT CINY2 (3946:3946:3952)(4493:4499:4553))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x85y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a527_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2016:2258:2505)(2055:2271:2490))
          (PORT IN4 (549:633:718)(538:612:687))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a527_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1923:2096:2275)(2002:2158:2317))
          (PORT SR (2257:2459:2666)(2371:2554:2742))
          (PORT CINY2 (2874:2874:2879)(3254:3259:3297))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x92y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a528_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (752:851:950)(764:853:944))
          (PORT IN4 (1556:1753:1955)(1581:1750:1923))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a528_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2427:2709:2996)(2523:2806:3093))
          (PORT SR (2786:3031:3281)(2915:3136:3361))
          (PORT CINY2 (2506:2506:2518)(2702:2714:2741))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a529_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (558:636:716)(548:618:690))
          (PORT IN8 (1977:2192:2414)(2090:2299:2509))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a529_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2371:2668:2969)(2494:2792:3093))
          (PORT SR (3707:4009:4319)(3918:4199:4485))
          (PORT CINY2 (1866:1866:1878)(1952:1964:1981))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a530_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1793:2000:2212)(1881:2080:2282))
          (PORT IN8 (615:690:766)(610:676:744))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a530_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1442:1594:1750)(1489:1626:1768))
          (PORT SR (3050:3342:3641)(3148:3407:3670))
          (PORT CINY2 (3578:3578:3607)(3665:3694:3725))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x90y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a531_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (365:423:481)(364:415:466))
          (PORT IN8 (1896:2078:2263)(1984:2150:2322))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a531_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2166:2438:2716)(2258:2527:2799))
          (PORT SR (4029:4376:4734)(4254:4575:4902))
          (PORT CINY2 (1450:1450:1460)(1499:1509:1521))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x96y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a532_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (382:439:497)(353:397:443))
          (PORT IN4 (1679:1848:2019)(1695:1835:1979))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a532_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1968:2187:2412)(2050:2247:2446))
          (PORT SR (2516:2719:2930)(2577:2753:2932))
          (PORT CINY2 (2314:2314:2330)(2408:2424:2445))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a533_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (554:637:722)(544:613:682))
          (PORT IN4 (1774:1993:2217)(1827:2024:2224))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a533_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1441:1590:1744)(1490:1636:1785))
          (PORT SR (2149:2379:2615)(2228:2430:2638))
          (PORT CINY2 (5818:5818:5847)(6290:6319:6385))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1652:1876:2107)(1747:1971:2198))
          (PORT IN4 (1916:2107:2303)(1974:2152:2334))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a534_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1314:1442:1575)(1346:1466:1589))
          (PORT SR (1720:1903:2092)(1782:1954:2129))
          (PORT CINY2 (6218:6218:6246)(6776:6804:6877))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a535_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (577:656:737)(577:651:726))
          (PORT IN8 (1811:2030:2254)(1873:2077:2285))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a535_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1220:1351:1485)(1222:1334:1447))
          (PORT SR (2968:3228:3491)(3137:3371:3613))
          (PORT CINY2 (6074:6074:6115)(6383:6424:6485))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a536_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (547:622:700)(541:603:666))
          (PORT IN4 (2220:2451:2688)(2314:2522:2735))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a536_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1969:2184:2404)(2017:2224:2435))
          (PORT SR (2873:3114:3357)(3017:3235:3458))
          (PORT CINY2 (5482:5482:5520)(5741:5779:5833))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a537_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1328:1502:1679)(1405:1573:1746))
          (PORT IN8 (2245:2482:2723)(2372:2592:2819))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a537_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2097:2314:2538)(2203:2409:2621))
          (PORT SR (2922:3162:3406)(3067:3288:3514))
          (PORT CINY2 (5082:5082:5121)(5255:5294:5341))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a538_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1574:1779:1989)(1638:1828:2025))
          (PORT IN4 (2009:2219:2436)(2112:2312:2515))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a538_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2127:2343:2566)(2188:2382:2582))
          (PORT SR (2874:3114:3364)(3024:3251:3481))
          (PORT CINY2 (4266:4266:4300)(4385:4419:4457))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x115y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a539_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1256:1426:1601)(1260:1407:1557))
          (PORT IN4 (1788:1973:2161)(1862:2020:2185))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a539_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2109:2331:2560)(2159:2358:2563))
          (PORT SR (2646:2863:3085)(2753:2941:3135))
          (PORT CINY2 (4762:4762:4797)(4949:4984:5029))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a540_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1491:1650:1812)(1572:1717:1866))
          (PORT IN8 (1604:1802:2008)(1636:1824:2016))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a540_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2127:2370:2617)(2257:2489:2726))
          (PORT SR (2693:2907:3128)(2826:3018:3215))
          (PORT CINY2 (4698:4698:4733)(4874:4909:4953))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (967:1111:1256)(971:1091:1213))
          (PORT IN8 (1851:2065:2284)(1948:2153:2363))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a541_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1067:1172:1280)(1066:1154:1244))
          (PORT SR (2867:3108:3353)(3034:3252:3477))
          (PORT CINY2 (5850:5850:5889)(6155:6194:6253))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a542_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1011:1141:1273)(1005:1118:1235))
          (PORT IN4 (1753:1940:2132)(1814:1976:2142))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a542_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1842:2059:2280)(1862:2053:2249))
          (PORT SR (2618:2837:3062)(2737:2928:3123))
          (PORT CINY2 (5354:5354:5392)(5591:5629:5681))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x101y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a543_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1737:1911:2089)(1816:1968:2125))
          (PORT IN4 (2167:2418:2679)(2217:2454:2697))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a543_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2292:2525:2765)(2329:2525:2727))
          (PORT SR (1325:1463:1603)(1374:1498:1625))
          (PORT CINY2 (5562:5562:5583)(6128:6149:6217))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x120y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a544_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (765:876:987)(772:878:984))
          (PORT IN4 (2021:2203:2391)(2074:2229:2388))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a544_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2056:2294:2537)(2149:2375:2606))
          (PORT SR (2368:2593:2823)(2478:2677:2883))
          (PORT CINY2 (7178:7178:7218)(7694:7734:7813))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a545_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1756:1910:2068)(1799:1932:2067))
          (PORT IN8 (1216:1356:1501)(1219:1346:1476))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a545_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1279:1406:1539)(1295:1408:1524))
          (PORT SR (1913:2129:2351)(2020:2222:2426))
          (PORT CINY2 (6170:6170:6197)(6737:6764:6837))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a546_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1688:1878:2070)(1776:1953:2133))
          (PORT IN8 (767:867:969)(777:865:956))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a546_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1931:2141:2354)(2024:2220:2420))
          (PORT SR (2282:2480:2683)(2392:2574:2759))
          (PORT CINY2 (6538:6538:6578)(6944:6984:7053))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a547_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (852:965:1080)(831:920:1012))
          (PORT IN8 (2231:2458:2692)(2353:2568:2791))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a547_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1893:2087:2286)(1981:2161:2346))
          (PORT SR (2938:3180:3426)(3079:3301:3526))
          (PORT CINY2 (4970:4970:5008)(5141:5179:5225))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a548_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (408:464:520)(388:435:483))
          (PORT IN4 (1967:2145:2327)(2009:2161:2316))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a548_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2091:2314:2543)(2185:2393:2605))
          (PORT SR (1830:2042:2262)(1893:2083:2277))
          (PORT CINY2 (6682:6682:6713)(7268:7299:7377))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x96y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a549_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1495:1690:1890)(1521:1700:1884))
          (PORT IN4 (964:1075:1188)(979:1090:1202))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a549_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2005:2250:2503)(2073:2321:2574))
          (PORT SR (2143:2352:2565)(2237:2430:2625))
          (PORT CINY2 (3594:3594:3610)(3908:3924:3965))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x103y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a550_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1845:2038:2235)(1883:2053:2225))
          (PORT IN4 (1104:1226:1350)(1116:1232:1351))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a550_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1945:2150:2362)(1975:2159:2346))
          (PORT SR (982:1074:1169)(997:1072:1148))
          (PORT CINY2 (5658:5658:5681)(6206:6229:6297))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x100y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a551_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (931:1062:1197)(952:1074:1198))
          (PORT IN8 (1701:1878:2060)(1744:1900:2059))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a551_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1818:2004:2196)(1892:2070:2252))
          (PORT SR (2405:2651:2904)(2545:2781:3023))
          (PORT CINY2 (5066:5066:5086)(5564:5584:5645))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a552_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (903:1035:1170)(930:1049:1169))
          (PORT IN8 (1894:2128:2364)(1974:2200:2430))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a552_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1952:2187:2427)(1987:2197:2413))
          (PORT SR (2357:2579:2808)(2472:2671:2874))
          (PORT CINY2 (6106:6106:6141)(6524:6559:6625))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a553_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1076:1198:1322)(1089:1197:1309))
          (PORT IN8 (1572:1749:1928)(1605:1758:1916))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a553_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1060:1164:1272)(1059:1147:1237))
          (PORT SR (2811:3051:3295)(2950:3170:3396))
          (PORT CINY2 (5738:5738:5776)(6041:6079:6137))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a554_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (980:1106:1236)(1009:1130:1254))
          (PORT IN4 (2226:2460:2698)(2343:2559:2781))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a554_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1886:2092:2303)(1951:2129:2313))
          (PORT SR (3067:3335:3610)(3212:3459:3710))
          (PORT CINY2 (4602:4602:4639)(4727:4764:4805))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x105y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a555_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (762:873:985)(752:845:939))
          (PORT IN4 (1635:1825:2018)(1696:1867:2041))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a555_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1630:1814:2004)(1677:1842:2010))
          (PORT SR (2363:2560:2764)(2470:2644:2821))
          (PORT CINY2 (3322:3322:3347)(3434:3459:3489))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a556_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1356:1519:1686)(1370:1513:1662))
          (PORT IN4 (1821:2039:2262)(1885:2080:2278))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a556_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1782:1983:2186)(1827:2011:2200))
          (PORT SR (2673:2918:3173)(2781:3001:3225))
          (PORT CINY2 (4122:4122:4153)(4268:4299:4337))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x89y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a557_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1386:1550:1720)(1406:1560:1721))
          (PORT IN8 (1891:2078:2271)(1976:2151:2328))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a557_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2149:2393:2642)(2233:2473:2716))
          (PORT SR (1689:1847:2012)(1751:1892:2035))
          (PORT CINY2 (4154:4154:4163)(4685:4694:4749))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x85y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a558_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2010:2187:2369)(2104:2258:2416))
          (PORT IN4 (386:444:503)(377:426:476))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a558_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2544:2788:3038)(2662:2887:3118))
          (PORT SR (2056:2264:2479)(2151:2341:2533))
          (PORT CINY2 (3770:3770:3775)(4304:4309:4361))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x86y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (938:1050:1165)(936:1033:1132))
          (PORT IN8 (1940:2176:2417)(2015:2235:2460))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a559_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2256:2486:2721)(2362:2573:2788))
          (PORT SR (3099:3396:3698)(3294:3586:3882))
          (PORT CINY2 (2922:2922:2928)(3293:3299:3337))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x90y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a560_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1397:1554:1715)(1429:1578:1731))
          (PORT IN8 (884:996:1110)(894:1002:1113))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a560_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1838:2077:2320)(1915:2159:2406))
          (PORT SR (2953:3219:3492)(3106:3350:3597))
          (PORT CINY2 (2346:2346:2356)(2549:2559:2585))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x89y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a561_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1967:2211:2461)(2088:2336:2586))
          (PORT IN8 (741:855:970)(767:868:972))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a561_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1824:2042:2265)(1893:2111:2332))
          (PORT SR (3924:4271:4628)(4176:4508:4847))
          (PORT CINY2 (1658:1658:1667)(1760:1769:1785))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a562_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1062:1209:1361)(1106:1248:1393))
          (PORT IN4 (1545:1713:1885)(1616:1768:1923))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a562_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1681:1864:2051)(1752:1924:2097))
          (PORT SR (2673:2885:3099)(2816:3006:3203))
          (PORT CINY2 (3306:3306:3332)(3398:3424:3453))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x86y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a563_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1891:2139:2389)(1957:2195:2438))
          (PORT IN4 (369:422:476)(338:381:425))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a563_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2143:2343:2549)(2244:2428:2616))
          (PORT SR (3583:3886:4198)(3786:4067:4353))
          (PORT CINY2 (1066:1066:1072)(1118:1124:1133))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x94y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a564_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (821:934:1047)(829:931:1037))
          (PORT IN4 (1799:1990:2188)(1897:2080:2264))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a564_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2743:3088:3438)(2909:3262:3618))
          (PORT SR (4082:4432:4791)(4340:4675:5016))
          (PORT CINY2 (2218:2218:2232)(2330:2344:2365))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a565_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (926:1038:1152)(925:1023:1122))
          (PORT IN8 (1845:2051:2262)(1952:2153:2357))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a565_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1639:1819:2005)(1708:1885:2064))
          (PORT SR (2654:2924:3200)(2849:3122:3402))
          (PORT CINY2 (6058:6058:6088)(6554:6584:6653))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a566_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1070:1193:1319)(1122:1241:1362))
          (PORT IN8 (2216:2420:2629)(2286:2471:2660))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a566_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1447:1563:1684)(1480:1585:1692))
          (PORT SR (2070:2284:2505)(2160:2362:2566))
          (PORT CINY2 (6490:6490:6517)(7112:7139:7217))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a567_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (394:456:518)(362:408:456))
          (PORT IN8 (1631:1820:2014)(1725:1907:2094))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a567_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2137:2383:2633)(2251:2495:2743))
          (PORT SR (2615:2835:3059)(2752:2949:3152))
          (PORT CINY2 (5930:5930:5968)(6266:6304:6365))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x121y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a568_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1317:1465:1615)(1332:1460:1592))
          (PORT IN8 (1837:2052:2271)(1891:2083:2281))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a568_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2003:2239:2481)(2056:2269:2487))
          (PORT SR (2800:3041:3283)(2928:3140:3358))
          (PORT CINY2 (5882:5882:5923)(6158:6199:6257))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a569_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1379:1545:1715)(1412:1569:1730))
          (PORT IN8 (2342:2597:2855)(2481:2721:2967))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a569_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2196:2462:2733)(2248:2492:2743))
          (PORT SR (2974:3242:3516)(3124:3371:3622))
          (PORT CINY2 (5002:5002:5038)(5213:5249:5297))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a570_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1095:1221:1351)(1091:1204:1320))
          (PORT IN8 (2320:2576:2838)(2434:2678:2925))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a570_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1794:1991:2193)(1858:2034:2214))
          (PORT SR (3016:3280:3553)(3152:3395:3642))
          (PORT CINY2 (4154:4154:4187)(4271:4304:4341))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a571_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (858:967:1077)(833:921:1012))
          (PORT IN8 (2415:2651:2892)(2518:2728:2945))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a571_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1766:1961:2160)(1838:2019:2203))
          (PORT SR (2676:2891:3110)(2799:2993:3192))
          (PORT CINY2 (4362:4362:4394)(4532:4564:4605))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a572_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1105:1244:1387)(1154:1293:1435))
          (PORT IN4 (1940:2148:2358)(2026:2209:2398))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a572_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1749:1945:2144)(1804:1984:2169))
          (PORT SR (2799:3041:3286)(2919:3134:3354))
          (PORT CINY2 (4474:4474:4507)(4646:4679:4721))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a573_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1582:1770:1962)(1661:1834:2010))
          (PORT IN8 (378:437:497)(370:422:475))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a573_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1506:1683:1864)(1556:1714:1876))
          (PORT SR (2575:2791:3012)(2717:2911:3111))
          (PORT CINY2 (5818:5818:5855)(6152:6189:6249))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a574_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (772:872:975)(770:864:959))
          (PORT IN4 (1586:1782:1981)(1610:1778:1952))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a574_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1372:1550:1732)(1367:1526:1688))
          (PORT SR (2769:3010:3254)(2894:3106:3326))
          (PORT CINY2 (5098:5098:5132)(5360:5394:5445))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x102y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a575_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1245:1395:1550)(1241:1369:1502))
          (PORT IN8 (1666:1841:2019)(1698:1850:2005))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a575_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2117:2326:2542)(2138:2308:2483))
          (PORT SR (1148:1262:1378)(1183:1280:1380))
          (PORT CINY2 (5738:5738:5760)(6317:6339:6409))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a576_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (547:623:700)(536:602:669))
          (PORT IN4 (2206:2464:2725)(2298:2534:2773))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a576_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2064:2302:2547)(2168:2401:2639))
          (PORT SR (2389:2609:2832)(2520:2722:2929))
          (PORT CINY2 (6314:6314:6348)(6785:6819:6889))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x103y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a577_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (746:851:959)(742:839:937))
          (PORT IN8 (1027:1126:1228)(1062:1153:1247))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a577_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1945:2150:2362)(1975:2159:2346))
          (PORT SR (982:1074:1169)(997:1072:1148))
          (PORT CINY2 (5658:5658:5681)(6206:6229:6297))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a578_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2063:2296:2535)(2183:2401:2621))
          (PORT IN4 (578:654:731)(564:628:693))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a578_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1716:1890:2067)(1793:1955:2120))
          (PORT SR (2744:3013:3289)(2908:3161:3420))
          (PORT CINY2 (6906:6906:6947)(7358:7399:7473))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (953:1076:1203)(998:1121:1246))
          (PORT IN8 (2154:2386:2622)(2275:2490:2711))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a579_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2383:2674:2970)(2450:2721:3000))
          (PORT SR (2818:3060:3306)(2952:3168:3389))
          (PORT CINY2 (4826:4826:4861)(5024:5059:5105))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a580_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1539:1748:1960)(1586:1777:1972))
          (PORT IN4 (1753:1916:2085)(1791:1931:2073))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a580_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1467:1618:1776)(1503:1643:1786))
          (PORT SR (2099:2339:2585)(2225:2453:2684))
          (PORT CINY2 (6346:6346:6374)(6926:6954:7029))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a581_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1740:1926:2115)(1829:1998:2172))
          (PORT IN8 (1433:1614:1798)(1462:1639:1820))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a581_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1981:2229:2485)(2028:2271:2518))
          (PORT SR (2247:2448:2656)(2356:2542:2731))
          (PORT CINY2 (3610:3610:3625)(3944:3959:4001))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x95y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a582_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1244:1412:1585)(1294:1452:1614))
          (PORT IN4 (2371:2631:2898)(2501:2751:3004))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a582_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2466:2731:3000)(2551:2805:3066))
          (PORT SR (4192:4651:5120)(4517:4991:5473))
          (PORT CINY2 (5018:5018:5033)(5594:5609:5673))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x97y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a583_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1044:1170:1298)(1046:1152:1260))
          (PORT IN8 (1893:2106:2323)(1987:2190:2397))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a583_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2078:2275:2477)(2173:2349:2527))
          (PORT SR (2379:2663:2956)(2464:2725:2991))
          (PORT CINY2 (4986:4986:5003)(5522:5539:5601))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a584_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1413:1579:1752)(1416:1569:1725))
          (PORT IN4 (1917:2127:2342)(1995:2188:2382))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a584_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1925:2167:2415)(1988:2212:2439))
          (PORT SR (2584:2866:3152)(2728:2986:3251))
          (PORT CINY2 (6378:6378:6412)(6860:6894:6965))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1562:1755:1954)(1608:1803:2003))
          (PORT IN8 (1710:1910:2113)(1768:1951:2138))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a585_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1126:1259:1395)(1153:1272:1395))
          (PORT SR (2567:2783:3005)(2701:2896:3097))
          (PORT CINY2 (5466:5466:5501)(5774:5809:5865))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a586_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2187:2454:2728)(2309:2560:2818))
          (PORT IN4 (1516:1722:1934)(1554:1746:1942))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a586_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3469:3850:4240)(3618:3976:4343))
          (PORT SR (4482:4919:5370)(4617:4999:5389))
          (PORT CINY2 (4714:4714:4752)(4841:4879:4921))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a587_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (738:845:953)(743:836:931))
          (PORT IN8 (1825:2038:2255)(1907:2106:2308))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a587_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1630:1814:2004)(1677:1842:2010))
          (PORT SR (2363:2560:2764)(2470:2644:2821))
          (PORT CINY2 (3322:3322:3347)(3434:3459:3489))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x106y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a588_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1166:1295:1427)(1192:1299:1410))
          (PORT IN4 (737:851:966)(739:845:952))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a588_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1668:1860:2056)(1737:1914:2092))
          (PORT SR (2897:3159:3425)(3041:3290:3543))
          (PORT CINY2 (3562:3562:3588)(3698:3724:3757))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x87y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a589_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1278:1434:1593)(1287:1437:1590))
          (PORT IN8 (2016:2234:2457)(2105:2301:2501))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a589_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1960:2141:2326)(2059:2234:2411))
          (PORT SR (3343:3694:4052)(3571:3909:4253))
          (PORT CINY2 (3930:3930:3937)(4457:4464:4517))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x86y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a591_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1000:1133:1271)(1047:1187:1330))
          (PORT IN4 (1455:1619:1785)(1484:1633:1785))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a591_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1594:1749:1908)(1661:1807:1954))
          (PORT SR (2411:2640:2875)(2507:2714:2922))
          (PORT CINY2 (2730:2730:2736)(3068:3074:3109))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x87y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a592_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (879:1006:1137)(913:1032:1153))
          (PORT IN8 (2148:2385:2627)(2286:2522:2760))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a592_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1988:2168:2352)(2045:2209:2377))
          (PORT SR (2899:3147:3401)(3058:3290:3528))
          (PORT CINY2 (2010:2010:2017)(2207:2214:2237))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a593_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (758:863:972)(780:884:989))
          (PORT IN4 (1825:2014:2206)(1913:2083:2256))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a593_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1880:2114:2351)(1988:2225:2464))
          (PORT SR (2696:2911:3135)(2828:3025:3225))
          (PORT CINY2 (1882:1882:1893)(1988:1999:2017))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x99y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (774:883:994)(787:888:991))
          (PORT IN8 (2044:2256:2472)(2122:2322:2529))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a594_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1865:2060:2259)(1976:2158:2341))
          (PORT SR (2708:2936:3173)(2804:3015:3228))
          (PORT CINY2 (2522:2522:2541)(2600:2619:2641))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x92y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a595_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (695:810:926)(674:772:872))
          (PORT IN4 (1847:2029:2215)(1921:2078:2239))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a595_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2174:2442:2713)(2251:2524:2800))
          (PORT SR (3001:3260:3529)(3102:3340:3581))
          (PORT CINY2 (1674:1674:1686)(1727:1739:1753))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a596_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (548:621:697)(537:599:663))
          (PORT IN8 (1995:2209:2429)(2087:2283:2483))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a596_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2130:2396:2666)(2212:2485:2760))
          (PORT SR (3870:4195:4529)(4111:4417:4727))
          (PORT CINY2 (1930:1930:1942)(2027:2039:2057))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a597_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (412:477:543)(408:468:528))
          (PORT IN4 (1952:2169:2390)(2066:2263:2463))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a597_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1728:1953:2183)(1800:2004:2213))
          (PORT SR (2486:2715:2950)(2620:2835:3054))
          (PORT CINY2 (6618:6618:6657)(7055:7094:7165))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x120y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (738:848:959)(751:851:953))
          (PORT IN8 (1809:2021:2236)(1870:2070:2273))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a599_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1589:1790:1995)(1674:1868:2066))
          (PORT SR (2975:3232:3494)(3139:3373:3615))
          (PORT CINY2 (5962:5962:6002)(6269:6309:6369))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a600_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (404:461:519)(399:448:498))
          (PORT IN4 (1810:1991:2177)(1892:2047:2206))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a600_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1549:1713:1881)(1632:1784:1938))
          (PORT SR (2667:2878:3095)(2783:2968:3158))
          (PORT CINY2 (5098:5098:5136)(5291:5329:5377))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a601_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1636:1807:1982)(1725:1885:2047))
          (PORT IN8 (1245:1397:1553)(1301:1449:1603))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a601_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1549:1713:1881)(1632:1784:1938))
          (PORT SR (2667:2878:3095)(2783:2968:3158))
          (PORT CINY2 (5098:5098:5136)(5291:5329:5377))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x115y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a602_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1921:2112:2304)(1970:2141:2316))
          (PORT IN4 (1386:1563:1744)(1419:1592:1770))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a602_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1967:2182:2403)(2072:2272:2475))
          (PORT SR (2900:3143:3395)(3045:3275:3508))
          (PORT CINY2 (4378:4378:4413)(4499:4534:4573))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a603_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1233:1399:1570)(1274:1442:1612))
          (PORT IN8 (2003:2209:2422)(2102:2297:2495))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a603_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2056:2277:2503)(2134:2337:2543))
          (PORT SR (2672:2885:3106)(2797:2993:3192))
          (PORT CINY2 (4106:4106:4138)(4232:4264:4301))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a604_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1418:1584:1753)(1435:1592:1756))
          (PORT IN4 (2216:2449:2685)(2331:2547:2768))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a604_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3038:3382:3736)(3124:3445:3776))
          (PORT SR (3039:3304:3577)(3186:3431:3680))
          (PORT CINY2 (4490:4490:4526)(4613:4649:4689))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x119y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a605_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1471:1663:1858)(1536:1721:1911))
          (PORT IN8 (1426:1586:1749)(1460:1611:1764))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a605_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (903:1004:1106)(908:996:1085))
          (PORT SR (2853:3112:3378)(2963:3203:3449))
          (PORT CINY2 (6042:6042:6081)(6380:6419:6481))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a606_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (604:691:778)(605:687:770))
          (PORT IN4 (1723:1904:2090)(1798:1967:2139))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a606_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2009:2222:2440)(2068:2265:2467))
          (PORT SR (2601:2816:3037)(2737:2934:3134))
          (PORT CINY2 (4970:4970:5004)(5210:5244:5293))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x101y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a607_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (754:852:952)(766:852:940))
          (PORT IN8 (1795:1971:2151)(1880:2052:2225))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a607_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2307:2551:2800)(2394:2630:2871))
          (PORT SR (1479:1646:1817)(1546:1700:1857))
          (PORT CINY2 (5690:5690:5711)(6278:6299:6369))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x115y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a608_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (894:1024:1156)(920:1037:1157))
          (PORT IN4 (1924:2137:2354)(2028:2226:2427))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a608_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2217:2484:2757)(2335:2589:2846))
          (PORT SR (2380:2607:2840)(2501:2713:2930))
          (PORT CINY2 (6426:6426:6461)(6899:6934:7005))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a609_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (890:1005:1122)(923:1037:1153))
          (PORT IN8 (2166:2385:2608)(2292:2501:2711))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a609_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1483:1613:1744)(1543:1662:1785))
          (PORT SR (1689:1873:2062)(1794:1973:2155))
          (PORT CINY2 (6362:6362:6389)(6962:6989:7065))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a611_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (951:1078:1208)(993:1110:1231))
          (PORT IN4 (1972:2181:2393)(2071:2256:2448))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a611_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1907:2126:2349)(2012:2219:2430))
          (PORT SR (2838:3079:3326)(2968:3184:3406))
          (PORT CINY2 (4938:4938:4974)(5138:5174:5221))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x88y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a615_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1816:2029:2248)(1855:2057:2264))
          (PORT IN8 (2017:2230:2445)(2099:2292:2488))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a615_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2130:2331:2538)(2251:2450:2651))
          (PORT SR (2939:3235:3538)(3117:3402:3693))
          (PORT CINY2 (3786:3786:3794)(4271:4279:4329))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a616_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1289:1433:1580)(1293:1423:1555))
          (PORT IN4 (1790:2011:2235)(1853:2053:2255))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a616_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1593:1769:1949)(1637:1804:1973))
          (PORT SR (2310:2556:2810)(2388:2618:2852))
          (PORT CINY2 (6074:6074:6103)(6590:6619:6689))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a617_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1339:1535:1735)(1359:1538:1722))
          (PORT IN8 (1549:1737:1927)(1587:1760:1937))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a617_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2060:2274:2494)(2143:2341:2544))
          (PORT SR (2345:2567:2796)(2451:2650:2852))
          (PORT CINY2 (5754:5754:5787)(6146:6179:6241))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a618_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (548:634:723)(530:603:676))
          (PORT IN4 (1632:1792:1956)(1695:1832:1971))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a618_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2143:2391:2645)(2277:2514:2755))
          (PORT SR (2510:2700:2897)(2614:2783:2954))
          (PORT CINY2 (4170:4170:4202)(4307:4339:4377))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x92y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a621_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2043:2258:2478)(2151:2361:2575))
          (PORT IN8 (928:1040:1156)(937:1043:1150))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a621_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2171:2417:2668)(2224:2464:2706))
          (PORT SR (2038:2243:2456)(2145:2339:2536))
          (PORT CINY2 (4618:4618:4630)(5177:5189:5249))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x88y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a622_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (912:1040:1170)(938:1060:1185))
          (PORT IN4 (2103:2319:2540)(2216:2426:2637))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a622_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2318:2550:2787)(2437:2659:2882))
          (PORT SR (2071:2279:2493)(2191:2388:2589))
          (PORT CINY2 (4170:4170:4178)(4721:4729:4785))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x87y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a623_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1623:1822:2026)(1696:1894:2094))
          (PORT IN8 (934:1032:1134)(929:1019:1111))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a623_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2378:2647:2923)(2459:2734:3011))
          (PORT SR (2510:2740:2976)(2645:2861:3083))
          (PORT CINY2 (3034:3034:3041)(3407:3414:3453))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a624_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1635:1850:2070)(1727:1941:2161))
          (PORT IN4 (927:1043:1161)(946:1062:1180))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a624_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1679:1902:2129)(1702:1923:2147))
          (PORT SR (2964:3230:3504)(3116:3362:3610))
          (PORT CINY2 (2234:2234:2243)(2435:2444:2469))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x94y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a625_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1758:1968:2183)(1775:1972:2172))
          (PORT IN4 (2752:3033:3322)(2886:3153:3426))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a625_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1621:1818:2020)(1696:1901:2109))
          (PORT SR (5182:5641:6115)(5438:5867:6306))
          (PORT CINY2 (2090:2090:2104)(2180:2194:2213))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a626_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1257:1388:1519)(1303:1422:1544))
          (PORT IN4 (1111:1250:1395)(1122:1258:1399))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a626_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1816:2005:2198)(1852:2027:2206))
          (PORT SR (2915:3180:3452)(3013:3251:3493))
          (PORT CINY2 (3354:3354:3381)(3437:3464:3493))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x94y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a627_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (876:989:1105)(865:964:1066))
          (PORT IN8 (2069:2274:2482)(2190:2385:2584))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a627_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2173:2438:2709)(2264:2537:2812))
          (PORT SR (2903:3157:3420)(3000:3232:3468))
          (PORT CINY2 (1962:1962:1976)(2030:2044:2061))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a628_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2012:2250:2493)(2101:2333:2572))
          (PORT IN8 (3146:3418:3695)(3287:3531:3783))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a628_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2751:3050:3359)(2858:3145:3437))
          (PORT SR (4214:4584:4965)(4471:4819:5173))
          (PORT CINY2 (2330:2330:2345)(2444:2459:2481))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x119y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a629_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (375:432:490)(350:393:438))
          (PORT IN4 (1739:1927:2120)(1810:1973:2139))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a629_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1687:1873:2064)(1781:1960:2141))
          (PORT SR (2222:2419:2619)(2317:2485:2660))
          (PORT CINY2 (6746:6746:6785)(7205:7244:7317))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a630_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (416:479:543)(405:459:515))
          (PORT IN8 (2028:2270:2516)(2144:2379:2616))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a630_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1794:1996:2203)(1864:2059:2257))
          (PORT SR (2038:2262:2493)(2106:2317:2533))
          (PORT CINY2 (6154:6154:6182)(6701:6729:6801))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x123y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a631_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (389:444:501)(383:433:483))
          (PORT IN8 (1836:2046:2262)(1942:2150:2362))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a631_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1231:1377:1524)(1263:1397:1533))
          (PORT SR (3574:3908:4248)(3831:4153:4483))
          (PORT CINY2 (6554:6554:6597)(6911:6954:7021))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a632_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (585:657:730)(580:638:698))
          (PORT IN8 (2529:2809:3093)(2690:2957:3232))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a632_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2292:2560:2834)(2436:2698:2965))
          (PORT SR (3237:3528:3826)(3409:3680:3958))
          (PORT CINY2 (5290:5290:5328)(5516:5554:5605))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x122y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a633_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (563:641:720)(575:650:727))
          (PORT IN4 (1841:2026:2214)(1921:2079:2242))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a633_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1612:1781:1953)(1710:1864:2021))
          (PORT SR (2700:2919:3141)(2814:3004:3198))
          (PORT CINY2 (5546:5546:5588)(5747:5789:5841))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a634_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1387:1565:1746)(1434:1597:1764))
          (PORT IN8 (2494:2750:3013)(2614:2847:3087))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a634_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1948:2160:2377)(2080:2284:2492))
          (PORT SR (2834:3072:3319)(2963:3177:3395))
          (PORT CINY2 (4682:4682:4718)(4838:4874:4917))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a635_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1898:2135:2376)(2021:2252:2490))
          (PORT IN4 (1751:1952:2158)(1826:2017:2213))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a635_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2278:2517:2763)(2348:2569:2797))
          (PORT SR (2664:2878:3097)(2794:2986:3181))
          (PORT CINY2 (4602:4602:4635)(4796:4829:4873))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a636_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1036:1164:1295)(1025:1136:1249))
          (PORT IN8 (2168:2401:2638)(2290:2503:2724))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a636_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1907:2126:2349)(2012:2219:2430))
          (PORT SR (2838:3079:3326)(2968:3184:3406))
          (PORT CINY2 (4938:4938:4974)(5138:5174:5221))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x120y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a637_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (386:447:508)(363:410:458))
          (PORT IN4 (1481:1647:1818)(1541:1692:1846))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a637_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1418:1591:1765)(1457:1620:1785))
          (PORT SR (3060:3326:3596)(3248:3493:3745))
          (PORT CINY2 (6026:6026:6066)(6344:6384:6445))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x114y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a638_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1366:1534:1707)(1438:1599:1763))
          (PORT IN8 (712:810:909)(725:817:910))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a638_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2009:2222:2440)(2068:2265:2467))
          (PORT SR (2601:2816:3037)(2737:2934:3134))
          (PORT CINY2 (4970:4970:5004)(5210:5244:5293))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x103y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a639_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2359:2614:2877)(2501:2742:2988))
          (PORT IN4 (1889:2119:2355)(1931:2156:2385))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a639_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1856:2046:2239)(1935:2115:2298))
          (PORT SR (2269:2531:2801)(2371:2619:2870))
          (PORT CINY2 (5722:5722:5745)(6281:6304:6373))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a640_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1046:1182:1321)(1064:1189:1316))
          (PORT IN8 (2128:2366:2609)(2255:2483:2715))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a640_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2217:2484:2757)(2335:2589:2846))
          (PORT SR (2380:2607:2840)(2501:2713:2930))
          (PORT CINY2 (6426:6426:6461)(6899:6934:7005))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x104y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a641_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1276:1431:1589)(1271:1400:1534))
          (PORT IN4 (1357:1501:1649)(1401:1528:1656))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a641_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1668:1823:1981)(1738:1885:2036))
          (PORT SR (1181:1298:1419)(1219:1322:1427))
          (PORT CINY2 (5834:5834:5858)(6395:6419:6489))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x118y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a642_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1848:2067:2289)(1931:2130:2333))
          (PORT IN8 (758:864:972)(775:882:990))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a642_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1741:1955:2172)(1780:1971:2167))
          (PORT SR (2425:2652:2884)(2530:2734:2942))
          (PORT CINY2 (6314:6314:6352)(6716:6754:6821))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a643_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (552:630:709)(536:607:679))
          (PORT IN4 (2309:2542:2781)(2406:2611:2823))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a643_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1948:2160:2377)(2080:2284:2492))
          (PORT SR (2834:3072:3319)(2963:3177:3395))
          (PORT CINY2 (4682:4682:4718)(4838:4874:4917))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a644_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1034:1181:1331)(1035:1166:1299))
          (PORT IN8 (1803:2024:2249)(1876:2076:2278))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a644_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1777:1977:2181)(1840:2035:2232))
          (PORT SR (2130:2351:2579)(2191:2394:2600))
          (PORT CINY2 (6250:6250:6280)(6779:6809:6881))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x86y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a645_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (906:1042:1180)(929:1059:1191))
          (PORT IN4 (2162:2397:2636)(2247:2464:2686))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a645_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1767:1922:2081)(1846:1992:2139))
          (PORT SR (2565:2813:3068)(2701:2930:3163))
          (PORT CINY2 (3434:3434:3440)(3893:3899:3945))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a646_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1047:1198:1352)(1067:1210:1357))
          (PORT IN8 (2190:2428:2673)(2327:2567:2808))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a646_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2000:2248:2501)(2090:2342:2596))
          (PORT SR (2051:2263:2480)(2156:2356:2562))
          (PORT CINY2 (4954:4954:4969)(5519:5534:5597))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x94y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a647_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (535:614:696)(506:569:633))
          (PORT IN4 (1669:1838:2012)(1738:1895:2053))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a647_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1797:2020:2248)(1870:2095:2321))
          (PORT SR (3465:3829:4200)(3736:4103:4480))
          (PORT CINY2 (4714:4714:4728)(5255:5269:5329))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a648_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (762:879:997)(759:859:961))
          (PORT IN8 (1254:1445:1638)(1318:1494:1674))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a648_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1535:1676:1820)(1555:1683:1813))
          (PORT SR (2193:2425:2662)(2280:2492:2710))
          (PORT CINY2 (5306:5306:5331)(5759:5784:5845))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x112y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a649_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (605:688:772)(598:675:754))
          (PORT IN4 (1598:1781:1970)(1666:1835:2006))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a649_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1685:1866:2051)(1735:1905:2080))
          (PORT SR (2218:2416:2620)(2322:2504:2689))
          (PORT CINY2 (5642:5642:5674)(6032:6064:6125))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a650_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (357:410:464)(333:374:416))
          (PORT IN8 (2013:2220:2435)(2117:2316:2519))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a650_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2041:2254:2471)(2123:2317:2514))
          (PORT SR (2698:2914:3139)(2832:3032:3235))
          (PORT CINY2 (4442:4442:4477)(4574:4609:4649))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x103y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a651_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1064:1203:1343)(1065:1188:1314))
          (PORT IN4 (982:1070:1161)(1001:1074:1148))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a651_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1625:1803:1986)(1664:1828:1996))
          (PORT SR (1843:1966:2094)(1899:2004:2110))
          (PORT CINY2 (3034:3034:3057)(3131:3154:3181))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a652_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (965:1075:1187)(998:1099:1202))
          (PORT IN8 (1887:2089:2295)(1999:2188:2384))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a652_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1923:2148:2380)(2005:2221:2444))
          (PORT SR (2549:2763:2981)(2664:2859:3058))
          (PORT CINY2 (3914:3914:3942)(4076:4104:4141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x88y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a653_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (752:859:967)(770:865:962))
          (PORT IN4 (2015:2233:2457)(2103:2299:2499))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a653_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2147:2353:2563)(2268:2472:2678))
          (PORT SR (3532:3907:4290)(3781:4146:4518))
          (PORT CINY2 (4106:4106:4114)(4646:4654:4709))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x85y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a654_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1060:1206:1354)(1105:1242:1381))
          (PORT IN8 (1905:2100:2300)(2007:2192:2377))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a654_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2146:2355:2569)(2236:2431:2628))
          (PORT SR (1731:1894:2062)(1802:1948:2098))
          (PORT CINY2 (3706:3706:3711)(4229:4234:4285))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x87y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a655_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1234:1397:1564)(1268:1420:1576))
          (PORT IN4 (2460:2738:3023)(2560:2814:3073))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a655_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2045:2257:2474)(2138:2340:2544))
          (PORT SR (2260:2460:2665)(2378:2560:2747))
          (PORT CINY2 (3226:3226:3233)(3632:3639:3681))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x90y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a656_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (893:1001:1112)(900:995:1093))
          (PORT IN8 (1945:2178:2418)(2039:2275:2515))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a656_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1837:2081:2331)(1887:2132:2380))
          (PORT SR (2415:2610:2807)(2526:2692:2864))
          (PORT CINY2 (2474:2474:2484)(2699:2709:2737))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x88y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a657_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1871:2110:2352)(1951:2195:2443))
          (PORT IN4 (573:658:745)(561:631:703))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a657_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2391:2593:2800)(2476:2667:2861))
          (PORT SR (3858:4183:4517)(4086:4392:4704))
          (PORT CINY2 (1226:1226:1234)(1271:1279:1289))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a658_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1603:1803:2008)(1670:1850:2034))
          (PORT IN8 (1759:1974:2193)(1837:2049:2265))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a658_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1630:1794:1962)(1653:1801:1952))
          (PORT SR (3107:3396:3693)(3228:3494:3764))
          (PORT CINY2 (3530:3530:3558)(3626:3654:3685))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x96y63
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a659_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2290:2513:2743)(2366:2568:2774))
          (PORT IN4 (919:1048:1180)(920:1042:1165))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a659_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2236:2483:2737)(2355:2591:2829))
          (PORT SR (3017:3311:3616)(3164:3450:3740))
          (PORT CINY2 (2122:2122:2138)(2183:2199:2217))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a660_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (920:1054:1190)(951:1078:1207))
          (PORT IN8 (2154:2389:2631)(2294:2517:2743))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a660_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2365:2656:2951)(2466:2766:3068))
          (PORT SR (3202:3486:3780)(3330:3596:3866))
          (PORT CINY2 (2202:2202:2217)(2294:2309:2329))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a661_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (577:659:744)(599:676:755))
          (PORT IN4 (1774:1956:2141)(1865:2030:2198))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a661_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1686:1881:2080)(1759:1934:2112))
          (PORT SR (2272:2472:2676)(2395:2573:2756))
          (PORT CINY2 (6698:6698:6736)(7166:7204:7277))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x107y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a662_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (939:1038:1139)(974:1068:1164))
          (PORT IN8 (718:823:931)(709:800:892))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a662_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2136:2388:2646)(2211:2455:2701))
          (PORT SR (2173:2425:2686)(2246:2482:2723))
          (PORT CINY2 (6106:6106:6133)(6662:6689:6761))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x118y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a663_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1047:1177:1312)(1055:1172:1289))
          (PORT IN4 (1433:1599:1767)(1459:1607:1757))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a663_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1741:1955:2172)(1780:1971:2167))
          (PORT SR (2425:2652:2884)(2530:2734:2942))
          (PORT CINY2 (6314:6314:6352)(6716:6754:6821))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a664_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1381:1537:1699)(1393:1537:1684))
          (PORT IN8 (2225:2457:2695)(2321:2531:2747))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a664_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2284:2520:2764)(2367:2587:2813))
          (PORT SR (2641:2860:3085)(2786:2987:3191))
          (PORT CINY2 (5306:5306:5343)(5552:5589:5641))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a665_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1186:1360:1538)(1200:1355:1513))
          (PORT IN4 (2045:2254:2468)(2119:2301:2488))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a665_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2284:2520:2764)(2367:2587:2813))
          (PORT SR (2641:2860:3085)(2786:2987:3191))
          (PORT CINY2 (5306:5306:5343)(5552:5589:5641))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a666_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1628:1835:2049)(1724:1921:2122))
          (PORT IN8 (2158:2384:2617)(2282:2505:2732))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a666_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2003:2195:2391)(2059:2230:2405))
          (PORT SR (2873:3113:3358)(3015:3238:3465))
          (PORT CINY2 (4634:4634:4669)(4799:4834:4877))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x114y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a667_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (554:636:720)(550:619:688))
          (PORT IN4 (1779:1964:2151)(1853:2011:2174))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a667_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1565:1732:1902)(1659:1811:1965))
          (PORT SR (2634:2853:3075)(2743:2932:3126))
          (PORT CINY2 (4650:4650:4684)(4835:4869:4913))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a668_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (605:678:753)(590:652:715))
          (PORT IN8 (2196:2427:2663)(2334:2549:2770))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a668_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1934:2127:2325)(1974:2144:2318))
          (PORT SR (2876:3115:3359)(3031:3253:3480))
          (PORT CINY2 (4890:4890:4925)(5099:5134:5181))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x121y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a669_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (945:1072:1201)(962:1082:1204))
          (PORT IN4 (1301:1443:1589)(1345:1470:1597))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a669_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1224:1371:1518)(1249:1384:1521))
          (PORT SR (3215:3502:3794)(3429:3698:3974))
          (PORT CINY2 (6202:6202:6243)(6533:6574:6637))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a670_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (571:657:745)(555:626:698))
          (PORT IN8 (1764:1979:2198)(1810:2003:2201))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a670_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1549:1729:1914)(1576:1736:1899))
          (PORT SR (2734:2975:3217)(2857:3068:3286))
          (PORT CINY2 (4986:4986:5019)(5246:5279:5329))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x104y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a671_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (384:438:492)(376:424:473))
          (PORT IN4 (1632:1793:1958)(1698:1841:1985))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a671_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1676:1838:2001)(1743:1892:2044))
          (PORT SR (1157:1271:1387)(1200:1298:1400))
          (PORT CINY2 (6090:6090:6114)(6695:6719:6793))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a672_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1759:1945:2136)(1859:2032:2209))
          (PORT IN8 (1530:1716:1908)(1536:1703:1873))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a672_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1648:1838:2030)(1701:1873:2049))
          (PORT SR (2144:2339:2538)(2249:2424:2603))
          (PORT CINY2 (6394:6394:6427)(6896:6929:7001))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x105y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a673_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (939:1051:1166)(928:1028:1129))
          (PORT IN4 (1501:1646:1794)(1506:1627:1749))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a673_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1832:2019:2210)(1925:2101:2281))
          (PORT SR (2613:2919:3235)(2760:3059:3362))
          (PORT CINY2 (6074:6074:6099)(6659:6684:6757))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a674_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1377:1548:1724)(1403:1563:1726))
          (PORT IN8 (1589:1775:1963)(1643:1815:1991))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a674_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1700:1925:2155)(1770:1973:2181))
          (PORT SR (2404:2629:2860)(2515:2717:2923))
          (PORT CINY2 (6202:6202:6239)(6602:6639:6705))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a675_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1201:1352:1506)(1196:1331:1469))
          (PORT IN4 (1656:1810:1967)(1740:1873:2009))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a675_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2071:2312:2557)(2191:2423:2660))
          (PORT SR (2516:2706:2902)(2636:2802:2972))
          (PORT CINY2 (4874:4874:4910)(5063:5099:5145))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a676_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (729:835:943)(755:860:967))
          (PORT IN8 (1970:2214:2461)(2055:2282:2511))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a676_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1593:1769:1949)(1637:1804:1973))
          (PORT SR (2310:2556:2810)(2388:2618:2852))
          (PORT CINY2 (6074:6074:6103)(6590:6619:6689))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x87y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a677_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (561:645:731)(547:621:696))
          (PORT IN4 (1994:2206:2421)(2066:2257:2452))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a677_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1946:2124:2307)(2045:2217:2391))
          (PORT SR (2751:3023:3302)(2907:3164:3426))
          (PORT CINY2 (3610:3610:3617)(4082:4089:4137))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x94y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a678_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (654:762:871)(639:731:824))
          (PORT IN8 (2378:2639:2906)(2510:2761:3016))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a678_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2372:2640:2914)(2467:2741:3019))
          (PORT SR (4006:4441:4886)(4311:4757:5210))
          (PORT CINY2 (4842:4842:4856)(5405:5419:5481))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a679_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (373:429:486)(344:387:432))
          (PORT IN4 (2019:2235:2457)(2103:2303:2505))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a679_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2183:2427:2677)(2250:2498:2749))
          (PORT SR (3457:3821:4194)(3700:4065:4437))
          (PORT CINY2 (4314:4314:4325)(4838:4849:4905))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a680_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1007:1099:1193)(1040:1117:1195))
          (PORT IN8 (396:457:519)(368:413:460))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a680_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1666:1851:2041)(1744:1928:2114))
          (PORT SR (1976:2181:2391)(2054:2236:2423))
          (PORT CINY2 (5370:5370:5395)(5834:5859:5921))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x108y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a681_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1374:1539:1706)(1440:1590:1744))
          (PORT IN4 (1120:1265:1414)(1153:1284:1417))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a681_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1038:1162:1290)(1031:1143:1257))
          (PORT SR (2234:2423:2617)(2336:2503:2676))
          (PORT CINY2 (4746:4746:4774)(5051:5079:5129))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x112y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a682_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (374:433:494)(367:420:474))
          (PORT IN8 (1820:2004:2193)(1906:2071:2239))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a682_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2143:2391:2645)(2277:2514:2755))
          (PORT SR (2510:2700:2897)(2614:2783:2954))
          (PORT CINY2 (4170:4170:4202)(4307:4339:4377))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x104y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a683_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (414:472:531)(397:446:495))
          (PORT IN4 (1814:2028:2245)(1889:2087:2289))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a683_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2093:2322:2556)(2127:2333:2546))
          (PORT SR (2204:2380:2562)(2286:2436:2588))
          (PORT CINY2 (3146:3146:3170)(3245:3269:3297))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a684_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (883:1003:1124)(896:1002:1113))
          (PORT IN8 (1696:1880:2070)(1775:1948:2124))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a684_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1760:1944:2134)(1790:1952:2119))
          (PORT SR (2365:2554:2751)(2467:2639:2814))
          (PORT CINY2 (3722:3722:3750)(3851:3879:3913))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x116y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (566:648:731)(551:624:698))
          (PORT IN6 (1409:1579:1752)(1463:1612:1765))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a685_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1731:1929:2129)(1842:2041:2243))
          (PORT SR (2542:2787:3040)(2677:2903:3133))
          (PORT CINY2 (6282:6282:6318)(6713:6749:6817))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a685_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1406:1568:1734)(1489:1642:1798))
          (PORT IN3 (580:662:745)(572:644:718))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a685_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1731:1929:2129)(1842:2041:2243))
          (PORT SR (2542:2787:3040)(2677:2903:3133))
          (PORT CINY2 (6282:6282:6318)(6713:6749:6817))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////D    Pos: x113y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a686_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1875:2096:2321)(1938:2131:2331))
          (PORT IN6 (1712:1915:2120)(1792:1980:2171))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a686_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1641:1817:1996)(1695:1867:2042))
          (PORT SR (2599:2812:3028)(2732:2920:3113))
          (PORT CINY2 (5114:5114:5147)(5396:5429:5481))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x117y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a688_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (713:813:915)(725:816:909))
          (PORT IN7 (1416:1565:1720)(1426:1560:1698))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a688_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1289:1428:1572)(1338:1469:1604))
          (PORT SR (2460:2651:2845)(2579:2742:2911))
          (PORT CINY2 (5498:5498:5535)(5777:5814:5869))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a688_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1017:1147:1281)(1025:1147:1271))
          (PORT IN2 (546:624:703)(536:601:667))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a688_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1289:1428:1572)(1338:1469:1604))
          (PORT SR (2460:2651:2845)(2579:2742:2911))
          (PORT CINY2 (5498:5498:5535)(5777:5814:5869))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x118y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a690_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (752:828:906)(767:835:904))
          (PORT IN6 (1550:1735:1925)(1600:1777:1957))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a690_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1593:1775:1961)(1640:1799:1962))
          (PORT SR (2683:2899:3123)(2799:2988:3181))
          (PORT CINY2 (4842:4842:4880)(4991:5029:5073))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a690_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1364:1526:1692)(1394:1543:1695))
          (PORT IN3 (391:450:510)(383:435:488))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a690_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1593:1775:1961)(1640:1799:1962))
          (PORT SR (2683:2899:3123)(2799:2988:3181))
          (PORT CINY2 (4842:4842:4880)(4991:5029:5073))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a692_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1384:1551:1722)(1459:1615:1774))
          (PORT IN3 (1086:1239:1395)(1136:1283:1431))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a692_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1633:1798:1968)(1707:1865:2028))
          (PORT SR (2701:2917:3138)(2828:3024:3224))
          (PORT CINY2 (4810:4810:4846)(4988:5024:5069))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x122y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a693_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1464:1638:1816)(1529:1702:1880))
          (PORT IN2 (1063:1220:1382)(1098:1249:1402))
          (PORT IN3 (722:831:941)(715:804:895))
          (PORT IN5 (363:419:477)(344:390:437))
          (PORT IN7 (558:638:719)(569:646:724))
          (PORT IN8 (543:629:717)(528:603:679))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a693_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1683:1869:2058)(1750:1918:2091))
          (PORT SR (2635:2853:3072)(2752:2938:3130))
          (PORT CINY2 (6058:6058:6100)(6347:6389:6449))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ANDXOR/    Pos: x121y77
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a695_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1272:1435:1603)(1319:1472:1629))
          (PORT IN2 (1119:1252:1389)(1141:1270:1403))
          (PORT IN3 (1237:1415:1596)(1269:1432:1599))
          (PORT IN4 (1091:1241:1395)(1133:1274:1418))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x123y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a696_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1104:1229:1356)(1115:1224:1338))
          (PORT IN3 (1315:1469:1629)(1315:1446:1579))
          (PORT IN5 (734:825:919)(723:804:887))
          (PORT IN6 (772:893:1017)(776:875:975))
          (PORT IN7 (1148:1278:1411)(1175:1301:1429))
          (PORT IN8 (949:1068:1189)(963:1083:1207))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a697_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1146:1272:1401)(1168:1288:1409))
          (PORT IN4 (889:1020:1155)(916:1041:1168))
          (PORT IN5 (1091:1212:1337)(1091:1199:1311))
          (PORT IN6 (551:633:715)(569:647:727))
          (PORT IN7 (385:451:518)(354:403:452))
          (PORT IN8 (1242:1407:1576)(1277:1443:1611))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a699_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (390:452:515)(389:445:501))
          (PORT IN4 (723:827:933)(721:811:903))
          (PORT IN5 (1290:1444:1599)(1349:1504:1663))
          (PORT IN6 (393:451:510)(391:442:494))
          (PORT IN7 (1283:1446:1611)(1326:1482:1640))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_XOR///XOR/    Pos: x126y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a700_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4331:4838:5356)(4476:4959:5453))
          (PORT IN8 (2440:2741:3045)(2517:2790:3070))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a700_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2023:2260:2503)(2094:2323:2555))
          (PORT IN4 (1105:1260:1419)(1162:1314:1468))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x124y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a702_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1398:1567:1738)(1424:1579:1739))
          (PORT IN6 (1621:1831:2046)(1659:1865:2075))
          (PORT IN7 (1671:1859:2051)(1705:1883:2068))
          (PORT IN8 (3016:3392:3774)(3104:3448:3802))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a702_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2541:2819:3106)(2583:2841:3103))
          (PORT IN2 (1426:1612:1802)(1440:1618:1799))
          (PORT IN3 (573:647:722)(560:622:685))
          (PORT IN4 (1452:1612:1777)(1468:1613:1762))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x123y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (725:836:949)(728:828:928))
          (PORT IN7 (576:653:732)(568:637:707))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a703_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2055:2275:2500)(2135:2347:2563))
          (PORT IN2 (899:1023:1152)(924:1038:1153))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR///XOR/    Pos: x123y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a704_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4490:5015:5553)(4645:5137:5641))
          (PORT IN7 (369:425:482)(341:383:427))
          (PORT IN8 (1803:2014:2228)(1874:2083:2298))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a704_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (906:1036:1169)(928:1048:1170))
          (PORT IN3 (755:859:965)(772:871:972))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR///XOR/    Pos: x124y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a706_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (949:1057:1167)(975:1081:1187))
          (PORT IN8 (1260:1411:1565)(1310:1464:1622))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a706_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (945:1074:1205)(982:1108:1237))
          (PORT IN4 (3546:3932:4323)(3672:4033:4401))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x123y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a707_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (787:898:1012)(792:890:990))
          (PORT IN4 (604:696:790)(587:663:741))
          (PORT IN6 (1404:1560:1721)(1481:1635:1792))
          (PORT IN7 (581:665:750)(566:638:712))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_XOR////    Pos: x126y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2147:2424:2707)(2248:2513:2786))
          (PORT IN3 (1611:1809:2013)(1663:1844:2031))
          (PORT IN4 (972:1091:1214)(996:1111:1230))
          (PORT IN5 (1390:1559:1733)(1471:1638:1807))
          (PORT IN6 (384:441:500)(357:399:443))
          (PORT IN7 (1354:1517:1681)(1394:1554:1717))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x123y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a711_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (753:858:966)(787:893:1000))
          (PORT IN4 (896:1024:1155)(911:1028:1148))
          (PORT IN5 (735:820:909)(722:803:886))
          (PORT IN7 (395:458:522)(373:420:469))
          (PORT IN8 (542:621:702)(533:602:672))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x123y78
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a713_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1089:1223:1361)(1108:1237:1369))
          (PORT IN2 (1091:1237:1383)(1143:1283:1428))
          (PORT IN3 (1351:1555:1763)(1364:1546:1733))
          (PORT IN4 (376:438:500)(372:426:482))
          (PORT IN5 (562:641:721)(559:624:691))
          (PORT IN7 (1084:1220:1359)(1093:1214:1341))
          (PORT IN8 (386:445:506)(383:432:482))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x123y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a716_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (565:637:710)(552:615:678))
          (PORT IN5 (3509:3886:4271)(3626:3988:4359))
          (PORT IN6 (576:653:730)(567:630:695))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x124y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (926:1059:1194)(949:1060:1173))
          (PORT IN3 (929:1063:1200)(935:1056:1180))
          (PORT IN5 (1258:1428:1599)(1331:1496:1667))
          (PORT IN6 (923:1026:1131)(925:1021:1118))
          (PORT IN7 (602:687:772)(597:675:754))
          (PORT IN8 (1112:1257:1405)(1141:1283:1427))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a718_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (774:864:954)(786:858:933))
          (PORT IN3 (1444:1598:1758)(1478:1612:1751))
          (PORT IN5 (572:656:742)(577:655:734))
          (PORT IN6 (741:841:942)(761:851:944))
          (PORT IN8 (1120:1250:1383)(1140:1258:1381))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y69
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a719_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (930:1079:1232)(933:1054:1177))
          (PORT IN4 (569:655:742)(559:632:706))
          (PORT IN5 (1608:1805:2005)(1636:1823:2014))
          (PORT IN6 (420:481:542)(410:459:510))
          (PORT IN7 (772:882:994)(776:876:979))
          (PORT IN8 (954:1066:1180)(972:1079:1188))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y70
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a720_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1250:1420:1592)(1317:1480:1649))
          (PORT IN4 (1103:1248:1396)(1124:1265:1408))
          (PORT IN5 (576:652:730)(557:621:685))
          (PORT IN6 (931:1063:1198)(955:1067:1181))
          (PORT IN7 (1296:1479:1666)(1338:1514:1695))
          (PORT IN8 (1110:1246:1386)(1139:1276:1416))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a721_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1590:1774:1961)(1672:1847:2026))
          (PORT IN3 (1493:1669:1850)(1578:1743:1911))
          (PORT IN6 (1914:2139:2367)(1980:2191:2407))
          (PORT IN7 (939:1064:1190)(932:1040:1153))
          (PORT IN8 (1479:1641:1807)(1525:1684:1846))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x123y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a722_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1156:1284:1417)(1161:1275:1393))
          (PORT IN8 (1602:1794:1990)(1662:1842:2027))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x122y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1131:1269:1408)(1161:1288:1419))
          (PORT IN3 (1275:1430:1588)(1272:1403:1536))
          (PORT IN6 (919:1022:1127)(924:1026:1130))
          (PORT IN7 (1240:1368:1499)(1254:1362:1473))
          (PORT IN8 (765:852:942)(771:845:920))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x124y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a724_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1118:1242:1368)(1159:1270:1385))
          (PORT IN8 (1112:1236:1361)(1174:1298:1425))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x123y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a725_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (534:617:701)(531:611:691))
          (PORT IN3 (1568:1758:1952)(1637:1820:2008))
          (PORT IN4 (2160:2418:2680)(2246:2485:2727))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x121y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a726_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1653:1826:2000)(1699:1859:2021))
          (PORT IN8 (1646:1850:2060)(1715:1907:2106))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a727_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (367:418:471)(338:378:420))
          (PORT IN4 (562:640:721)(558:630:704))
          (PORT IN5 (548:630:713)(545:617:690))
          (PORT IN6 (381:435:489)(354:395:436))
          (PORT IN7 (735:841:950)(745:840:938))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_XOR///XOR/    Pos: x122y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a729_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1937:2182:2430)(1972:2203:2441))
          (PORT IN8 (4142:4627:5122)(4265:4718:5188))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a729_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1548:1739:1935)(1596:1768:1946))
          (PORT IN3 (902:1040:1179)(943:1074:1208))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x124y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1660:1875:2094)(1737:1950:2167))
          (PORT IN3 (930:1064:1200)(948:1068:1190))
          (PORT IN5 (405:466:528)(391:445:500))
          (PORT IN7 (1258:1412:1569)(1303:1448:1597))
          (PORT IN8 (1018:1151:1288)(1015:1130:1248))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x122y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a732_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (757:866:976)(763:861:960))
          (PORT IN6 (585:664:744)(587:663:739))
          (PORT IN7 (1128:1248:1374)(1139:1248:1360))
          (PORT IN8 (735:808:883)(756:820:884))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y72
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a733_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (379:435:492)(349:394:440))
          (PORT IN3 (920:1053:1190)(942:1068:1196))
          (PORT IN5 (1127:1266:1408)(1149:1283:1421))
          (PORT IN6 (840:936:1035)(859:948:1039))
          (PORT IN7 (1594:1786:1984)(1617:1801:1986))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x121y73
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a734_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (895:1031:1167)(904:1024:1146))
          (PORT IN3 (751:858:967)(756:853:952))
          (PORT IN5 (772:868:966)(780:867:956))
          (PORT IN6 (769:869:969)(793:887:982))
          (PORT IN8 (903:1042:1183)(923:1049:1179))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x121y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a735_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1460:1624:1791)(1522:1668:1820))
          (PORT IN3 (1260:1417:1577)(1306:1448:1592))
          (PORT IN6 (738:852:967)(744:845:946))
          (PORT IN7 (578:667:757)(558:631:705))
          (PORT IN8 (1538:1732:1930)(1554:1739:1930))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x122y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a736_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1007:1136:1270)(979:1090:1205))
          (PORT IN3 (1089:1250:1413)(1106:1252:1399))
          (PORT IN5 (1149:1276:1406)(1157:1269:1385))
          (PORT IN7 (1522:1709:1902)(1578:1758:1940))
          (PORT IN8 (932:1054:1176)(940:1052:1168))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x123y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a737_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (577:665:754)(585:667:751))
          (PORT IN6 (766:868:971)(785:880:976))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x115y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a738_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1609:1791:1978)(1671:1845:2023))
          (PORT IN5 (897:1029:1162)(897:1013:1132))
          (PORT IN7 (1600:1783:1969)(1654:1826:2002))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a738_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2854:3202:3555)(2923:3235:3554))
          (PORT SR (2680:2917:3160)(2816:3024:3239))
          (PORT CINY2 (5594:5594:5629)(5924:5959:6017))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x117y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1405:1575:1748)(1443:1599:1758))
          (PORT IN3 (1742:1923:2108)(1811:1974:2141))
          (PORT IN4 (1760:1974:2191)(1845:2045:2249))
          (PORT IN5 (1057:1192:1329)(1096:1227:1360))
          (PORT IN6 (1327:1490:1656)(1364:1511:1662))
          (PORT IN7 (1484:1663:1848)(1552:1730:1911))
          (PORT IN8 (1421:1599:1779)(1471:1635:1802))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a739_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (860:961:1064)(861:955:1050))
          (PORT SR (2096:2276:2461)(2190:2351:2514))
          (PORT CINY2 (6266:6266:6303)(6677:6714:6781))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/    Pos: x124y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a741_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1258:1415:1574)(1326:1476:1628))
          (PORT IN2 (892:990:1090)(917:1006:1098))
          (PORT IN3 (1306:1466:1630)(1332:1492:1653))
          (PORT IN4 (1350:1505:1664)(1383:1533:1687))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x120y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a742_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1185:1353:1524)(1224:1391:1561))
          (PORT IN3 (1349:1512:1681)(1367:1516:1669))
          (PORT IN5 (1661:1850:2041)(1768:1950:2137))
          (PORT IN6 (564:648:733)(561:635:711))
          (PORT IN8 (1302:1461:1622)(1341:1496:1656))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x121y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a743_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1455:1644:1838)(1515:1696:1880))
          (PORT IN4 (1240:1392:1548)(1274:1422:1575))
          (PORT IN6 (763:865:969)(766:860:955))
          (PORT IN7 (1315:1474:1638)(1365:1526:1690))
          (PORT IN8 (1270:1440:1614)(1340:1508:1680))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x122y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a744_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1146:1286:1429)(1144:1265:1388))
          (PORT IN3 (926:1056:1188)(943:1067:1194))
          (PORT IN5 (890:988:1087)(914:1004:1096))
          (PORT IN6 (1089:1233:1380)(1110:1250:1395))
          (PORT IN7 (1250:1403:1559)(1252:1380:1511))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x123y64
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a746_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (940:1054:1171)(966:1069:1173))
          (PORT IN3 (761:859:960)(784:875:969))
          (PORT IN5 (397:455:515)(367:411:456))
          (PORT IN6 (926:1053:1180)(924:1041:1159))
          (PORT IN7 (394:449:505)(384:433:482))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX2b/D///    Pos: x105y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a747_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1047:1185:1326)(1019:1131:1245))
          (PORT IN5 (1548:1745:1945)(1587:1767:1950))
          (PORT IN7 (885:997:1109)(867:964:1064))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a747_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1429:1585:1744)(1488:1634:1781))
          (PORT SR (2242:2475:2711)(2334:2546:2764))
          (PORT CINY2 (5050:5050:5075)(5459:5484:5541))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x115y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a748_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1464:1646:1832)(1508:1684:1864))
          (PORT IN4 (1015:1158:1305)(1013:1140:1270))
          (PORT IN5 (1116:1276:1437)(1139:1279:1422))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a748_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1839:2035:2233)(1873:2051:2235))
          (PORT SR (2811:3049:3290)(2969:3187:3412))
          (PORT CINY2 (5402:5402:5437)(5699:5734:5789))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x121y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a749_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (925:1059:1195)(940:1065:1193))
          (PORT IN7 (1708:1925:2144)(1764:1967:2172))
          (PORT IN8 (1597:1767:1941)(1659:1829:2004))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x121y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a750_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (393:450:508)(384:435:486))
          (PORT IN2 (402:460:519)(393:443:494))
          (PORT IN3 (1207:1367:1529)(1210:1351:1496))
          (PORT IN4 (1365:1526:1690)(1380:1526:1676))
          (PORT IN5 (957:1080:1206)(1015:1134:1255))
          (PORT IN6 (1337:1499:1665)(1382:1545:1711))
          (PORT IN7 (386:441:498)(376:425:475))
          (PORT IN8 (1411:1583:1761)(1439:1603:1773))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x120y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a752_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1329:1494:1664)(1383:1544:1708))
          (PORT IN2 (1747:1966:2189)(1824:2039:2258))
          (PORT IN3 (1113:1241:1372)(1157:1272:1388))
          (PORT IN4 (414:473:533)(396:447:499))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b/D///    Pos: x105y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a753_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (714:816:920)(733:827:922))
          (PORT IN5 (1508:1671:1840)(1535:1679:1827))
          (PORT IN7 (699:806:915)(689:779:872))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a753_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1047:1190:1336)(1061:1194:1330))
          (PORT SR (1933:2111:2294)(2020:2179:2342))
          (PORT CINY2 (4602:4602:4627)(4934:4959:5009))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x111y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a754_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1630:1814:2003)(1668:1841:2017))
          (PORT IN2 (1672:1885:2101)(1721:1914:2112))
          (PORT IN8 (1912:2121:2334)(2023:2223:2429))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a754_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1437:1611:1787)(1476:1636:1798))
          (PORT SR (3305:3619:3936)(3470:3761:4062))
          (PORT CINY2 (4570:4570:4601)(4793:4824:4869))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x121y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a755_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (588:666:746)(567:629:693))
          (PORT IN2 (913:1037:1163)(901:1010:1123))
          (PORT IN3 (744:855:968)(751:845:942))
          (PORT IN7 (1226:1397:1570)(1248:1412:1579))
          (PORT IN8 (728:825:924)(754:842:934))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y65
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a757_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1404:1587:1773)(1481:1662:1847))
          (PORT IN3 (576:649:724)(583:647:713))
          (PORT IN5 (717:791:868)(726:790:856))
          (PORT IN6 (1216:1355:1498)(1222:1340:1461))
          (PORT IN7 (562:651:742)(546:622:699))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x123y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a758_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (737:840:947)(748:842:939))
          (PORT IN3 (932:1057:1184)(937:1052:1168))
          (PORT IN5 (1311:1466:1627)(1350:1502:1658))
          (PORT IN6 (891:1022:1155)(902:1022:1144))
          (PORT IN8 (890:999:1110)(905:992:1082))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x103y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a759_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (563:648:735)(543:609:678))
          (PORT IN5 (1227:1371:1516)(1288:1419:1556))
          (PORT IN7 (565:643:724)(555:622:690))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a759_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1397:1561:1729)(1416:1565:1716))
          (PORT SR (2260:2457:2658)(2379:2558:2742))
          (PORT CINY2 (3994:3994:4017)(4256:4279:4321))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x108y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a760_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1746:1958:2173)(1803:2006:2211))
          (PORT IN4 (1303:1464:1628)(1367:1516:1668))
          (PORT IN6 (1591:1752:1915)(1629:1776:1926))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a760_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1377:1523:1673)(1400:1529:1662))
          (PORT SR (2899:3165:3441)(3069:3322:3580))
          (PORT CINY2 (3850:3850:3878)(4001:4029:4065))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x122y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a761_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (610:684:759)(623:687:753))
          (PORT IN5 (404:467:530)(395:449:504))
          (PORT IN6 (1078:1222:1372)(1092:1234:1380))
          (PORT IN7 (383:442:503)(376:427:479))
          (PORT IN8 (596:688:782)(597:682:770))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x102y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a763_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (945:1056:1170)(973:1070:1171))
          (PORT IN5 (1098:1232:1372)(1111:1240:1372))
          (PORT IN7 (1329:1495:1666)(1357:1504:1657))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a763_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1203:1357:1512)(1182:1309:1439))
          (PORT SR (1926:2072:2220)(2009:2132:2260))
          (PORT CINY2 (3690:3690:3712)(3917:3939:3977))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x112y61
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a764_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1476:1648:1824)(1499:1662:1832))
          (PORT IN6 (1128:1270:1416)(1180:1325:1472))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a764_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2183:2422:2667)(2286:2517:2750))
          (PORT SR (3197:3479:3769)(3309:3560:3815))
          (PORT CINY2 (3786:3786:3818)(3857:3889:3921))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x117y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (379:440:502)(371:423:475))
          (PORT IN2 (925:1033:1143)(920:1018:1119))
          (PORT IN3 (1661:1879:2102)(1728:1944:2166))
          (PORT IN4 (404:461:519)(395:445:495))
          (PORT IN5 (1758:1995:2237)(1802:2032:2267))
          (PORT IN6 (740:849:961)(722:813:906))
          (PORT IN7 (976:1106:1238)(983:1105:1229))
          (PORT IN8 (396:454:512)(384:435:486))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x119y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a766_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1760:1979:2201)(1809:2006:2206))
          (PORT IN6 (1113:1246:1381)(1134:1259:1387))
          (PORT IN7 (1724:1898:2076)(1742:1898:2059))
          (PORT IN8 (587:666:746)(599:676:754))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x104y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a768_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1155:1269:1387)(1207:1307:1411))
          (PORT IN5 (1162:1315:1470)(1226:1380:1538))
          (PORT IN7 (1978:2211:2449)(2108:2334:2566))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a768_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2027:2236:2449)(2036:2220:2409))
          (PORT SR (2019:2165:2317)(2103:2234:2367))
          (PORT CINY2 (3466:3466:3490)(3620:3644:3677))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x107y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a769_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1735:1958:2186)(1810:2026:2246))
          (PORT IN7 (1257:1442:1632)(1270:1435:1605))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a769_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1280:1393:1507)(1303:1403:1505))
          (PORT SR (2873:3110:3350)(3038:3256:3481))
          (PORT CINY2 (3482:3482:3509)(3587:3614:3645))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x100y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a770_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1421:1580:1743)(1474:1625:1780))
          (PORT IN5 (1877:2089:2307)(1912:2102:2298))
          (PORT IN7 (1400:1603:1808)(1455:1645:1838))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a770_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2040:2247:2456)(2053:2237:2427))
          (PORT SR (2304:2513:2726)(2396:2575:2757))
          (PORT CINY2 (3082:3082:3102)(3239:3259:3289))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x107y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a771_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1698:1911:2131)(1753:1952:2157))
          (PORT IN6 (1400:1571:1746)(1459:1622:1788))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a771_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1265:1374:1486)(1289:1386:1486))
          (PORT SR (2538:2751:2973)(2654:2854:3057))
          (PORT CINY2 (3546:3546:3573)(3662:3689:3721))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/    Pos: x119y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a772_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1564:1758:1955)(1592:1761:1932))
          (PORT IN2 (1300:1457:1616)(1346:1498:1654))
          (PORT IN3 (749:858:969)(749:850:953))
          (PORT IN4 (399:454:510)(391:440:490))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b/D///    Pos: x102y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a773_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1251:1389:1532)(1274:1395:1520))
          (PORT IN6 (1571:1770:1972)(1621:1800:1984))
          (PORT IN8 (725:820:917)(731:815:901))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a773_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1542:1699:1859)(1561:1697:1835))
          (PORT SR (2142:2317:2497)(2237:2394:2553))
          (PORT CINY2 (3306:3306:3328)(3467:3489:3521))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x109y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a774_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1579:1763:1951)(1637:1818:2003))
          (PORT IN7 (1969:2201:2434)(2083:2309:2540))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a774_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1697:1900:2107)(1760:1957:2158))
          (PORT SR (2026:2223:2425)(2126:2307:2493))
          (PORT CINY2 (5946:5946:5975)(6440:6469:6537))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x120y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1204:1381:1564)(1215:1372:1532))
          (PORT IN6 (1242:1393:1547)(1288:1421:1558))
          (PORT IN7 (890:1008:1127)(875:974:1077))
          (PORT IN8 (1145:1269:1396)(1147:1254:1365))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x124y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a776_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1052:1177:1305)(1052:1165:1280))
          (PORT IN4 (1219:1388:1560)(1235:1401:1570))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x120y108
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a777_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1114:1254:1397)(1164:1298:1435))
          (PORT IN4 (626:700:776)(624:688:753))
          (PORT IN6 (1118:1267:1418)(1176:1323:1473))
          (PORT IN7 (1255:1415:1578)(1281:1430:1582))
          (PORT IN8 (626:706:787)(620:691:764))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a778_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (737:844:952)(748:845:944))
          (PORT IN4 (772:873:978)(793:896:1002))
          (PORT IN5 (1291:1443:1597)(1350:1500:1656))
          (PORT IN6 (916:1037:1160)(963:1083:1204))
          (PORT IN7 (554:635:718)(539:610:683))
          (PORT IN8 (418:479:542)(404:457:512))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x123y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a779_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1517:1720:1928)(1581:1768:1958))
          (PORT IN8 (2190:2428:2673)(2291:2520:2756))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x122y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a780_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (586:669:753)(589:666:744))
          (PORT IN2 (887:1007:1130)(920:1037:1157))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR///XOR/    Pos: x124y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a781_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1368:1549:1734)(1436:1603:1773))
          (PORT IN6 (2013:2280:2550)(2110:2364:2621))
          (PORT IN7 (739:844:951)(726:819:914))
          (PORT IN8 (1574:1795:2022)(1606:1805:2009))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a781_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (975:1098:1222)(1009:1128:1250))
          (PORT IN2 (1228:1386:1547)(1258:1400:1545))
          (PORT IN3 (1734:1957:2184)(1787:2002:2221))
          (PORT IN4 (1378:1575:1777)(1387:1558:1733))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x122y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a783_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1061:1185:1312)(1117:1232:1351))
          (PORT IN7 (529:613:698)(521:591:662))
          (PORT IN8 (696:773:851)(700:768:837))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a783_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1760:1981:2207)(1888:2102:2320))
          (PORT IN3 (1798:2022:2250)(1828:2037:2250))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x122y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a784_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1608:1797:1992)(1625:1798:1974))
          (PORT IN3 (405:460:515)(386:435:484))
          (PORT IN5 (858:990:1125)(886:1006:1130))
          (PORT IN8 (1068:1228:1392)(1087:1239:1394))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x123y97
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a786_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1282:1428:1576)(1313:1458:1606))
          (PORT IN2 (1107:1244:1385)(1118:1247:1380))
          (PORT IN3 (557:637:719)(548:618:689))
          (PORT IN4 (406:464:522)(392:441:491))
          (PORT IN6 (1044:1177:1315)(1044:1167:1293))
          (PORT IN7 (993:1108:1225)(1006:1116:1227))
          (PORT IN8 (406:464:524)(392:441:492))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x123y98
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a789_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1620:1817:2017)(1660:1858:2058))
          (PORT IN7 (1385:1565:1750)(1398:1565:1738))
          (PORT IN8 (1038:1178:1320)(1034:1153:1274))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x124y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a791_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (380:441:503)(377:432:487))
          (PORT IN3 (1795:2025:2259)(1867:2085:2308))
          (PORT IN4 (839:953:1069)(828:926:1026))
          (PORT IN6 (379:441:503)(375:427:480))
          (PORT IN7 (1216:1366:1521)(1236:1373:1515))
          (PORT IN8 (1215:1391:1570)(1255:1425:1599))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a794_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (914:1019:1126)(919:1019:1122))
          (PORT IN4 (527:611:697)(507:576:646))
          (PORT IN5 (908:1039:1173)(934:1058:1186))
          (PORT IN6 (848:968:1089)(853:964:1078))
          (PORT IN8 (1042:1187:1335)(1055:1190:1330))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///ICOMP/    Pos: x121y95
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a795_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1119:1264:1412)(1147:1288:1429))
          (PORT IN2 (901:1024:1149)(943:1058:1175))
          (PORT IN4 (1300:1456:1615)(1346:1493:1642))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x121y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a796_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1229:1365:1503)(1235:1349:1467))
          (PORT IN5 (1366:1517:1672)(1404:1546:1692))
          (PORT IN7 (2183:2467:2757)(2288:2554:2829))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x126y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a797_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (894:1005:1118)(884:979:1078))
          (PORT IN3 (404:461:519)(399:448:498))
          (PORT IN5 (566:653:740)(576:659:743))
          (PORT IN6 (1251:1410:1572)(1309:1458:1612))
          (PORT IN7 (1751:1951:2157)(1833:2031:2234))
          (PORT IN8 (1011:1148:1288)(1038:1171:1309))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x121y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a800_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1238:1378:1521)(1306:1435:1568))
          (PORT IN6 (2381:2708:3041)(2497:2808:3123))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x123y106
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a801_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (853:958:1065)(864:951:1038))
          (PORT IN4 (1163:1338:1515)(1175:1331:1492))
          (PORT IN5 (362:420:478)(339:384:430))
          (PORT IN6 (874:1009:1148)(897:1023:1152))
          (PORT IN8 (882:999:1119)(894:1006:1121))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y96
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a802_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1642:1833:2029)(1688:1872:2061))
          (PORT IN3 (744:854:965)(752:852:955))
          (PORT IN5 (389:457:526)(365:416:467))
          (PORT IN6 (588:674:762)(594:675:758))
          (PORT IN7 (581:665:750)(566:638:712))
          (PORT IN8 (576:660:746)(561:631:704))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a803_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (909:1014:1123)(902:995:1091))
          (PORT IN3 (1247:1375:1506)(1265:1375:1488))
          (PORT IN5 (1235:1374:1518)(1241:1370:1503))
          (PORT IN6 (964:1106:1251)(990:1122:1257))
          (PORT IN7 (1099:1258:1417)(1138:1285:1437))
          (PORT IN8 (1467:1651:1839)(1529:1709:1894))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x123y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a804_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (980:1111:1244)(1003:1119:1238))
          (PORT IN8 (1121:1246:1375)(1159:1272:1388))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x124y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a806_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1787:1985:2186)(1868:2057:2250))
          (PORT IN7 (2452:2698:2950)(2535:2773:3019))
          (PORT IN8 (1061:1182:1304)(1103:1213:1324))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x122y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a807_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (989:1114:1241)(1024:1148:1273))
          (PORT IN2 (740:851:964)(759:859:960))
          (PORT IN3 (1041:1190:1342)(1009:1130:1254))
          (PORT IN4 (1436:1633:1835)(1468:1653:1841))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x124y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a808_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (759:837:916)(769:837:907))
          (PORT IN4 (425:484:545)(414:466:519))
          (PORT IN6 (745:862:983)(750:855:961))
          (PORT IN7 (753:856:961)(741:825:911))
          (PORT IN8 (406:463:521)(392:442:493))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x121y92
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a809_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1392:1585:1783)(1442:1631:1825))
          (PORT IN4 (1049:1176:1308)(1035:1141:1250))
          (PORT IN6 (1036:1162:1290)(1032:1137:1245))
          (PORT IN7 (1398:1568:1741)(1409:1553:1700))
          (PORT IN8 (1244:1416:1589)(1265:1425:1588))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a810_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1038:1161:1285)(1069:1187:1306))
          (PORT IN4 (756:848:940)(769:846:926))
          (PORT IN5 (566:644:724)(582:659:739))
          (PORT IN6 (887:1014:1144)(913:1033:1153))
          (PORT IN7 (373:428:485)(341:384:429))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x123y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a811_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (567:663:760)(563:642:722))
          (PORT IN4 (1412:1588:1766)(1482:1641:1805))
          (PORT IN5 (750:856:964)(759:852:947))
          (PORT IN6 (397:452:509)(368:411:454))
          (PORT IN7 (1715:1903:2096)(1756:1940:2128))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_XOR////    Pos: x124y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a812_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (972:1103:1236)(1001:1126:1255))
          (PORT IN8 (738:841:947)(753:845:939))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x121y91
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a814_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (964:1091:1221)(999:1121:1246))
          (PORT IN6 (442:503:565)(422:474:527))
          (PORT IN7 (1064:1212:1364)(1059:1191:1326))
          (PORT IN8 (923:1058:1195)(966:1106:1249))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a815_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1072:1205:1340)(1103:1222:1343))
          (PORT IN3 (1452:1613:1778)(1517:1671:1831))
          (PORT IN5 (409:467:527)(390:439:488))
          (PORT IN6 (576:657:741)(583:659:737))
          (PORT IN8 (711:795:880)(705:781:858))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x124y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a816_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1412:1574:1739)(1449:1600:1755))
          (PORT IN2 (1127:1261:1397)(1163:1298:1434))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX4b////    Pos: x123y92
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a817_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (905:1007:1113)(936:1031:1130))
          (PORT IN3 (1779:1942:2110)(1832:1988:2148))
          (PORT IN5 (562:653:746)(544:624:707))
          (PORT IN6 (733:853:974)(753:859:966))
          (PORT IN7 (582:667:753)(566:637:711))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x123y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a818_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1140:1279:1421)(1155:1285:1418))
          (PORT IN3 (768:869:972)(750:839:931))
          (PORT IN6 (927:1069:1215)(946:1080:1215))
          (PORT IN7 (628:712:798)(623:701:782))
          (PORT IN8 (1120:1282:1445)(1156:1312:1471))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x103y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a819_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1837:2029:2225)(1887:2062:2241))
          (PORT IN6 (969:1093:1221)(991:1111:1234))
          (PORT IN8 (1529:1722:1919)(1615:1800:1991))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a819_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1702:1884:2070)(1739:1915:2095))
          (PORT SR (1305:1414:1525)(1341:1428:1518))
          (PORT CINY2 (5146:5146:5169)(5606:5629:5689))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x113y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a820_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1397:1558:1722)(1489:1644:1803))
          (PORT IN4 (1507:1684:1864)(1561:1720:1882))
          (PORT IN5 (1315:1467:1622)(1316:1450:1586))
          (PORT IN8 (1284:1428:1574)(1295:1424:1555))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a820_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1642:1848:2056)(1745:1948:2157))
          (PORT SR (2279:2500:2727)(2382:2577:2777))
          (PORT CINY2 (6266:6266:6299)(6746:6779:6849))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x120y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a821_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1348:1513:1681)(1373:1533:1695))
          (PORT IN6 (1049:1173:1300)(1093:1208:1325))
          (PORT IN7 (914:1039:1167)(931:1045:1160))
          (PORT IN8 (1965:2195:2430)(2050:2271:2499))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x121y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a822_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1416:1590:1768)(1411:1570:1732))
          (PORT IN3 (781:879:978)(781:871:964))
          (PORT IN5 (1261:1437:1617)(1310:1478:1650))
          (PORT IN6 (782:895:1010)(793:904:1017))
          (PORT IN8 (1393:1560:1731)(1388:1546:1708))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x121y104
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a823_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (929:1053:1178)(971:1093:1218))
          (PORT IN3 (1768:1961:2160)(1836:2023:2213))
          (PORT IN5 (555:637:722)(547:618:691))
          (PORT IN6 (409:468:527)(399:449:500))
          (PORT IN7 (861:963:1068)(875:970:1067))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_XOR////    Pos: x120y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a824_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1330:1493:1659)(1356:1503:1653))
          (PORT IN6 (1406:1587:1771)(1461:1628:1798))
          (PORT IN7 (1550:1745:1946)(1561:1737:1918))
          (PORT IN8 (921:1042:1165)(958:1076:1196))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x122y108
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a825_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (950:1050:1153)(987:1079:1173))
          (PORT IN4 (1319:1485:1654)(1362:1520:1683))
          (PORT IN5 (743:843:946)(749:840:932))
          (PORT IN7 (1555:1741:1931)(1595:1777:1962))
          (PORT IN8 (1121:1250:1380)(1143:1263:1387))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x126y107
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a826_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1117:1239:1364)(1137:1256:1380))
          (PORT IN4 (1271:1426:1584)(1318:1472:1631))
          (PORT IN5 (1311:1456:1604)(1336:1471:1610))
          (PORT IN6 (1270:1437:1609)(1325:1479:1635))
          (PORT IN7 (719:813:908)(737:824:913))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_XOR////    Pos: x121y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a827_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1424:1598:1777)(1423:1585:1750))
          (PORT IN6 (1447:1605:1765)(1502:1666:1831))
          (PORT IN7 (1422:1617:1817)(1480:1676:1877))
          (PORT IN8 (398:455:513)(387:437:487))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x113y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a828_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2095:2324:2555)(2208:2429:2651))
          (PORT IN6 (1068:1202:1339)(1090:1214:1341))
          (PORT IN8 (524:604:685)(496:562:629))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a828_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1751:1955:2165)(1857:2063:2273))
          (PORT SR (2577:2822:3072)(2716:2943:3177))
          (PORT CINY2 (5882:5882:5915)(6296:6329:6393))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x93y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a829_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1557:1724:1894)(1600:1756:1914))
          (PORT IN6 (1820:2043:2268)(1935:2155:2378))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a829_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2138:2411:2688)(2241:2521:2806))
          (PORT SR (2195:2428:2667)(2298:2514:2735))
          (PORT CINY2 (4730:4730:4743)(5291:5304:5365))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/    Pos: x113y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a830_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (404:467:531)(396:452:510))
          (PORT IN3 (1436:1574:1715)(1475:1600:1730))
          (PORT IN4 (1987:2243:2503)(2061:2316:2577))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x111y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a831_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1400:1564:1730)(1464:1611:1764))
          (PORT IN7 (1740:1943:2151)(1760:1937:2118))
          (PORT IN8 (1416:1563:1714)(1445:1583:1722))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x93y110
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a832_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2097:2298:2502)(2203:2387:2572))
          (PORT IN5 (540:618:697)(538:609:681))
          (PORT IN7 (1514:1697:1883)(1558:1737:1919))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a832_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2242:2485:2736)(2314:2538:2768))
          (PORT SR (2228:2457:2695)(2358:2579:2803))
          (PORT CINY2 (4794:4794:4807)(5366:5379:5441))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x97y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a833_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1919:2114:2313)(1982:2154:2329))
          (PORT IN5 (1381:1532:1685)(1421:1558:1699))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a833_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2189:2424:2665)(2261:2501:2747))
          (PORT SR (1796:2012:2235)(1866:2058:2254))
          (PORT CINY2 (5114:5114:5131)(5672:5689:5753))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/    Pos: x115y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a834_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1616:1844:2077)(1675:1882:2092))
          (PORT IN2 (574:660:747)(576:657:739))
          (PORT IN3 (1573:1745:1921)(1652:1812:1974))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x121y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a836_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1242:1389:1539)(1299:1440:1583))
          (PORT IN3 (1365:1556:1752)(1365:1532:1702))
          (PORT IN5 (393:452:512)(370:414:460))
          (PORT IN6 (734:835:939)(747:840:937))
          (PORT IN8 (1074:1211:1352)(1080:1203:1329))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x122y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a837_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (729:849:971)(743:848:955))
          (PORT IN4 (1214:1361:1510)(1263:1393:1526))
          (PORT IN5 (1086:1211:1340)(1112:1233:1358))
          (PORT IN6 (709:810:912)(727:820:914))
          (PORT IN8 (1048:1190:1333)(1070:1205:1342))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x97y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a838_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1484:1647:1815)(1543:1691:1842))
          (PORT IN6 (922:1059:1196)(927:1049:1172))
          (PORT IN8 (1121:1252:1387)(1122:1240:1362))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a838_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2268:2513:2763)(2401:2636:2878))
          (PORT SR (1866:2041:2222)(1944:2098:2257))
          (PORT CINY2 (4538:4538:4555)(4997:5014:5069))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x101y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a839_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1548:1735:1925)(1610:1791:1975))
          (PORT IN8 (1521:1684:1851)(1605:1759:1915))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a839_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2120:2344:2572)(2171:2370:2572))
          (PORT SR (1852:2066:2287)(1937:2137:2341))
          (PORT CINY2 (5626:5626:5647)(6203:6224:6293))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x116y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a840_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1132:1291:1453)(1156:1312:1470))
          (PORT IN6 (952:1088:1227)(962:1086:1213))
          (PORT IN7 (1313:1460:1608)(1320:1448:1579))
          (PORT IN8 (1427:1589:1756)(1466:1608:1757))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x100y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a841_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1639:1834:2032)(1716:1894:2073))
          (PORT IN5 (1781:2007:2235)(1889:2104:2322))
          (PORT IN7 (1132:1290:1453)(1157:1300:1447))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a841_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1694:1871:2053)(1732:1894:2062))
          (PORT SR (1683:1871:2065)(1720:1886:2054))
          (PORT CINY2 (5194:5194:5214)(5714:5734:5797))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x117y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a842_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1839:2048:2263)(1895:2104:2319))
          (PORT IN3 (1274:1433:1595)(1306:1461:1619))
          (PORT IN4 (1450:1611:1775)(1459:1597:1738))
          (PORT IN5 (1712:1938:2167)(1802:2008:2221))
          (PORT IN6 (1336:1486:1642)(1356:1486:1622))
          (PORT IN7 (1397:1591:1790)(1417:1594:1777))
          (PORT IN8 (938:1075:1215)(952:1077:1205))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a842_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1488:1674:1864)(1497:1664:1834))
          (PORT SR (2588:2838:3092)(2720:2947:3181))
          (PORT CINY2 (6650:6650:6687)(7127:7164:7237))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x104y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a844_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2641:2985:3338)(2776:3104:3436))
          (PORT IN5 (2500:2794:3096)(2565:2821:3086))
          (PORT IN7 (3621:4027:4441)(3863:4254:4653))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a844_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3040:3353:3672)(3139:3425:3720))
          (PORT SR (2228:2459:2696)(2326:2539:2756))
          (PORT CINY2 (4682:4682:4706)(5045:5069:5121))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x120y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a845_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1079:1217:1361)(1096:1235:1377))
          (PORT IN2 (914:1045:1179)(932:1051:1173))
          (PORT IN3 (601:685:770)(598:674:752))
          (PORT IN4 (1581:1797:2018)(1593:1793:2000))
          (PORT IN5 (391:450:511)(361:408:456))
          (PORT IN6 (937:1043:1153)(929:1026:1126))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a845_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (901:1001:1103)(897:989:1081))
          (PORT SR (2120:2295:2474)(2209:2364:2521))
          (PORT CINY2 (6602:6602:6642)(7019:7059:7129))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x107y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a846_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1615:1826:2040)(1667:1869:2076))
          (PORT IN5 (1481:1654:1831)(1553:1722:1896))
          (PORT IN7 (2041:2316:2593)(2076:2324:2578))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a846_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1653:1812:1975)(1682:1831:1980))
          (PORT SR (2288:2512:2742)(2422:2634:2850))
          (PORT CINY2 (4954:4954:4981)(5312:5339:5393))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x117y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a847_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1385:1566:1753)(1412:1578:1747))
          (PORT IN3 (581:662:745)(586:661:739))
          (PORT IN4 (1858:2087:2318)(1984:2201:2423))
          (PORT IN5 (2157:2391:2630)(2205:2424:2648))
          (PORT IN6 (1156:1283:1415)(1170:1282:1398))
          (PORT IN7 (1495:1683:1874)(1478:1633:1794))
          (PORT IN8 (1060:1207:1357)(1114:1255:1401))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a847_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1650:1861:2077)(1660:1846:2036))
          (PORT SR (3148:3502:3862)(3354:3692:4039))
          (PORT CINY2 (6906:6906:6943)(7427:7464:7541))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x99y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a848_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1607:1800:1996)(1678:1853:2029))
          (PORT IN5 (1109:1230:1353)(1138:1246:1357))
          (PORT IN7 (919:1057:1197)(924:1043:1165))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a848_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2042:2262:2488)(2113:2317:2527))
          (PORT SR (1715:1905:2101)(1787:1971:2159))
          (PORT CINY2 (4954:4954:4973)(5450:5469:5529))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x87y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a849_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1727:1908:2093)(1807:1977:2152))
          (PORT IN6 (1702:1888:2078)(1810:1991:2176))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a849_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1830:2018:2211)(1902:2074:2249))
          (PORT SR (2199:2423:2655)(2256:2462:2672))
          (PORT CINY2 (3674:3674:3681)(4157:4164:4213))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x110y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a850_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2118:2347:2584)(2213:2439:2667))
          (PORT IN3 (1393:1557:1723)(1460:1611:1768))
          (PORT IN5 (1743:1949:2159)(1853:2063:2277))
          (PORT IN6 (1947:2164:2387)(1982:2182:2388))
          (PORT IN7 (1778:1975:2176)(1859:2048:2242))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR///XOR/    Pos: x116y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a851_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1498:1670:1844)(1562:1713:1867))
          (PORT IN7 (1507:1696:1892)(1537:1705:1875))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a851_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2137:2360:2590)(2201:2418:2641))
          (PORT IN2 (1286:1431:1580)(1309:1437:1568))
          (PORT IN3 (1096:1228:1361)(1112:1231:1355))
          (PORT IN4 (1587:1762:1943)(1653:1821:1995))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x125y110
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a852_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (553:622:692)(542:600:659))
          (PORT IN3 (554:631:709)(539:605:673))
          (PORT IN5 (917:1015:1116)(924:1015:1109))
          (PORT IN6 (771:859:950)(767:854:943))
          (PORT IN7 (1461:1636:1816)(1541:1710:1885))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x121y109
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a853_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (588:670:755)(588:666:746))
          (PORT IN4 (591:677:765)(592:672:753))
          (PORT IN5 (616:700:786)(603:673:746))
          (PORT IN6 (898:1029:1165)(916:1043:1173))
          (PORT IN7 (1110:1268:1427)(1128:1282:1439))
          (PORT IN8 (724:826:929)(720:814:909))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x115y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a856_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1298:1437:1578)(1309:1428:1551))
          (PORT IN7 (1467:1618:1773)(1473:1613:1757))
          (PORT IN8 (935:1063:1194)(978:1108:1241))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x116y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a858_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1392:1596:1803)(1394:1575:1758))
          (PORT IN7 (1177:1336:1500)(1178:1322:1468))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a858_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (747:847:951)(763:853:943))
          (PORT IN2 (1416:1579:1744)(1498:1654:1814))
          (PORT IN3 (987:1122:1261)(968:1084:1202))
          (PORT IN4 (1127:1290:1458)(1181:1343:1506))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x115y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a860_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (929:1065:1205)(950:1074:1199))
          (PORT IN6 (1441:1621:1804)(1485:1657:1831))
          (PORT IN7 (1763:1980:2202)(1811:2024:2242))
          (PORT IN8 (1352:1541:1734)(1404:1586:1773))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a860_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1621:1824:2030)(1686:1886:2088))
          (PORT IN4 (1540:1752:1968)(1612:1821:2036))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x117y104
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a862_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (948:1069:1194)(947:1060:1174))
          (PORT IN4 (932:1051:1173)(932:1039:1148))
          (PORT IN5 (760:871:984)(769:868:969))
          (PORT IN8 (1219:1381:1545)(1258:1414:1574))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x121y108
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a863_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1000:1138:1278)(968:1080:1195))
          (PORT IN2 (1679:1893:2112)(1738:1943:2153))
          (PORT IN3 (1414:1586:1761)(1461:1629:1801))
          (PORT IN5 (1021:1164:1308)(990:1109:1232))
          (PORT IN6 (1248:1405:1565)(1301:1451:1604))
          (PORT IN8 (1764:1974:2188)(1844:2054:2270))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x116y109
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a865_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1042:1172:1305)(1029:1138:1250))
          (PORT IN4 (381:442:505)(372:426:480))
          (PORT IN5 (568:650:733)(584:661:740))
          (PORT IN7 (1601:1803:2008)(1680:1877:2079))
          (PORT IN8 (383:442:502)(376:430:484))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x118y110
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a868_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (707:812:918)(704:797:891))
          (PORT IN2 (951:1072:1194)(952:1066:1183))
          (PORT IN3 (1779:2017:2257)(1851:2089:2329))
          (PORT IN5 (1069:1207:1347)(1096:1227:1361))
          (PORT IN6 (571:649:728)(562:631:701))
          (PORT IN7 (2647:2927:3212)(2824:3081:3344))
          (PORT IN8 (587:669:751)(599:676:753))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x112y105
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a869_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1601:1794:1993)(1602:1778:1957))
          (PORT IN5 (1448:1624:1805)(1495:1662:1832))
          (PORT IN6 (1316:1468:1624)(1356:1498:1643))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x117y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a870_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1623:1812:2006)(1706:1889:2077))
          (PORT IN4 (563:634:707)(554:614:676))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x118y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a874_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (936:1055:1178)(970:1087:1208))
          (PORT IN5 (1637:1831:2032)(1674:1848:2029))
          (PORT IN7 (1408:1561:1720)(1431:1575:1723))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x113y109
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a875_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (564:651:740)(569:653:738))
          (PORT IN3 (990:1117:1246)(1025:1149:1275))
          (PORT IN5 (1373:1539:1708)(1364:1512:1663))
          (PORT IN6 (1118:1256:1396)(1119:1240:1364))
          (PORT IN8 (1267:1424:1586)(1313:1469:1627))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x111y110
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a876_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1252:1412:1577)(1274:1429:1587))
          (PORT IN5 (1109:1272:1440)(1120:1267:1416))
          (PORT IN7 (732:853:976)(723:822:924))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x122y109
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a877_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (839:960:1084)(849:963:1082))
          (PORT IN3 (1073:1219:1367)(1096:1233:1374))
          (PORT IN5 (545:613:683)(533:591:650))
          (PORT IN6 (1204:1349:1498)(1224:1367:1514))
          (PORT IN7 (1479:1651:1826)(1518:1684:1855))
          (PORT IN8 (709:820:932)(695:786:880))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x122y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a878_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (921:1023:1126)(927:1018:1112))
          (PORT IN6 (1925:2174:2428)(2005:2247:2496))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a878_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (398:456:515)(387:438:490))
          (PORT IN4 (1571:1785:2002)(1596:1792:1993))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x123y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a879_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1841:2079:2321)(1901:2125:2357))
          (PORT IN4 (1560:1729:1903)(1622:1783:1949))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x112y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a880_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1030:1181:1335)(1025:1163:1302))
          (PORT IN7 (1472:1636:1806)(1486:1644:1805))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x124y109
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a881_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (528:606:685)(516:584:654))
          (PORT IN4 (569:655:742)(559:632:706))
          (PORT IN5 (745:852:960)(761:857:957))
          (PORT IN6 (1110:1246:1384)(1124:1255:1390))
          (PORT IN7 (1083:1212:1343)(1118:1247:1378))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x118y108
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a882_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1604:1801:2002)(1637:1831:2028))
          (PORT IN4 (736:828:921)(725:809:896))
          (PORT IN5 (853:967:1083)(846:946:1049))
          (PORT IN6 (541:624:708)(540:615:691))
          (PORT IN7 (566:656:746)(562:638:715))
          (PORT IN8 (601:686:773)(605:686:767))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y108
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a883_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (912:1018:1127)(926:1027:1130))
          (PORT IN4 (1274:1428:1584)(1305:1460:1618))
          (PORT IN5 (772:875:981)(801:904:1009))
          (PORT IN6 (581:665:752)(564:634:705))
          (PORT IN7 (956:1091:1227)(974:1099:1226))
          (PORT IN8 (569:643:719)(552:613:675))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x120y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a884_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (841:952:1065)(817:910:1005))
          (PORT IN7 (1479:1629:1782)(1487:1626:1768))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x119y106
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a888_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1533:1735:1945)(1580:1787:1999))
          (PORT IN4 (391:447:505)(381:431:482))
          (PORT IN5 (797:899:1002)(802:896:993))
          (PORT IN7 (562:644:727)(550:620:692))
          (PORT IN8 (1302:1477:1655)(1355:1523:1697))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x118y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a889_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (735:845:958)(735:834:935))
          (PORT IN3 (1445:1644:1846)(1472:1658:1848))
          (PORT IN6 (1808:2036:2268)(1825:2030:2240))
          (PORT IN7 (1117:1242:1369)(1124:1243:1365))
          (PORT IN8 (889:1010:1133)(914:1022:1134))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x114y110
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a890_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (736:838:941)(716:800:885))
          (PORT IN3 (1338:1525:1717)(1351:1516:1685))
          (PORT IN5 (758:854:952)(767:860:956))
          (PORT IN6 (1848:2078:2314)(1894:2104:2319))
          (PORT IN8 (600:686:773)(607:687:769))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x111y107
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a891_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (734:847:961)(724:817:911))
          (PORT IN4 (532:618:705)(508:572:638))
          (PORT IN5 (554:644:736)(523:598:674))
          (PORT IN6 (571:657:744)(561:635:709))
          (PORT IN8 (1070:1220:1372)(1120:1262:1406))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x117y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a892_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (413:468:524)(400:449:499))
          (PORT IN6 (944:1068:1193)(973:1091:1213))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x115y105
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a894_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1231:1382:1536)(1274:1421:1574))
          (PORT IN4 (571:650:731)(561:631:701))
          (PORT IN5 (406:466:526)(392:444:497))
          (PORT IN6 (576:653:730)(567:630:695))
          (PORT IN7 (777:891:1007)(787:891:996))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x107y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a895_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (934:1067:1204)(948:1067:1188))
          (PORT IN3 (1077:1203:1329)(1119:1237:1359))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x111y109
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a896_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (883:1018:1157)(865:980:1096))
          (PORT IN3 (1139:1280:1424)(1192:1324:1459))
          (PORT IN5 (1220:1379:1543)(1269:1426:1587))
          (PORT IN7 (1141:1287:1437)(1188:1326:1465))
          (PORT IN8 (1245:1419:1597)(1301:1473:1646))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x114y107
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a897_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (611:686:763)(611:673:738))
          (PORT IN3 (1384:1564:1745)(1405:1564:1724))
          (PORT IN6 (1098:1238:1380)(1114:1250:1388))
          (PORT IN7 (909:1048:1187)(898:1012:1127))
          (PORT IN8 (905:1044:1187)(917:1038:1163))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x91y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a898_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1956:2172:2394)(2043:2243:2445))
          (PORT IN5 (1394:1578:1767)(1439:1615:1795))
          (PORT IN7 (610:687:764)(608:671:736))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a898_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2013:2229:2450)(2041:2236:2438))
          (PORT SR (2309:2534:2764)(2408:2610:2817))
          (PORT CINY2 (3802:3802:3813)(4238:4249:4297))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x98y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a899_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1353:1501:1650)(1406:1540:1677))
          (PORT IN5 (1579:1755:1934)(1642:1815:1990))
          (PORT IN6 (888:1003:1119)(911:1016:1123))
          (PORT IN8 (1283:1434:1590)(1333:1471:1614))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a899_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2276:2540:2810)(2360:2634:2912))
          (PORT SR (1652:1850:2051)(1712:1888:2068))
          (PORT CINY2 (5354:5354:5372)(5936:5954:6021))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR///XOR/    Pos: x111y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a900_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1091:1260:1431)(1119:1269:1423))
          (PORT IN6 (899:1033:1170)(895:1014:1136))
          (PORT IN7 (1534:1756:1984)(1552:1754:1959))
          (PORT IN8 (1257:1425:1596)(1280:1437:1598))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a900_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1388:1556:1729)(1453:1618:1786))
          (PORT IN4 (1046:1194:1346)(1075:1211:1351))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x110y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a901_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1569:1755:1945)(1671:1852:2037))
          (PORT IN7 (1719:1933:2150)(1810:2020:2234))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x119y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a904_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (365:417:470)(338:381:425))
          (PORT IN3 (1156:1311:1469)(1170:1317:1466))
          (PORT IN5 (1452:1637:1827)(1504:1683:1866))
          (PORT IN6 (375:432:489)(349:392:435))
          (PORT IN7 (388:454:521)(384:442:502))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x122y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a905_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (776:892:1009)(756:842:930))
          (PORT IN3 (766:881:999)(747:832:919))
          (PORT IN5 (375:429:485)(354:397:442))
          (PORT IN7 (792:889:987)(820:910:1002))
          (PORT IN8 (1411:1609:1810)(1470:1658:1851))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a906_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1136:1264:1398)(1177:1308:1440))
          (PORT IN4 (1481:1666:1857)(1556:1736:1918))
          (PORT IN6 (1371:1572:1777)(1383:1553:1728))
          (PORT IN7 (765:876:990)(773:870:970))
          (PORT IN8 (909:1043:1178)(935:1055:1177))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x98y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a907_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1533:1700:1870)(1592:1741:1893))
          (PORT IN6 (761:859:960)(780:870:961))
          (PORT IN8 (550:630:712)(542:608:675))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a907_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1667:1831:1997)(1685:1826:1971))
          (PORT SR (2551:2858:3175)(2657:2944:3237))
          (PORT CINY2 (5162:5162:5180)(5711:5729:5793))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x99y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a908_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1592:1789:1989)(1603:1768:1938))
          (PORT IN2 (691:780:871)(694:768:845))
          (PORT IN3 (859:953:1048)(858:935:1012))
          (PORT IN5 (1735:1917:2103)(1807:1978:2154))
          (PORT IN8 (1066:1190:1317)(1108:1229:1351))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a908_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1790:1994:2202)(1853:2032:2215))
          (PORT SR (2150:2412:2682)(2262:2506:2755))
          (PORT CINY2 (5466:5466:5485)(6050:6069:6137))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x95y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a911_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1607:1807:2009)(1663:1834:2008))
          (PORT IN6 (1445:1626:1812)(1466:1635:1808))
          (PORT IN8 (1259:1423:1589)(1292:1442:1598))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a911_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1671:1830:1992)(1696:1833:1975))
          (PORT SR (2071:2296:2530)(2129:2337:2550))
          (PORT CINY2 (4570:4570:4585)(5069:5084:5141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x98y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a912_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1468:1649:1836)(1532:1692:1856))
          (PORT IN7 (2285:2518:2757)(2367:2580:2797))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a912_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1744:1976:2211)(1802:2010:2223))
          (PORT SR (2142:2372:2609)(2239:2452:2669))
          (PORT CINY2 (4522:4522:4540)(4961:4979:5033))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x114y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a913_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1204:1351:1501)(1230:1374:1520))
          (PORT IN2 (1236:1374:1514)(1294:1420:1548))
          (PORT IN3 (732:838:948)(714:800:889))
          (PORT IN4 (1710:1917:2129)(1802:2012:2227))
          (PORT IN5 (396:456:518)(379:433:487))
          (PORT IN6 (1084:1229:1378)(1095:1237:1381))
          (PORT IN7 (1126:1280:1436)(1137:1281:1429))
          (PORT IN8 (1099:1247:1398)(1138:1269:1404))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y104
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a915_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (738:850:965)(757:859:963))
          (PORT IN4 (1052:1204:1357)(1042:1169:1300))
          (PORT IN5 (1182:1332:1485)(1261:1414:1570))
          (PORT IN7 (436:498:561)(421:474:529))
          (PORT IN8 (1590:1785:1985)(1594:1766:1946))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y104
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a916_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1723:1952:2187)(1773:1998:2229))
          (PORT IN3 (1262:1436:1613)(1278:1437:1599))
          (PORT IN6 (1982:2233:2488)(2021:2252:2488))
          (PORT IN7 (583:672:761)(564:637:711))
          (PORT IN8 (1487:1658:1833)(1529:1699:1871))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x94y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a917_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1594:1786:1985)(1682:1868:2054))
          (PORT IN5 (386:444:503)(365:410:456))
          (PORT IN7 (1455:1624:1798)(1539:1700:1866))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a917_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1064:1190:1320)(1033:1139:1248))
          (PORT SR (2246:2452:2662)(2357:2546:2740))
          (PORT CINY2 (3754:3754:3768)(4130:4144:4189))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x102y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a918_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1670:1856:2048)(1776:1957:2142))
          (PORT IN7 (1650:1823:2001)(1681:1831:1987))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a918_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2006:2238:2476)(2117:2337:2564))
          (PORT SR (1631:1791:1954)(1702:1842:1986))
          (PORT CINY2 (5098:5098:5120)(5567:5589:5649))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/    Pos: x118y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a919_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (388:445:502)(383:432:483))
          (PORT IN2 (727:815:906)(708:792:877))
          (PORT IN3 (606:678:752)(590:647:707))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX2b/D///    Pos: x100y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a920_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1217:1397:1582)(1225:1383:1544))
          (PORT IN5 (1035:1164:1295)(1035:1154:1277))
          (PORT IN7 (1210:1362:1516)(1274:1419:1569))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a920_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1462:1648:1839)(1533:1711:1893))
          (PORT SR (2054:2262:2476)(2141:2330:2522))
          (PORT CINY2 (4426:4426:4446)(4814:4834:4885))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x117y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a921_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1909:2124:2346)(1981:2178:2381))
          (PORT IN3 (1328:1454:1582)(1356:1467:1579))
          (PORT IN7 (2741:3030:3324)(2941:3219:3503))
          (PORT IN8 (1275:1428:1583)(1347:1492:1640))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a921_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1476:1659:1847)(1483:1648:1817))
          (PORT SR (2676:2915:3161)(2769:2986:3209))
          (PORT CINY2 (5882:5882:5919)(6227:6264:6325))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x114y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a923_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (562:648:737)(546:618:692))
          (PORT IN2 (1248:1402:1559)(1275:1424:1575))
          (PORT IN3 (1019:1162:1308)(996:1111:1229))
          (PORT IN4 (1281:1443:1610)(1305:1459:1618))
          (PORT IN6 (1011:1147:1285)(1006:1123:1243))
          (PORT IN7 (1123:1275:1430)(1184:1331:1480))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX2b/D///    Pos: x104y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a924_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (560:643:728)(563:634:708))
          (PORT IN5 (1635:1824:2018)(1702:1880:2061))
          (PORT IN7 (901:1026:1154)(931:1047:1166))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a924_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1861:2083:2309)(1871:2074:2281))
          (PORT SR (3209:3536:3870)(3411:3722:4041))
          (PORT CINY2 (4362:4362:4386)(4670:4694:4741))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x103y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a925_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2589:2840:3098)(2684:2926:3175))
          (PORT IN5 (2420:2665:2914)(2563:2794:3030))
          (PORT IN8 (1952:2158:2366)(2002:2183:2366))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a925_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1704:1912:2124)(1760:1960:2162))
          (PORT SR (1778:1904:2033)(1837:1944:2052))
          (PORT CINY2 (3546:3546:3569)(3731:3754:3789))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x99y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a926_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1603:1791:1981)(1677:1848:2023))
          (PORT IN5 (1484:1662:1843)(1511:1668:1829))
          (PORT IN7 (394:457:520)(371:418:465))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a926_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1810:2021:2237)(1894:2095:2301))
          (PORT SR (2485:2703:2928)(2615:2815:3019))
          (PORT CINY2 (3290:3290:3309)(3500:3519:3553))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x109y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a927_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1353:1479:1609)(1371:1483:1598))
          (PORT IN3 (1574:1773:1976)(1626:1807:1993))
          (PORT IN5 (587:673:760)(589:669:750))
          (PORT IN7 (1805:2020:2242)(1852:2050:2251))
          (PORT IN8 (1558:1729:1904)(1635:1798:1965))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a927_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1443:1616:1791)(1485:1650:1817))
          (PORT SR (2665:2915:3169)(2803:3030:3264))
          (PORT CINY2 (4730:4730:4759)(5015:5044:5093))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x102y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a928_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (548:631:716)(544:615:689))
          (PORT IN5 (2033:2304:2580)(2113:2369:2630))
          (PORT IN7 (569:647:726)(562:628:695))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a928_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2213:2483:2758)(2248:2506:2769))
          (PORT SR (2833:3112:3396)(2991:3248:3512))
          (PORT CINY2 (4010:4010:4032)(4292:4314:4357))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x110y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a929_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1366:1531:1699)(1392:1545:1703))
          (PORT IN5 (727:818:911)(722:807:894))
          (PORT IN7 (1836:2066:2302)(1937:2160:2386))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a929_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1792:2019:2248)(1849:2068:2290))
          (PORT SR (2096:2305:2520)(2163:2345:2530))
          (PORT CINY2 (5226:5226:5256)(5579:5609:5665))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x104y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a930_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1433:1606:1783)(1473:1635:1802))
          (PORT IN5 (1897:2138:2382)(1948:2170:2396))
          (PORT IN7 (978:1084:1194)(976:1070:1166))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a930_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1294:1467:1645)(1329:1485:1647))
          (PORT SR (1565:1694:1827)(1628:1742:1859))
          (PORT CINY2 (5002:5002:5026)(5420:5444:5501))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x104y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a931_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (764:878:993)(748:844:940))
          (PORT IN5 (1530:1721:1917)(1544:1712:1886))
          (PORT IN7 (1136:1279:1426)(1176:1310:1447))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a931_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (945:1061:1182)(984:1100:1219))
          (PORT SR (1760:1924:2092)(1821:1960:2100))
          (PORT CINY2 (4618:4618:4642)(4970:4994:5045))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a932_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1245:1384:1524)(1305:1432:1563))
          (PORT IN5 (1359:1513:1669)(1375:1506:1639))
          (PORT IN7 (901:1041:1184)(915:1041:1170))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a932_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1107:1250:1394)(1136:1272:1414))
          (PORT SR (2431:2663:2898)(2549:2753:2962))
          (PORT CINY2 (3770:3770:3791)(4028:4049:4089))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x100y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a933_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (917:1056:1199)(919:1037:1156))
          (PORT IN5 (643:717:792)(642:706:772))
          (PORT IN7 (1487:1679:1877)(1508:1679:1854))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a933_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1101:1242:1384)(1152:1294:1440))
          (PORT SR (2434:2663:2896)(2550:2752:2960))
          (PORT CINY2 (3658:3658:3678)(3914:3934:3973))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x103y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a934_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1647:1840:2037)(1735:1919:2109))
          (PORT IN5 (967:1095:1224)(1009:1135:1265))
          (PORT IN7 (1786:1995:2208)(1895:2094:2299))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a934_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1437:1595:1757)(1494:1644:1798))
          (PORT SR (1831:1954:2082)(1894:1998:2104))
          (PORT CINY2 (3290:3290:3313)(3431:3454:3485))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x102y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a935_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1581:1757:1936)(1606:1758:1915))
          (PORT IN5 (1410:1577:1747)(1496:1658:1823))
          (PORT IN7 (883:1012:1143)(907:1024:1142))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a935_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1019:1126:1236)(1049:1151:1257))
          (PORT SR (2898:3178:3465)(3053:3314:3580))
          (PORT CINY2 (3498:3498:3520)(3692:3714:3749))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a936_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1560:1736:1915)(1583:1733:1887))
          (PORT IN6 (1587:1762:1941)(1621:1769:1924))
          (PORT IN8 (1099:1237:1377)(1133:1266:1403))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a936_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1181:1312:1446)(1228:1357:1487))
          (PORT SR (2261:2464:2671)(2375:2562:2751))
          (PORT CINY2 (3386:3386:3407)(3578:3599:3633))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x102y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a937_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1539:1729:1920)(1600:1777:1956))
          (PORT IN6 (1041:1169:1299)(1095:1213:1334))
          (PORT IN8 (1361:1534:1710)(1425:1587:1753))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a937_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (576:647:720)(566:630:696))
          (PORT SR (1539:1710:1887)(1564:1708:1853))
          (PORT CINY2 (5034:5034:5056)(5492:5514:5573))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x106y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a938_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1378:1575:1775)(1435:1624:1817))
          (PORT IN6 (1471:1667:1867)(1541:1727:1916))
          (PORT IN8 (881:1013:1146)(912:1039:1170))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a938_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1104:1242:1383)(1146:1277:1411))
          (PORT SR (2068:2277:2489)(2151:2337:2529))
          (PORT CINY2 (5226:5226:5252)(5648:5674:5733))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x91y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a939_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1842:2072:2306)(1903:2110:2321))
          (PORT IN5 (1298:1453:1611)(1321:1465:1610))
          (PORT IN7 (1303:1473:1645)(1366:1523:1684))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a939_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1787:1971:2159)(1855:2029:2206))
          (PORT SR (1822:2007:2197)(1884:2047:2213))
          (PORT CINY2 (4378:4378:4389)(4913:4924:4981))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x96y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a940_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1486:1655:1829)(1512:1664:1817))
          (PORT IN6 (749:856:964)(772:877:983))
          (PORT IN8 (1446:1614:1784)(1484:1643:1806))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a940_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1899:2137:2380)(1934:2154:2379))
          (PORT SR (1884:2084:2293)(1930:2110:2294))
          (PORT CINY2 (4746:4746:4762)(5258:5274:5333))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x99y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a941_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (881:971:1063)(902:979:1058))
          (PORT IN5 (1269:1425:1582)(1332:1476:1623))
          (PORT IN7 (910:1043:1180)(911:1031:1156))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a941_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1449:1641:1835)(1510:1691:1875))
          (PORT SR (2030:2229:2434)(2133:2313:2499))
          (PORT CINY2 (4826:4826:4845)(5300:5319:5377))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x110y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a942_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1346:1526:1708)(1408:1574:1744))
          (PORT IN5 (1286:1446:1610)(1291:1430:1575))
          (PORT IN7 (1145:1297:1452)(1222:1369:1521))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a942_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1359:1526:1697)(1401:1552:1705))
          (PORT SR (2587:2835:3085)(2721:2953:3191))
          (PORT CINY2 (5546:5546:5576)(5954:5984:6045))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x113y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a943_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1187:1330:1474)(1232:1358:1490))
          (PORT IN5 (1929:2146:2370)(1984:2190:2402))
          (PORT IN7 (1323:1476:1630)(1341:1482:1626))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a943_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1790:2010:2237)(1849:2049:2254))
          (PORT SR (2107:2281:2459)(2190:2344:2501))
          (PORT CINY2 (5562:5562:5595)(5921:5954:6013))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x103y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a944_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1634:1820:2011)(1700:1871:2046))
          (PORT IN5 (1187:1319:1454)(1192:1303:1417))
          (PORT IN7 (919:1052:1188)(934:1058:1186))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a944_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1262:1414:1571)(1261:1393:1529))
          (PORT SR (2174:2428:2691)(2236:2473:2715))
          (PORT CINY2 (5402:5402:5425)(5906:5929:5993))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x91y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1947:2165:2390)(2060:2272:2484))
          (PORT IN5 (1422:1609:1800)(1465:1643:1826))
          (PORT IN7 (747:866:987)(749:852:956))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a945_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2426:2678:2937)(2494:2722:2957))
          (PORT SR (2334:2562:2795)(2450:2663:2883))
          (PORT CINY2 (3738:3738:3749)(4163:4174:4221))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x93y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a946_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1838:2030:2227)(1917:2099:2283))
          (PORT IN6 (1321:1470:1622)(1347:1489:1633))
          (PORT IN8 (1077:1229:1384)(1107:1261:1416))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a946_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2006:2235:2471)(2085:2298:2516))
          (PORT SR (3283:3623:3970)(3536:3876:4225))
          (PORT CINY2 (4538:4538:4551)(5066:5079:5137))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x94y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a947_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1622:1784:1948)(1694:1837:1981))
          (PORT IN6 (1839:2072:2309)(1897:2118:2345))
          (PORT IN8 (384:439:496)(374:421:470))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a947_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2163:2382:2607)(2225:2429:2640))
          (PORT SR (2206:2469:2740)(2256:2492:2733))
          (PORT CINY2 (4458:4458:4472)(4955:4969:5025))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x95y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a948_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1617:1809:2006)(1700:1883:2067))
          (PORT IN5 (943:1076:1211)(946:1071:1199))
          (PORT IN7 (938:1075:1214)(955:1084:1216))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a948_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1252:1403:1557)(1254:1390:1529))
          (PORT SR (2205:2407:2614)(2320:2506:2695))
          (PORT CINY2 (3866:3866:3881)(4244:4259:4305))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x99y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a949_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1639:1857:2078)(1697:1907:2119))
          (PORT IN5 (387:446:506)(377:427:478))
          (PORT IN7 (1548:1746:1948)(1643:1842:2048))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a949_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (568:637:706)(540:598:657))
          (PORT SR (2032:2239:2453)(2116:2306:2498))
          (PORT CINY2 (4186:4186:4205)(4550:4569:4617))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x103y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a950_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (381:441:501)(359:403:448))
          (PORT IN5 (1787:1994:2207)(1866:2068:2274))
          (PORT IN7 (554:639:724)(555:630:707))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a950_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1668:1857:2051)(1743:1924:2110))
          (PORT SR (1597:1730:1868)(1636:1744:1854))
          (PORT CINY2 (4250:4250:4273)(4556:4579:4625))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x99y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a951_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1756:1962:2173)(1782:1960:2143))
          (PORT IN5 (745:854:964)(738:831:927))
          (PORT IN7 (582:658:735)(575:635:696))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a951_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1814:2014:2216)(1880:2076:2275))
          (PORT SR (2421:2646:2878)(2529:2735:2943))
          (PORT CINY2 (3162:3162:3181)(3350:3369:3401))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x99y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a952_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (775:881:988)(775:868:962))
          (PORT IN5 (1625:1849:2080)(1657:1860:2067))
          (PORT IN7 (1060:1210:1363)(1075:1219:1366))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a952_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1297:1443:1595)(1355:1495:1639))
          (PORT SR (2302:2508:2720)(2365:2557:2752))
          (PORT CINY2 (3802:3802:3821)(4100:4119:4161))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x112y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a953_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1238:1392:1546)(1279:1415:1556))
          (PORT IN7 (1368:1530:1697)(1390:1537:1690))
          (PORT IN8 (583:664:746)(592:669:747))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a953_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1554:1740:1929)(1655:1839:2028))
          (PORT SR (2541:2754:2972)(2666:2857:3054))
          (PORT CINY2 (5130:5130:5162)(5432:5464:5517))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x105y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a954_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1406:1547:1691)(1430:1558:1688))
          (PORT IN5 (903:1013:1123)(905:1000:1097))
          (PORT IN6 (442:503:565)(422:474:527))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a954_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (919:1003:1089)(934:1007:1081))
          (PORT SR (1737:1891:2049)(1819:1961:2104))
          (PORT CINY2 (4922:4922:4947)(5309:5334:5389))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x107y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a955_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1399:1574:1752)(1465:1630:1798))
          (PORT IN5 (1098:1212:1328)(1114:1220:1329))
          (PORT IN6 (877:1013:1152)(883:1004:1129))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a955_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (757:848:941)(769:854:941))
          (PORT SR (2407:2620:2839)(2523:2718:2919))
          (PORT CINY2 (4570:4570:4597)(4862:4889:4937))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a956_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1458:1629:1804)(1540:1707:1877))
          (PORT IN5 (1420:1572:1729)(1452:1595:1743))
          (PORT IN6 (911:1035:1163)(945:1058:1175))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a956_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1568:1747:1932)(1605:1780:1962))
          (PORT SR (2257:2456:2659)(2372:2552:2737))
          (PORT CINY2 (3642:3642:3663)(3878:3899:3937))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a957_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1483:1647:1815)(1558:1716:1878))
          (PORT IN7 (1514:1705:1902)(1561:1738:1921))
          (PORT IN8 (382:439:496)(361:406:452))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a957_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1575:1758:1946)(1611:1793:1981))
          (PORT SR (2256:2459:2667)(2342:2518:2700))
          (PORT CINY2 (3578:3578:3599)(3803:3824:3861))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x107y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a958_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2111:2317:2525)(2194:2388:2584))
          (PORT IN7 (1573:1760:1952)(1646:1825:2008))
          (PORT IN8 (385:441:498)(377:426:476))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a958_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1463:1611:1761)(1543:1691:1843))
          (PORT SR (2721:2959:3201)(2851:3073:3299))
          (PORT CINY2 (3738:3738:3765)(3887:3914:3949))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a959_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1522:1693:1867)(1607:1775:1945))
          (PORT IN5 (1580:1755:1936)(1641:1802:1965))
          (PORT IN6 (911:1035:1163)(945:1058:1175))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a959_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1956:2154:2357)(2012:2206:2407))
          (PORT SR (2322:2522:2728)(2434:2618:2805))
          (PORT CINY2 (3130:3130:3151)(3278:3299:3329))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x103y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a960_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1513:1679:1847)(1571:1726:1886))
          (PORT IN5 (1137:1276:1418)(1168:1304:1444))
          (PORT IN6 (1602:1787:1978)(1654:1825:2003))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a960_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1459:1652:1849)(1496:1678:1864))
          (PORT SR (1956:2113:2274)(2016:2143:2271))
          (PORT CINY2 (3418:3418:3441)(3581:3604:3637))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x105y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a961_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1051:1211:1376)(1086:1230:1378))
          (PORT IN6 (1277:1455:1637)(1327:1494:1665))
          (PORT IN8 (1569:1740:1916)(1630:1792:1959))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a961_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1069:1207:1348)(1121:1259:1399))
          (PORT SR (1700:1851:2005)(1791:1927:2068))
          (PORT CINY2 (5242:5242:5267)(5684:5709:5769))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x109y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a962_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1312:1471:1634)(1364:1506:1650))
          (PORT IN6 (1192:1353:1516)(1186:1320:1459))
          (PORT IN8 (548:628:709)(533:602:673))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a962_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1611:1823:2038)(1630:1822:2019))
          (PORT SR (2776:3049:3324)(2924:3184:3450))
          (PORT CINY2 (5370:5370:5399)(5765:5794:5853))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x91y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a963_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2190:2431:2677)(2305:2542:2783))
          (PORT IN5 (1162:1287:1416)(1166:1275:1388))
          (PORT IN7 (554:638:723)(527:594:663))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a963_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2116:2352:2597)(2152:2361:2575))
          (PORT SR (2900:3192:3490)(3113:3399:3692))
          (PORT CINY2 (4186:4186:4197)(4688:4699:4753))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x102y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a964_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1264:1416:1569)(1304:1434:1567))
          (PORT IN6 (1410:1583:1760)(1488:1660:1834))
          (PORT IN8 (1093:1226:1361)(1113:1237:1365))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a964_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1336:1482:1633)(1362:1500:1640))
          (PORT SR (1358:1503:1653)(1386:1509:1634))
          (PORT CINY2 (5290:5290:5312)(5792:5814:5877))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x98y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a965_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1624:1818:2015)(1690:1867:2045))
          (PORT IN5 (1393:1569:1747)(1456:1616:1779))
          (PORT IN7 (752:860:972)(732:820:911))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a965_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1526:1708:1894)(1550:1712:1879))
          (PORT SR (2055:2293:2537)(2120:2341:2565))
          (PORT CINY2 (4842:4842:4860)(5336:5354:5413))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x115y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a966_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1628:1814:2007)(1705:1880:2057))
          (PORT IN5 (1301:1462:1628)(1340:1491:1647))
          (PORT IN7 (567:647:729)(556:627:700))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a966_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1709:1914:2122)(1725:1903:2086))
          (PORT SR (2244:2445:2653)(2357:2543:2732))
          (PORT CINY2 (5978:5978:6013)(6374:6409:6473))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x113y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a967_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1219:1354:1492)(1239:1362:1488))
          (PORT IN5 (579:659:741)(559:623:689))
          (PORT IN7 (1215:1368:1524)(1227:1358:1493))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a967_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2231:2496:2766)(2326:2569:2819))
          (PORT SR (2410:2636:2865)(2506:2708:2914))
          (PORT CINY2 (5498:5498:5531)(5846:5879:5937))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x105y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a968_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1494:1638:1786)(1514:1634:1757))
          (PORT IN5 (1065:1190:1319)(1113:1227:1346))
          (PORT IN7 (402:460:518)(396:446:497))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a968_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1223:1388:1556)(1276:1435:1598))
          (PORT SR (1658:1813:1971)(1742:1881:2024))
          (PORT CINY2 (5498:5498:5523)(5984:6009:6073))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x93y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a969_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1719:1951:2187)(1764:1973:2186))
          (PORT IN5 (1622:1826:2035)(1723:1922:2126))
          (PORT IN7 (580:663:748)(585:662:741))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a969_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1080:1197:1317)(1096:1205:1317))
          (PORT SR (2564:2824:3088)(2692:2926:3166))
          (PORT CINY2 (3962:3962:3975)(4391:4404:4453))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x96y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a970_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1529:1702:1879)(1572:1726:1883))
          (PORT IN6 (577:657:739)(587:663:741))
          (PORT IN8 (1115:1242:1372)(1106:1213:1323))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a970_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1484:1641:1801)(1560:1716:1876))
          (PORT SR (1642:1837:2039)(1687:1855:2027))
          (PORT CINY2 (4938:4938:4954)(5483:5499:5561))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x95y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a971_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1821:2043:2268)(1867:2067:2268))
          (PORT IN6 (1671:1881:2095)(1715:1911:2112))
          (PORT IN8 (376:432:489)(367:415:463))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a971_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1626:1824:2024)(1688:1875:2065))
          (PORT SR (2030:2269:2516)(2066:2276:2490))
          (PORT CINY2 (4634:4634:4649)(5144:5159:5217))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x97y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a972_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1173:1317:1463)(1201:1337:1474))
          (PORT IN5 (860:979:1101)(854:967:1083))
          (PORT IN7 (414:473:532)(404:455:506))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a972_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1239:1387:1540)(1238:1374:1515))
          (PORT SR (2777:3050:3329)(2950:3216:3489))
          (PORT CINY2 (4282:4282:4299)(4697:4714:4765))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x100y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a973_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1047:1172:1299)(1049:1161:1275))
          (PORT IN5 (582:665:750)(596:673:751))
          (PORT IN7 (1038:1186:1338)(1048:1177:1309))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a973_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1109:1256:1408)(1142:1279:1422))
          (PORT SR (1870:2056:2244)(1954:2124:2298))
          (PORT CINY2 (4554:4554:4574)(4964:4984:5037))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x103y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a974_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1283:1451:1623)(1330:1486:1647))
          (PORT IN5 (1280:1411:1546)(1310:1430:1554))
          (PORT IN7 (744:846:951)(755:848:944))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a974_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1529:1696:1866)(1541:1687:1836))
          (PORT SR (1423:1530:1641)(1465:1552:1641))
          (PORT CINY2 (4378:4378:4401)(4706:4729:4777))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x100y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a975_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1060:1174:1289)(1097:1197:1300))
          (PORT IN5 (1188:1343:1502)(1189:1325:1467))
          (PORT IN7 (564:645:727)(563:634:706))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a975_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1610:1773:1941)(1643:1796:1954))
          (PORT SR (2239:2447:2657)(2334:2509:2689))
          (PORT CINY2 (3594:3594:3614)(3839:3859:3897))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a976_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (865:985:1106)(892:1001:1113))
          (PORT IN5 (1637:1820:2009)(1664:1828:1997))
          (PORT IN7 (556:636:718)(542:613:686))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a976_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1544:1710:1879)(1574:1727:1885))
          (PORT SR (1782:1942:2106)(1848:1996:2146))
          (PORT CINY2 (4218:4218:4239)(4553:4574:4621))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x111y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a977_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1264:1411:1560)(1266:1390:1517))
          (PORT IN5 (1374:1527:1682)(1402:1539:1680))
          (PORT IN7 (1554:1741:1934)(1590:1765:1946))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a977_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1123:1267:1414)(1133:1262:1395))
          (PORT SR (2728:2966:3210)(2870:3088:3313))
          (PORT CINY2 (4954:4954:4985)(5243:5274:5325))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x105y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a978_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2799:3164:3538)(2960:3313:3670))
          (PORT IN5 (1063:1193:1326)(1079:1200:1321))
          (PORT IN7 (723:834:946)(718:817:918))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a978_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3507:3878:4259)(3658:4008:4367))
          (PORT SR (2042:2248:2460)(2123:2309:2498))
          (PORT CINY2 (4858:4858:4883)(5234:5259:5313))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x109y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a979_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1300:1468:1640)(1353:1510:1670))
          (PORT IN5 (1454:1614:1776)(1511:1669:1831))
          (PORT IN7 (737:841:946)(748:844:943))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a979_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1773:1979:2191)(1839:2041:2247))
          (PORT SR (2415:2628:2846)(2539:2733:2933))
          (PORT CINY2 (4922:4922:4951)(5240:5269:5321))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x107y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a980_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1614:1833:2056)(1666:1871:2082))
          (PORT IN5 (1119:1261:1407)(1169:1300:1435))
          (PORT IN7 (1271:1436:1605)(1312:1478:1648))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a980_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (759:853:949)(750:831:913))
          (PORT SR (2441:2666:2893)(2560:2759:2964))
          (PORT CINY2 (4442:4442:4469)(4712:4739:4785))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x102y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a981_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (728:845:962)(729:827:927))
          (PORT IN5 (803:913:1024)(806:911:1019))
          (PORT IN7 (1331:1497:1668)(1361:1510:1665))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a981_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1443:1638:1837)(1489:1675:1867))
          (PORT SR (2070:2248:2430)(2143:2291:2444))
          (PORT CINY2 (3754:3754:3776)(3992:4014:4053))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x103y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a982_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (972:1060:1151)(992:1063:1137))
          (PORT IN5 (743:856:971)(739:840:943))
          (PORT IN7 (1745:1961:2182)(1823:2026:2235))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a982_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1541:1709:1883)(1593:1754:1922))
          (PORT SR (1825:1950:2080)(1885:1990:2096))
          (PORT CINY2 (3098:3098:3121)(3206:3229:3257))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x103y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a983_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (950:1039:1131)(977:1048:1122))
          (PORT IN5 (1767:1979:2197)(1849:2053:2261))
          (PORT IN7 (736:844:954)(730:821:915))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a983_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1552:1724:1901)(1605:1768:1937))
          (PORT SR (1812:1935:2062)(1878:1978:2081))
          (PORT CINY2 (3354:3354:3377)(3506:3529:3561))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x104y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a984_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1259:1406:1556)(1302:1429:1559))
          (PORT IN6 (1785:1993:2207)(1860:2057:2262))
          (PORT IN8 (550:630:712)(556:630:705))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (283:326:370)(299:340:382))  // in 4 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a984_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2684:3023:3369)(2833:3174:3518))
          (PORT SR (2149:2331:2517)(2234:2389:2545))
          (PORT CINY2 (3594:3594:3618)(3770:3794:3829))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a985_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1529:1716:1905)(1585:1758:1933))
          (PORT IN6 (1199:1350:1503)(1264:1408:1554))
          (PORT IN8 (1203:1341:1481)(1270:1397:1529))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a985_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (744:832:921)(741:815:891))
          (PORT SR (1806:1990:2177)(1893:2060:2231))
          (PORT CINY2 (4922:4922:4943)(5378:5399:5457))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x106y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a986_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1381:1573:1769)(1428:1613:1802))
          (PORT IN6 (1706:1889:2078)(1754:1923:2095))
          (PORT IN8 (382:444:506)(351:401:451))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a986_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1613:1823:2036)(1689:1894:2104))
          (PORT SR (1913:2090:2272)(2018:2186:2356))
          (PORT CINY2 (5098:5098:5124)(5498:5524:5581))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x93y105
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a987_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1841:2076:2314)(1893:2103:2316))
          (PORT IN5 (936:1066:1198)(968:1091:1218))
          (PORT IN7 (1088:1242:1400)(1135:1279:1426))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a987_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1942:2179:2422)(1970:2183:2401))
          (PORT SR (2207:2438:2676)(2279:2488:2699))
          (PORT CINY2 (4474:4474:4487)(4991:5004:5061))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x97y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a988_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1422:1565:1711)(1433:1556:1682))
          (PORT IN6 (741:836:932)(764:853:943))
          (PORT IN8 (1572:1751:1935)(1619:1789:1963))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a988_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1564:1761:1961)(1552:1722:1896))
          (PORT SR (2475:2721:2971)(2635:2868:3108))
          (PORT CINY2 (4730:4730:4747)(5222:5239:5297))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x99y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a989_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (905:995:1086)(917:992:1069))
          (PORT IN5 (1775:1974:2181)(1823:2015:2210))
          (PORT IN7 (1176:1349:1527)(1182:1338:1496))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a989_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1584:1782:1984)(1587:1758:1933))
          (PORT SR (1850:2066:2287)(1947:2158:2372))
          (PORT CINY2 (5082:5082:5101)(5600:5619:5681))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x111y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a990_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1525:1712:1902)(1592:1773:1957))
          (PORT IN5 (1278:1434:1595)(1284:1421:1563))
          (PORT IN7 (1312:1488:1667)(1411:1585:1762))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a990_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1714:1922:2135)(1760:1963:2171))
          (PORT SR (2219:2449:2687)(2306:2512:2722))
          (PORT CINY2 (5658:5658:5689)(6068:6099:6161))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x111y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a991_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1183:1323:1466)(1198:1324:1454))
          (PORT IN5 (848:969:1091)(849:961:1077))
          (PORT IN7 (1876:2123:2372)(1912:2133:2360))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a991_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2040:2285:2535)(2071:2289:2512))
          (PORT SR (2279:2511:2750)(2367:2575:2787))
          (PORT CINY2 (5402:5402:5433)(5768:5799:5857))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x104y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a992_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1760:1949:2143)(1821:1997:2178))
          (PORT IN5 (1307:1430:1557)(1320:1428:1540))
          (PORT IN7 (617:704:793)(619:702:785))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a992_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1449:1643:1841)(1490:1668:1849))
          (PORT SR (1499:1630:1765)(1558:1675:1794))
          (PORT CINY2 (5514:5514:5538)(6020:6044:6109))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x90y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a993_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1662:1840:2021)(1780:1955:2134))
          (PORT IN5 (1585:1794:2009)(1643:1849:2060))
          (PORT IN6 (401:464:527)(369:414:460))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a993_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1056:1193:1332)(1077:1202:1330))
          (PORT SR (2485:2734:2989)(2600:2829:3063))
          (PORT CINY2 (3626:3626:3636)(4049:4059:4105))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x93y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a994_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1725:1885:2047)(1794:1938:2086))
          (PORT IN7 (562:647:734)(550:627:707))
          (PORT IN8 (1298:1438:1583)(1285:1413:1545))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a994_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1590:1751:1917)(1658:1818:1980))
          (PORT SR (1661:1824:1991)(1726:1872:2022))
          (PORT CINY2 (4602:4602:4615)(5141:5154:5213))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x89y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a995_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1654:1841:2032)(1744:1917:2094))
          (PORT IN5 (765:877:992)(788:897:1008))
          (PORT IN6 (1864:2032:2202)(1922:2068:2220))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a995_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1448:1613:1782)(1509:1675:1845))
          (PORT SR (2012:2187:2368)(2095:2248:2405))
          (PORT CINY2 (3642:3642:3651)(4085:4094:4141))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x93y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a996_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1286:1437:1592)(1302:1434:1570))
          (PORT IN7 (1244:1387:1534)(1308:1439:1574))
          (PORT IN8 (868:973:1082)(863:953:1045))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a996_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1071:1200:1331)(1099:1217:1336))
          (PORT SR (2383:2609:2840)(2493:2698:2906))
          (PORT CINY2 (3642:3642:3655)(4016:4029:4073))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x95y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a997_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1493:1665:1840)(1548:1713:1883))
          (PORT IN7 (2050:2292:2539)(2180:2416:2658))
          (PORT IN8 (357:416:475)(336:383:431))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a997_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1101:1235:1369)(1099:1225:1352))
          (PORT SR (2026:2238:2457)(2095:2280:2468))
          (PORT CINY2 (3802:3802:3817)(4169:4184:4229))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x101y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a998_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1355:1503:1655)(1384:1520:1658))
          (PORT IN5 (1934:2137:2346)(1986:2173:2364))
          (PORT IN6 (907:1032:1159)(951:1062:1175))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a998_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2111:2339:2572)(2137:2333:2532))
          (PORT SR (1816:1973:2135)(1886:2033:2181))
          (PORT CINY2 (3962:3962:3983)(4253:4274:4317))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x98y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a999_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1200:1345:1492)(1264:1399:1539))
          (PORT IN5 (1295:1482:1671)(1351:1526:1704))
          (PORT IN6 (564:643:725)(573:650:727))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a999_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1886:2081:2279)(1975:2153:2334))
          (PORT SR (2497:2714:2939)(2625:2825:3029))
          (PORT CINY2 (3178:3178:3196)(3386:3404:3437))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x99y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1000_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1680:1874:2071)(1739:1926:2118))
          (PORT IN5 (2254:2513:2778)(2296:2526:2763))
          (PORT IN6 (1929:2185:2446)(2020:2262:2509))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1000_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2076:2302:2535)(2099:2301:2508))
          (PORT SR (2355:2577:2805)(2460:2659:2863))
          (PORT CINY2 (3674:3674:3693)(3950:3969:4009))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x90y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1001_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1334:1474:1620)(1394:1521:1652))
          (PORT IN5 (1881:2127:2376)(1961:2184:2413))
          (PORT IN7 (1367:1564:1766)(1385:1565:1749))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1001_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1922:2127:2333)(1987:2184:2386))
          (PORT SR (2175:2405:2642)(2280:2492:2707))
          (PORT CINY2 (4394:4394:4404)(4949:4959:5017))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x85y110
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1002_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1201:1324:1448)(1226:1338:1451))
          (PORT IN6 (1222:1383:1548)(1263:1419:1577))
          (PORT IN8 (1147:1305:1470)(1144:1285:1430))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1002_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1829:2016:2210)(1884:2057:2232))
          (PORT SR (1868:2054:2245)(1958:2128:2302))
          (PORT CINY2 (3898:3898:3903)(4454:4459:4513))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x89y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1003_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1463:1634:1809)(1545:1710:1880))
          (PORT IN6 (1325:1463:1604)(1392:1518:1647))
          (PORT IN8 (1679:1892:2108)(1720:1913:2111))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1003_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1913:2146:2382)(2011:2236:2467))
          (PORT SR (1841:2023:2212)(1919:2086:2255))
          (PORT CINY2 (4090:4090:4099)(4610:4619:4673))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x89y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1004_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1460:1609:1761)(1500:1632:1769))
          (PORT IN5 (1715:1911:2113)(1745:1917:2094))
          (PORT IN7 (892:984:1078)(909:987:1066))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1004_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1373:1535:1701)(1382:1527:1678))
          (PORT SR (2545:2791:3042)(2711:2944:3184))
          (PORT CINY2 (3834:3834:3843)(4310:4319:4369))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x90y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1005_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1450:1600:1753)(1467:1598:1733))
          (PORT IN6 (1530:1696:1865)(1600:1749:1902))
          (PORT IN8 (1442:1600:1760)(1542:1695:1853))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1005_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (930:1044:1160)(925:1032:1141))
          (PORT SR (1997:2173:2354)(2083:2236:2393))
          (PORT CINY2 (3754:3754:3764)(4199:4209:4257))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x95y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1006_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1421:1588:1760)(1498:1658:1822))
          (PORT IN5 (2126:2363:2604)(2187:2403:2623))
          (PORT IN7 (1639:1833:2032)(1676:1857:2045))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1006_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (955:1054:1155)(984:1078:1172))
          (PORT SR (2963:3263:3569)(3130:3418:3712))
          (PORT CINY2 (4058:4058:4073)(4469:4484:4533))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x100y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1007_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1765:1984:2208)(1858:2079:2303))
          (PORT IN5 (1748:1923:2101)(1841:2006:2175))
          (PORT IN7 (1483:1663:1844)(1551:1707:1867))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1007_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1611:1808:2011)(1622:1798:1980))
          (PORT SR (1850:2042:2236)(1921:2083:2249))
          (PORT CINY2 (4618:4618:4638)(5039:5059:5113))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x96y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1008_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1761:1997:2240)(1847:2067:2292))
          (PORT IN5 (2143:2354:2570)(2243:2435:2629))
          (PORT IN7 (1633:1822:2015)(1729:1904:2082))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:297:334)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1008_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1041:1157:1274)(1025:1128:1232))
          (PORT SR (2048:2247:2453)(2141:2322:2509))
          (PORT CINY2 (4362:4362:4378)(4808:4824:4877))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////D    Pos: x85y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1009_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1740:1934:2131)(1843:2023:2207))
          (PORT IN5 (735:845:958)(746:849:953))
          (PORT IN7 (1254:1428:1607)(1278:1452:1630))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1009_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1675:1875:2079)(1729:1916:2106))
          (PORT SR (2054:2234:2418)(2146:2304:2468))
          (PORT CINY2 (3194:3194:3199)(3629:3634:3677))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND///AND/    Pos: x96y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1010_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (943:1078:1217)(973:1101:1231))
          (PORT IN6 (1073:1225:1379)(1084:1227:1373))
          (PORT IN7 (1335:1487:1643)(1383:1531:1681))
          (PORT IN8 (924:1030:1139)(940:1041:1146))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1010_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (740:850:963)(746:845:946))
          (PORT IN2 (1113:1261:1410)(1143:1273:1407))
          (PORT IN4 (1273:1442:1615)(1290:1442:1597))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////D    Pos: x83y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1011_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1564:1735:1909)(1635:1789:1947))
          (PORT IN6 (568:653:740)(588:671:756))
          (PORT IN8 (754:860:967)(776:872:970))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1011_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2052:2276:2507)(2093:2300:2513))
          (PORT SR (2565:2818:3075)(2705:2933:3166))
          (PORT CINY2 (3226:3226:3229)(3701:3704:3749))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////D    Pos: x85y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1012_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1578:1778:1982)(1664:1858:2055))
          (PORT IN6 (579:660:743)(598:677:757))
          (PORT IN8 (394:457:521)(371:420:471))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1012_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1794:1984:2179)(1828:2009:2194))
          (PORT SR (2646:2897:3156)(2782:3015:3252))
          (PORT CINY2 (2810:2810:2815)(3179:3184:3221))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////D    Pos: x85y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1013_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1392:1540:1692)(1432:1570:1711))
          (PORT IN5 (1084:1217:1352)(1120:1253:1387))
          (PORT IN7 (1889:2164:2445)(1966:2221:2482))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1013_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1455:1646:1840)(1510:1688:1868))
          (PORT SR (3199:3489:3786)(3402:3681:3964))
          (PORT CINY2 (2234:2234:2239)(2504:2509:2537))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////D    Pos: x87y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1395:1584:1775)(1457:1621:1788))
          (PORT IN6 (761:858:957)(763:849:936))
          (PORT IN8 (964:1104:1244)(974:1106:1239))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1014_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1962:2189:2423)(2078:2301:2525))
          (PORT SR (2584:2802:3024)(2694:2882:3074))
          (PORT CINY2 (2138:2138:2145)(2357:2364:2389))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////D    Pos: x92y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1015_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1527:1712:1903)(1574:1745:1918))
          (PORT IN5 (1179:1334:1493)(1179:1315:1457))
          (PORT IN7 (967:1083:1202)(997:1100:1205))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1015_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1953:2182:2418)(2050:2270:2494))
          (PORT SR (4460:4876:5304)(4776:5187:5606))
          (PORT CINY2 (2186:2186:2198)(2327:2339:2361))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////D    Pos: x90y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1016_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1700:1912:2130)(1771:1978:2188))
          (PORT IN5 (1180:1336:1497)(1224:1362:1504))
          (PORT IN7 (738:827:917)(748:823:902))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1016_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2101:2357:2620)(2209:2459:2711))
          (PORT SR (3235:3520:3814)(3444:3720:4002))
          (PORT CINY2 (2218:2218:2228)(2399:2409:2433))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////D    Pos: x87y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1017_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1564:1735:1909)(1647:1796:1948))
          (PORT IN5 (1268:1429:1594)(1306:1449:1598))
          (PORT IN7 (1043:1184:1328)(1025:1144:1267))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1017_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1631:1812:1996)(1712:1886:2063))
          (PORT SR (2620:2842:3070)(2727:2922:3118))
          (PORT CINY2 (1882:1882:1889)(2057:2064:2085))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x84y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1018_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1655:1826:2003)(1686:1839:1996))
          (PORT IN5 (1677:1877:2082)(1758:1953:2152))
          (PORT IN6 (1637:1802:1970)(1669:1817:1969))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1018_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2732:2982:3236)(2885:3123:3365))
          (PORT CINY2 (2570:2570:2574)(2915:2919:2953))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x89y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1020_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1639:1815:1997)(1680:1838:2002))
          (PORT IN7 (1392:1587:1787)(1426:1602:1786))
          (PORT IN8 (1012:1141:1272)(1008:1121:1237))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x82y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1021_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1550:1749:1952)(1616:1818:2024))
          (PORT IN5 (1661:1852:2048)(1684:1864:2048))
          (PORT IN6 (605:682:759)(616:684:753))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1021_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2441:2671:2905)(2560:2763:2970))
          (PORT CINY2 (2794:2794:2796)(3212:3214:3253))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x85y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1022_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1967:2155:2349)(2043:2216:2395))
          (PORT IN5 (1327:1483:1643)(1373:1524:1678))
          (PORT IN6 (1429:1594:1762)(1521:1678:1838))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x81y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1023_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1220:1371:1524)(1241:1392:1547))
          (PORT IN7 (1536:1719:1906)(1608:1784:1966))
          (PORT IN8 (714:822:933)(717:808:902))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1023_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2101:2279:2462)(2198:2354:2513))
          (PORT CINY2 (2554:2554:2555)(2948:2949:2985))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x88y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1024_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1477:1630:1788)(1497:1627:1761))
          (PORT IN5 (1572:1785:2003)(1635:1834:2037))
          (PORT IN6 (1106:1253:1404)(1152:1288:1426))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x86y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1025_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1866:2057:2254)(1901:2066:2239))
          (PORT IN7 (1057:1210:1368)(1080:1216:1354))
          (PORT IN8 (1893:2166:2442)(1928:2181:2438))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1025_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2604:2859:3121)(2716:2950:3187))
          (PORT CINY2 (2666:2666:2672)(2993:2999:3033))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x92y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1026_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1357:1557:1762)(1423:1606:1792))
          (PORT IN5 (564:643:724)(557:621:686))
          (PORT IN6 (1940:2164:2395)(2060:2281:2504))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x82y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1027_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1723:1949:2180)(1804:2024:2251))
          (PORT IN7 (1868:2109:2355)(1929:2153:2383))
          (PORT IN8 (1392:1557:1726)(1437:1591:1747))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1027_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2333:2529:2728)(2444:2623:2807))
          (PORT CINY2 (2474:2474:2476)(2837:2839:2873))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x92y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1028_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1695:1900:2110)(1789:1983:2182))
          (PORT IN5 (888:989:1090)(912:1002:1095))
          (PORT IN6 (1766:1983:2204)(1804:2010:2222))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x86y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1029_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1774:2027:2284)(1781:2011:2248))
          (PORT IN7 (1890:2084:2282)(1938:2116:2296))
          (PORT IN8 (1942:2165:2391)(2032:2241:2455))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1029_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3376:3688:4006)(3609:3915:4224))
          (PORT CINY2 (2602:2602:2608)(2918:2924:2957))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x100y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (910:1018:1128)(944:1048:1152))
          (PORT IN5 (1619:1817:2018)(1702:1879:2060))
          (PORT IN6 (1241:1430:1623)(1279:1455:1633))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x85y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1031_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1677:1845:2018)(1693:1832:1978))
          (PORT IN7 (1549:1773:2002)(1568:1771:1978))
          (PORT IN8 (2022:2263:2508)(2104:2327:2553))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1031_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2793:3073:3360)(2921:3183:3449))
          (PORT CINY2 (2490:2490:2495)(2804:2809:2841))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x94y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1032_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1487:1662:1838)(1574:1739:1908))
          (PORT IN5 (1470:1675:1883)(1504:1699:1899))
          (PORT IN6 (1396:1576:1757)(1451:1608:1768))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x85y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1033_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1488:1654:1821)(1531:1678:1829))
          (PORT IN7 (1457:1636:1820)(1529:1707:1887))
          (PORT IN8 (1772:1927:2086)(1831:1969:2114))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1033_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2120:2301:2487)(2215:2377:2543))
          (PORT CINY2 (2682:2682:2687)(3029:3034:3069))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x96y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1034_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1852:2075:2300)(1980:2198:2422))
          (PORT IN5 (1240:1410:1583)(1278:1440:1607))
          (PORT IN6 (1707:1937:2170)(1754:1956:2161))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x120y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1035_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1733:1914:2099)(1818:1984:2153))
          (PORT IN5 (1495:1665:1836)(1559:1708:1860))
          (PORT IN6 (1606:1773:1943)(1686:1829:1978))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1035_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2980:3245:3512)(3125:3364:3609))
          (PORT CINY2 (5706:5706:5746)(5969:6009:6065))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x109y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1036_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1355:1511:1670)(1397:1543:1691))
          (PORT IN5 (1642:1822:2006)(1677:1856:2040))
          (PORT IN6 (1773:1971:2174)(1854:2038:2227))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x120y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1037_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1890:2094:2303)(1982:2168:2358))
          (PORT IN7 (1663:1839:2019)(1763:1927:2096))
          (PORT IN8 (1985:2200:2419)(2101:2304:2510))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1037_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2511:2703:2897)(2627:2790:2958))
          (PORT CINY2 (5834:5834:5874)(6119:6159:6217))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x102y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1038_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1196:1343:1494)(1260:1401:1543))
          (PORT IN5 (389:451:514)(356:404:452))
          (PORT IN6 (1778:2016:2258)(1822:2055:2289))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x112y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1039_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1568:1754:1943)(1625:1797:1972))
          (PORT IN7 (1673:1899:2129)(1703:1916:2132))
          (PORT IN8 (1214:1385:1560)(1250:1415:1585))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1039_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2287:2486:2689)(2386:2567:2752))
          (PORT CINY2 (5386:5386:5418)(5732:5764:5821))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x114y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1040_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1320:1457:1596)(1347:1464:1584))
          (PORT IN7 (835:949:1064)(813:907:1002))
          (PORT IN8 (1231:1391:1555)(1245:1379:1517))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x116y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1041_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1747:1963:2183)(1818:2012:2210))
          (PORT IN7 (1256:1403:1554)(1298:1429:1562))
          (PORT IN8 (894:1031:1170)(901:1018:1140))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1041_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2451:2640:2833)(2574:2736:2904))
          (PORT CINY2 (5386:5386:5422)(5663:5699:5753))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x108y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1042_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1806:2040:2279)(1910:2139:2373))
          (PORT IN5 (776:877:980)(780:872:967))
          (PORT IN6 (1189:1368:1550)(1191:1348:1509))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x115y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1043_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3103:3517:3944)(3188:3553:3927))
          (PORT IN5 (2477:2778:3086)(2574:2856:3144))
          (PORT IN6 (1250:1431:1615)(1285:1453:1624))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1043_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3229:3552:3882)(3415:3717:4025))
          (PORT CINY2 (5018:5018:5053)(5249:5284:5333))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x111y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1044_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1559:1741:1927)(1640:1801:1964))
          (PORT IN5 (1782:2002:2224)(1861:2068:2280))
          (PORT IN6 (373:429:486)(356:399:444))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x111y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1045_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1389:1553:1719)(1427:1573:1722))
          (PORT IN5 (1294:1444:1597)(1367:1504:1644))
          (PORT IN6 (1564:1790:2019)(1618:1828:2039))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1045_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2649:2890:3136)(2786:3010:3241))
          (PORT CINY2 (5210:5210:5241)(5543:5574:5629))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x111y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1046_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1377:1529:1684)(1458:1595:1734))
          (PORT IN7 (1366:1529:1696)(1405:1562:1724))
          (PORT IN8 (1669:1866:2069)(1731:1906:2086))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x116y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1047_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1576:1767:1962)(1629:1796:1967))
          (PORT IN7 (1332:1485:1640)(1353:1485:1618))
          (PORT IN8 (1165:1323:1482)(1214:1357:1504))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1047_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2636:2851:3069)(2766:2958:3156))
          (PORT CINY2 (5322:5322:5358)(5588:5624:5677))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x108y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1048_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1877:2076:2280)(1962:2149:2339))
          (PORT IN5 (2656:2912:3174)(2732:2977:3230))
          (PORT IN6 (747:844:942)(779:870:964))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x121y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1049_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2051:2291:2535)(2171:2387:2610))
          (PORT IN5 (1513:1674:1840)(1588:1743:1902))
          (PORT IN6 (1510:1698:1892)(1545:1720:1899))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1049_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2663:2877:3095)(2801:2996:3193))
          (PORT CINY2 (5754:5754:5795)(6008:6049:6105))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x111y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1050_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1931:2156:2387)(2067:2282:2500))
          (PORT IN5 (1291:1438:1588)(1345:1491:1642))
          (PORT IN6 (2616:2933:3254)(2693:2982:3277))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x122y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1051_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1738:1965:2197)(1783:1992:2207))
          (PORT IN7 (1426:1607:1791)(1445:1606:1772))
          (PORT IN8 (1616:1805:1998)(1676:1856:2039))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1051_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2353:2551:2753)(2469:2650:2835))
          (PORT CINY2 (6634:6634:6676)(7022:7064:7133))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x118y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1052_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1765:1995:2231)(1879:2101:2329))
          (PORT IN7 (1300:1442:1589)(1308:1438:1571))
          (PORT IN8 (1228:1353:1481)(1229:1340:1452))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x116y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1053_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1147:1304:1466)(1145:1278:1415))
          (PORT IN7 (1128:1260:1395)(1150:1272:1395))
          (PORT IN8 (1567:1779:1995)(1650:1856:2065))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1053_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2756:3024:3296)(2926:3183:3445))
          (PORT CINY2 (6666:6666:6702)(7163:7199:7273))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x118y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1054_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1885:2081:2280)(1942:2118:2296))
          (PORT IN5 (716:794:873)(724:790:859))
          (PORT IN6 (1062:1218:1376)(1082:1226:1374))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x113y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1055_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1172:1322:1473)(1191:1324:1461))
          (PORT IN7 (1508:1665:1826)(1529:1667:1809))
          (PORT IN8 (1075:1208:1344)(1078:1199:1321))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1055_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2334:2585:2843)(2439:2666:2900))
          (PORT CINY2 (6458:6458:6491)(6971:7004:7077))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x112y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1056_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1764:1932:2106)(1824:1975:2130))
          (PORT IN5 (1461:1609:1761)(1499:1630:1764))
          (PORT IN6 (561:641:722)(555:628:701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x111y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1057_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1591:1777:1968)(1600:1779:1962))
          (PORT IN7 (1561:1786:2016)(1597:1809:2026))
          (PORT IN8 (2630:2947:3269)(2785:3101:3424))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1057_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2239:2440:2643)(2338:2516:2698))
          (PORT CINY2 (5786:5786:5817)(6218:6249:6313))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x116y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1058_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1407:1591:1779)(1481:1649:1821))
          (PORT IN5 (548:632:717)(542:614:687))
          (PORT IN6 (1815:2016:2221)(1894:2089:2288))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x119y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1059_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1367:1574:1784)(1369:1547:1729))
          (PORT IN7 (1364:1536:1711)(1387:1538:1694))
          (PORT IN8 (1231:1406:1585)(1281:1456:1635))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1059_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2478:2703:2932)(2621:2826:3037))
          (PORT CINY2 (6874:6874:6913)(7355:7394:7469))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x114y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1060_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1552:1763:1976)(1622:1813:2007))
          (PORT IN5 (1237:1385:1536)(1297:1438:1581))
          (PORT IN6 (1383:1540:1702)(1441:1585:1732))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x120y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1061_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1087:1227:1368)(1098:1219:1345))
          (PORT IN7 (2140:2379:2624)(2302:2534:2771))
          (PORT IN8 (2246:2534:2829)(2338:2613:2895))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1061_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2586:2827:3073)(2726:2947:3175))
          (PORT CINY2 (6986:6986:7026)(7469:7509:7585))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x120y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1062_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2936:3296:3662)(3066:3391:3721))
          (PORT IN7 (1897:2176:2461)(1985:2255:2530))
          (PORT IN8 (2713:3054:3404)(2807:3125:3453))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x117y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1063_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1058:1205:1353)(1079:1214:1352))
          (PORT IN5 (1545:1739:1937)(1585:1757:1934))
          (PORT IN6 (1626:1804:1988)(1658:1814:1974))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1063_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2338:2562:2791)(2446:2644:2848))
          (PORT CINY2 (6714:6714:6751)(7202:7239:7313))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x113y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1064_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1746:1988:2233)(1849:2075:2301))
          (PORT IN5 (890:1026:1165)(896:1010:1127))
          (PORT IN6 (1422:1575:1732)(1453:1593:1738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x116y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1065_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1169:1331:1497)(1167:1305:1446))
          (PORT IN7 (1462:1613:1766)(1505:1640:1776))
          (PORT IN8 (1244:1401:1563)(1281:1439:1599))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1065_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2961:3291:3626)(3145:3456:3775))
          (PORT CINY2 (6730:6730:6766)(7238:7274:7349))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x118y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1066_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1757:1953:2154)(1837:2020:2204))
          (PORT IN5 (406:467:528)(395:448:501))
          (PORT IN6 (1048:1173:1300)(1072:1185:1301))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x115y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1067_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1468:1659:1855)(1490:1658:1829))
          (PORT IN7 (1846:2030:2218)(1933:2109:2291))
          (PORT IN8 (1894:2139:2386)(1983:2223:2469))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1067_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1992:2194:2403)(2051:2235:2422))
          (PORT CINY2 (6874:6874:6909)(7424:7459:7537))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x108y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1068_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1596:1764:1938)(1644:1796:1951))
          (PORT IN7 (1813:2045:2282)(1865:2084:2306))
          (PORT IN8 (546:626:707)(542:613:685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x112y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1069_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1200:1343:1487)(1207:1329:1454))
          (PORT IN5 (1649:1861:2079)(1759:1974:2193))
          (PORT IN6 (1457:1625:1794)(1539:1697:1859))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1069_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1990:2168:2348)(2071:2224:2380))
          (PORT CINY2 (6474:6474:6506)(7007:7039:7113))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x105y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1070_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1282:1422:1567)(1339:1468:1601))
          (PORT IN5 (1376:1550:1728)(1436:1595:1758))
          (PORT IN6 (1727:1929:2136)(1800:1986:2175))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x113y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1071_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1160:1324:1490)(1161:1298:1439))
          (PORT IN5 (1271:1404:1540)(1304:1418:1534))
          (PORT IN6 (1299:1459:1623)(1326:1475:1627))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1071_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1976:2151:2328)(2058:2211:2368))
          (PORT CINY2 (6586:6586:6619)(7121:7154:7229))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x103y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1072_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1311:1449:1589)(1370:1498:1628))
          (PORT IN5 (575:664:755)(556:629:704))
          (PORT IN6 (752:859:966)(753:847:944))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x108y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1073_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (873:968:1067)(895:979:1066))
          (PORT IN5 (1579:1743:1909)(1643:1792:1945))
          (PORT IN6 (1242:1388:1537)(1303:1444:1587))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1073_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2355:2631:2916)(2448:2711:2979))
          (PORT CINY2 (6282:6282:6310)(6851:6879:6953))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x109y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1074_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1479:1650:1825)(1560:1720:1881))
          (PORT IN7 (753:853:954)(767:857:948))
          (PORT IN8 (909:1049:1192)(920:1044:1170))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x114y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1075_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1335:1521:1710)(1361:1524:1691))
          (PORT IN5 (1915:2106:2302)(1950:2117:2290))
          (PORT IN6 (1949:2215:2486)(2030:2284:2546))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN5 OUT (373:380:387)(291:297:303))  // in 5 out 1
          (IOPATH IN6 OUT (366:371:376)(291:296:301))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1075_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2156:2355:2556)(2264:2444:2629))
          (PORT CINY2 (6762:6762:6796)(7310:7344:7421))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x107y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1076_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1542:1713:1890)(1629:1789:1952))
          (PORT IN5 (1514:1688:1864)(1575:1726:1882))
          (PORT IN6 (877:1013:1152)(883:1004:1129))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x111y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1077_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1373:1540:1708)(1395:1544:1696))
          (PORT IN7 (1788:1974:2164)(1870:2042:2218))
          (PORT IN8 (1460:1630:1803)(1528:1684:1845))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1077_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2173:2376:2581)(2268:2449:2633))
          (PORT CINY2 (6298:6298:6329)(6818:6849:6921))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x114y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1078_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1411:1598:1788)(1479:1648:1822))
          (PORT IN7 (877:1003:1130)(874:989:1108))
          (PORT IN8 (1462:1615:1770)(1490:1627:1768))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b/D///    Pos: x111y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1079_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1179:1345:1511)(1171:1308:1449))
          (PORT IN7 (1962:2169:2377)(2073:2267:2464))
          (PORT IN8 (1460:1628:1798)(1554:1721:1890))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1079_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2153:2382:2618)(2237:2439:2647))
          (PORT CINY2 (6170:6170:6201)(6668:6699:6769))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x108y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1080_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1593:1784:1979)(1642:1820:2002))
          (PORT IN5 (1390:1581:1775)(1421:1600:1784))
          (PORT IN6 (551:633:715)(569:647:727))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b/D///    Pos: x112y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1081_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1212:1359:1508)(1216:1340:1468))
          (PORT IN7 (1616:1780:1948)(1663:1806:1953))
          (PORT IN8 (1432:1592:1753)(1489:1649:1812))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:374:424))  // in 2 out 1
          (IOPATH IN7 OUT (382:386:391)(284:289:294))  // in 7 out 1
          (IOPATH IN8 OUT (375:380:385)(282:287:292))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1081_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1972:2170:2376)(2014:2192:2373))
          (PORT CINY2 (6538:6538:6570)(7082:7114:7189))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x114y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1082_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1556:1731:1910)(1634:1798:1965))
          (PORT IN7 (394:454:515)(364:413:462))
          (PORT IN8 (1952:2201:2456)(2049:2296:2547))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4a/D///    Pos: x86y106
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1083_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1556:1767:1983)(1625:1827:2035))
          (PORT IN4 (1078:1213:1350)(1093:1226:1360))
          (PORT IN5 (595:680:766)(608:692:777))
          (PORT IN8 (1274:1425:1581)(1289:1424:1563))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN5 OUT (270:297:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(240:271:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1083_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3156:3483:3816)(3361:3672:3989))
          (PORT CINY2 (3754:3754:3760)(4268:4274:4325))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4a/DST///    Pos: x83y108
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1084_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1266:1447:1631)(1326:1496:1668))
          (PORT IN2 (1082:1217:1354)(1103:1234:1367))
          (PORT IN4 (714:825:938)(713:812:914))
          (PORT IN6 (365:421:478)(337:381:426))
          (PORT IN8 (1244:1408:1578)(1278:1438:1601))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (313:317:322)(244:247:251))  // in 1 out 1
          (IOPATH IN2 OUT (301:305:310)(242:245:248))  // in 2 out 1
          (IOPATH IN4 OUT (298:302:307)(229:232:235))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(240:271:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a1084_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2225:2460:2700)(2343:2567:2796))
          (PORT CINY2 (3546:3546:3549)(4076:4079:4129))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/DST///    Pos: x87y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1085_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1082:1209:1340)(1062:1171:1283))
          (PORT IN8 (1423:1595:1769)(1449:1611:1778))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a1085_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2058:2265:2481)(2152:2347:2546))
          (PORT CINY2 (3802:3802:3809)(4307:4314:4365))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x84y109
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1086_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (528:606:685)(516:584:654))
          (PORT IN3 (1220:1371:1525)(1257:1398:1543))
          (PORT IN5 (1281:1462:1645)(1347:1519:1692))
          (PORT IN6 (595:672:750)(586:645:707))
          (PORT IN7 (1224:1386:1553)(1228:1375:1525))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_AND////D    Pos: x99y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1087_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (636:726:818)(627:705:785))
          (PORT IN5 (1765:2003:2246)(1877:2120:2367))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1087_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (565:629:694)(542:595:649))
          (PORT SR (1918:2108:2303)(1984:2149:2317))
          (PORT CINY2 (3994:3994:4013)(4325:4344:4389))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x98y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1089_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1214:1355:1497)(1273:1401:1534))
          (PORT IN8 (688:789:892)(712:808:907))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1089_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1067:1199:1333)(1103:1233:1366))
          (PORT SR (1917:2094:2277)(2001:2159:2320))
          (PORT CINY2 (4138:4138:4156)(4511:4529:4577))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1089_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1244:1389:1536)(1313:1444:1577))
          (PORT IN4 (869:993:1119)(914:1038:1165))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1089_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1067:1199:1333)(1103:1233:1366))
          (PORT SR (1917:2094:2277)(2001:2159:2320))
          (PORT CINY2 (4138:4138:4156)(4511:4529:4577))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x99y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1090_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1212:1341:1472)(1218:1330:1444))
          (PORT IN4 (1751:1953:2158)(1816:2011:2211))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1090_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (901:1009:1119)(923:1025:1129))
          (PORT SR (2096:2296:2503)(2202:2386:2574))
          (PORT CINY2 (4314:4314:4333)(4700:4719:4769))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x104y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1091_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1703:1879:2060)(1770:1934:2101))
          (PORT IN4 (1559:1752:1950)(1570:1737:1907))
          (PORT IN7 (1363:1543:1726)(1405:1561:1722))
          (PORT IN8 (1929:2162:2401)(1957:2169:2387))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///AND/    Pos: x96y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1092_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1865:2082:2303)(1917:2132:2351))
          (PORT IN4 (759:860:962)(759:842:927))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x103y93
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1094_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1035:1168:1304)(1046:1168:1295))
          (PORT IN2 (532:611:691)(521:593:666))
          (PORT IN4 (766:857:950)(779:854:931))
          (PORT IN5 (1624:1814:2009)(1714:1911:2111))
          (PORT IN7 (1058:1196:1337)(1059:1178:1300))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x98y89
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1095_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1771:1978:2189)(1835:2036:2241))
          (PORT IN6 (553:631:710)(556:627:699))
          (PORT IN7 (1588:1757:1932)(1645:1806:1968))
          (PORT IN8 (1644:1863:2085)(1704:1914:2126))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x106y81
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1096_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1345:1517:1694)(1371:1525:1681))
          (PORT IN7 (1627:1825:2026)(1641:1811:1987))
          (PORT IN8 (1663:1844:2030)(1692:1857:2026))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x106y82
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1098_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1651:1853:2061)(1717:1908:2104))
          (PORT IN2 (1563:1742:1923)(1587:1751:1919))
          (PORT IN4 (928:1064:1204)(945:1071:1201))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x112y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1099_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1393:1582:1773)(1470:1643:1819))
          (PORT IN2 (1614:1776:1942)(1651:1795:1944))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_ORAND////    Pos: x102y95
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (389:448:508)(380:431:484))
          (PORT IN7 (917:1052:1189)(947:1076:1207))
          (PORT IN8 (1467:1647:1829)(1465:1611:1762))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x101y96
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1388:1555:1726)(1445:1601:1760))
          (PORT IN4 (1513:1667:1826)(1525:1658:1795))
          (PORT IN6 (1610:1797:1987)(1708:1891:2077))
          (PORT IN7 (1054:1193:1335)(1040:1156:1276))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:417:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x92y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1102_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1597:1758:1924)(1633:1781:1933))
          (PORT IN4 (1384:1550:1721)(1416:1567:1722))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x100y89
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (758:863:969)(768:869:972))
          (PORT IN6 (1492:1668:1847)(1546:1707:1874))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1103_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1660:1875:2094)(1743:1937:2136))
          (PORT IN4 (1623:1816:2013)(1691:1872:2058))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x90y108
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (722:825:931)(717:809:902))
          (PORT IN4 (535:622:710)(516:582:650))
          (PORT IN5 (1069:1201:1337)(1082:1204:1328))
          (PORT IN8 (1060:1197:1335)(1099:1236:1376))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x102y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1900:2118:2339)(1976:2170:2369))
          (PORT IN3 (1084:1246:1409)(1114:1262:1415))
          (PORT IN7 (1556:1773:1994)(1597:1798:2001))
          (PORT IN8 (1444:1627:1814)(1441:1604:1770))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x98y95
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1341:1540:1742)(1400:1580:1764))
          (PORT IN3 (1128:1269:1414)(1164:1292:1423))
          (PORT IN4 (1573:1745:1920)(1637:1802:1971))
          (PORT IN7 (929:1036:1147)(922:1026:1132))
          (PORT IN8 (887:1016:1147)(918:1036:1158))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x93y100
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1107_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1707:1863:2025)(1754:1892:2035))
          (PORT IN2 (2188:2413:2642)(2248:2452:2664))
          (PORT IN4 (1961:2177:2398)(2053:2251:2452))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x107y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2228:2500:2777)(2363:2634:2909))
          (PORT IN6 (901:1024:1149)(935:1053:1172))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND////    Pos: x103y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1367:1507:1649)(1412:1538:1666))
          (PORT IN7 (1474:1672:1873)(1571:1770:1976))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x96y87
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1906:2143:2387)(1949:2181:2415))
          (PORT IN3 (1455:1637:1823)(1472:1639:1810))
          (PORT IN4 (1457:1652:1850)(1488:1669:1853))
          (PORT IN7 (1746:1987:2234)(1799:2024:2256))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x107y81
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1937:2191:2451)(2049:2283:2520))
          (PORT IN4 (1474:1663:1856)(1546:1725:1907))
          (PORT IN5 (1575:1744:1916)(1657:1818:1984))
          (PORT IN8 (777:883:991)(810:918:1028))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:414:445))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x106y83
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (406:464:523)(387:436:486))
          (PORT IN4 (880:1015:1152)(879:999:1122))
          (PORT IN5 (1693:1900:2112)(1775:1967:2166))
          (PORT IN8 (1533:1713:1899)(1576:1755:1940))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x85y80
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1113_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (787:894:1005)(792:892:994))
          (PORT IN3 (943:1050:1160)(951:1055:1161))
          (PORT IN6 (1256:1423:1592)(1307:1469:1637))
          (PORT IN8 (732:835:940)(751:853:959))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:409:441))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x80y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1515:1661:1809)(1582:1715:1851))
          (PORT IN8 (1790:1980:2176)(1870:2048:2228))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1114_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1638:1791:1946)(1688:1832:1979))
          (PORT SR (2064:2271:2483)(2156:2342:2531))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CLK OUT (412:425:438)(438:430:467))  // in 9 out 1
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x97y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1552:1741:1933)(1583:1749:1919))
          (PORT IN6 (1573:1745:1920)(1582:1727:1876))
          (PORT IN7 (931:1058:1190)(964:1082:1203))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1115_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1963:2147:2335)(2041:2207:2374))
          (PORT CINY2 (3770:3770:3787)(4097:4114:4157))
          (PORT PINY2 (3752:3778:3821)(4061:4104:4147))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x105y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1138:1285:1435)(1145:1283:1427))
          (PORT IN7 (1590:1751:1917)(1662:1806:1952))
          (PORT IN8 (1511:1698:1890)(1569:1750:1936))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1116_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1348:1484:1624)(1406:1532:1659))
          (PORT CINY2 (5946:5946:5971)(6509:6534:6605))
          (PORT PINY2 (5904:5950:6021)(6425:6496:6567))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x104y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1117_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1301:1461:1624)(1298:1428:1562))
          (PORT IN3 (1753:1949:2149)(1841:2021:2204))
          (PORT IN4 (756:851:948)(747:835:924))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1117_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1193:1308:1426)(1225:1327:1430))
          (PORT CINY2 (5770:5770:5794)(6320:6344:6413))
          (PORT PINY2 (5728:5773:5842)(6236:6305:6374))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x108y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1118_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1865:2084:2307)(1958:2165:2376))
          (PORT IN3 (1760:1966:2177)(1789:1971:2156))
          (PORT IN4 (2044:2274:2511)(2108:2330:2560))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1118_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2949:3246:3546)(3107:3394:3688))
          (PORT CINY2 (5194:5194:5222)(5576:5604:5661))
          (PORT PINY2 (5192:5221:5278)(5572:5629:5686))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x116y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2049:2294:2542)(2146:2383:2624))
          (PORT IN4 (1972:2183:2400)(2064:2260:2463))
          (PORT IN5 (2553:2843:3142)(2647:2931:3223))
          (PORT IN7 (1535:1704:1879)(1577:1735:1896))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1120_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2806:3085:3369)(2947:3208:3474))
          (PORT CINY2 (5962:5962:5998)(6338:6374:6437))
          (PORT PINY2 (5980:6007:6070)(6374:6437:6500))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x117y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (953:1049:1147)(991:1079:1170))
          (PORT IN3 (380:436:494)(370:418:468))
          (PORT IN8 (719:824:933)(729:827:928))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1121_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2706:2922:3146)(2848:3047:3249))
          (PORT CINY2 (4794:4794:4831)(4952:4989:5033))
          (PORT PINY2 (4854:4861:4905)(5072:5116:5160))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x110y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1122_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1992:2246:2507)(2060:2301:2549))
          (PORT IN3 (932:1057:1184)(955:1069:1187))
          (PORT IN4 (711:805:900)(704:789:876))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1122_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3041:3306:3575)(3196:3445:3699))
          (PORT CINY2 (4010:4010:4040)(4154:4184:4221))
          (PORT PINY2 (4056:4063:4100)(4246:4283:4320))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x113y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1214:1369:1526)(1247:1385:1524))
          (PORT IN7 (1078:1230:1384)(1122:1266:1413))
          (PORT IN8 (1564:1744:1930)(1613:1783:1959))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1123_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2851:3126:3406)(2992:3240:3493))
          (PORT CINY2 (4666:4666:4699)(4871:4904:4949))
          (PORT PINY2 (4708:4720:4765)(4955:5000:5045))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x81y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1199:1335:1471)(1225:1343:1464))
          (PORT IN6 (1572:1765:1961)(1575:1753:1934))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1124_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1884:2067:2254)(1959:2118:2280))
          (PORT CINY2 (3450:3450:3451)(3998:3999:4049))
          (PORT PINY2 (3354:3403:3453)(3806:3856:3906))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x81y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1125_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (775:885:997)(771:871:975))
          (PORT IN4 (1183:1354:1528)(1210:1368:1531))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1125_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1791:1948:2107)(1860:1999:2141))
          (PORT CINY2 (3322:3322:3323)(3848:3849:3897))
          (PORT PINY2 (3230:3277:3325)(3664:3712:3760))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x81y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1621:1783:1950)(1643:1781:1921))
          (PORT IN4 (1107:1243:1381)(1170:1295:1424))
          (PORT IN6 (1302:1469:1641)(1365:1523:1684))
          (PORT IN7 (1596:1796:2000)(1661:1852:2047))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1126_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2195:2372:2552)(2286:2443:2603))
          (PORT CINY2 (1978:1978:1979)(2273:2274:2301))
          (PORT PINY2 (1928:1954:1981)(2173:2200:2227))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x85y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1155:1312:1475)(1150:1289:1429))
          (PORT IN4 (1216:1400:1587)(1234:1397:1563))
          (PORT IN5 (1570:1762:1960)(1606:1778:1953))
          (PORT IN6 (1417:1587:1763)(1433:1586:1743))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1127_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2660:2881:3107)(2800:3002:3207))
          (PORT CINY2 (1594:1594:1599)(1754:1759:1777))
          (PORT PINY2 (1578:1591:1609)(1722:1740:1758))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x86y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2018:2231:2450)(2071:2282:2495))
          (PORT IN4 (1623:1839:2060)(1650:1839:2030))
          (PORT IN5 (1850:2047:2251)(1941:2133:2330))
          (PORT IN7 (1202:1363:1529)(1205:1347:1492))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1128_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3381:3658:3943)(3566:3818:4075))
          (PORT CINY2 (1130:1130:1136)(1193:1199:1209))
          (PORT PINY2 (1134:1138:1148)(1201:1211:1221))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x98y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1268:1423:1582)(1311:1456:1605))
          (PORT IN5 (918:1021:1124)(912:1006:1103))
          (PORT IN8 (1345:1513:1686)(1407:1565:1726))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1129_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2888:3140:3401)(2995:3232:3472))
          (PORT CINY2 (2346:2346:2364)(2411:2429:2449))
          (PORT PINY2 (2378:2380:2400)(2475:2495:2515))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x85y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (904:1030:1161)(943:1061:1183))
          (PORT IN4 (572:643:717)(562:623:686))
          (PORT IN8 (1471:1640:1811)(1538:1701:1868))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1130_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3570:3872:4182)(3771:4051:4337))
          (PORT CINY2 (954:954:959)(1004:1009:1017))
          (PORT PINY2 (958:961:969)(1012:1020:1028))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x88y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (779:892:1007)(770:872:976))
          (PORT IN6 (775:873:974)(785:875:966))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1131_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3576:3878:4189)(3781:4060:4344))
          (PORT CINY2 (1418:1418:1426)(1496:1504:1517))
          (PORT PINY2 (1424:1429:1442)(1508:1521:1534))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x112y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1713:1898:2087)(1724:1880:2041))
          (PORT IN7 (1049:1190:1334)(1076:1209:1346))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1132_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1990:2164:2342)(2070:2221:2376))
          (PORT CINY2 (6218:6218:6250)(6707:6739:6809))
          (PORT PINY2 (6206:6244:6314)(6683:6753:6823))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x107y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1133_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2268:2561:2858)(2376:2656:2938))
          (PORT IN3 (978:1104:1232)(1031:1153:1277))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1133_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2043:2274:2512)(2104:2318:2537))
          (PORT CINY2 (5914:5914:5941)(6437:6464:6533))
          (PORT PINY2 (5884:5926:5995)(6377:6446:6515))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x117y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1812:2053:2299)(1884:2120:2360))
          (PORT IN4 (1284:1455:1629)(1325:1472:1623))
          (PORT IN5 (876:993:1112)(858:947:1040))
          (PORT IN8 (379:432:486)(350:391:433))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1134_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2782:3017:3257)(2918:3126:3342))
          (PORT CINY2 (5434:5434:5471)(5702:5739:5793))
          (PORT PINY2 (5474:5491:5545)(5782:5836:5890))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x120y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (940:1073:1208)(958:1083:1210))
          (PORT IN2 (938:1046:1158)(967:1069:1173))
          (PORT IN5 (598:689:780)(591:663:736))
          (PORT IN8 (1267:1397:1530)(1313:1439:1569))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1135_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3125:3392:3665)(3310:3559:3813))
          (PORT CINY2 (5514:5514:5554)(5744:5784:5837))
          (PORT PINY2 (5568:5581:5634)(5852:5905:5958))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x119y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1587:1779:1972)(1641:1825:2013))
          (PORT IN4 (1156:1287:1420)(1164:1275:1391))
          (PORT IN6 (581:665:752)(564:634:705))
          (PORT IN8 (1060:1188:1321)(1071:1194:1321))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1136_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2862:3101:3349)(2999:3215:3435))
          (PORT CINY2 (5018:5018:5057)(5180:5219:5265))
          (PORT PINY2 (5082:5089:5135)(5308:5354:5400))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x112y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (572:652:734)(559:629:699))
          (PORT IN7 (763:868:976)(771:867:966))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1137_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3229:3517:3816)(3405:3687:3974))
          (PORT CINY2 (3914:3914:3946)(4007:4039:4073))
          (PORT PINY2 (3974:3976:4010)(4127:4161:4195))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x108y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1138_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (388:445:504)(385:434:485))
          (PORT IN2 (1401:1571:1747)(1395:1551:1711))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1138_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2531:2753:2983)(2635:2836:3041))
          (PORT CINY2 (3786:3786:3814)(3926:3954:3989))
          (PORT PINY2 (3828:3835:3870)(4010:4045:4080))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x112y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1083:1211:1343)(1104:1225:1350))
          (PORT IN8 (410:472:535)(389:444:500))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1139_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3186:3476:3771)(3333:3601:3876))
          (PORT CINY2 (4234:4234:4266)(4382:4414:4453))
          (PORT PINY2 (4284:4291:4330)(4482:4521:4560))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x120y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1170:1292:1415)(1183:1291:1402))
          (PORT IN4 (1203:1336:1472)(1228:1350:1475))
          (PORT IN5 (789:895:1002)(814:914:1016))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1140_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (5365:5873:6396)(5590:6051:6529))
          (PORT CINY2 (6474:6474:6514)(6869:6909:6977))
          (PORT PINY2 (6498:6526:6594)(6917:6985:7053))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x117y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (375:438:502)(343:390:439))
          (PORT IN6 (1414:1576:1742)(1438:1585:1735))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1141_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2643:2856:3074)(2789:2980:3177))
          (PORT CINY2 (5562:5562:5599)(5852:5889:5945))
          (PORT PINY2 (5598:5617:5673)(5924:5980:6036))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x101y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1142_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (779:890:1004)(768:867:967))
          (PORT IN4 (879:1003:1131)(909:1023:1140))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1142_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1305:1451:1599)(1354:1482:1613))
          (PORT CINY2 (5754:5754:5775)(6353:6374:6445))
          (PORT PINY2 (5696:5746:5817)(6237:6308:6379))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x115y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (723:835:950)(717:811:908))
          (PORT IN3 (930:1053:1178)(963:1079:1197))
          (PORT IN8 (1178:1361:1547)(1206:1372:1542))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1143_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2291:2512:2739)(2403:2598:2799))
          (PORT CINY2 (6618:6618:6653)(7124:7159:7233))
          (PORT PINY2 (6610:6649:6723)(7108:7182:7256))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x106y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (769:875:985)(766:863:961))
          (PORT IN7 (402:462:523)(398:450:502))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1144_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2797:3127:3467)(2969:3295:3626))
          (PORT CINY2 (6250:6250:6276)(6848:6874:6949))
          (PORT PINY2 (6204:6253:6328)(6756:6831:6906))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x120y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1145_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (975:1112:1252)(993:1123:1255))
          (PORT IN3 (1505:1677:1853)(1561:1728:1898))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1145_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2415:2637:2862)(2535:2731:2934))
          (PORT CINY2 (6922:6922:6962)(7394:7434:7509))
          (PORT PINY2 (6932:6967:7042)(7414:7489:7564))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x118y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (374:438:502)(352:399:447))
          (PORT IN3 (1472:1641:1815)(1518:1675:1837))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1146_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2726:2943:3166)(2870:3065:3264))
          (PORT CINY2 (5162:5162:5200)(5366:5404:5453))
          (PORT PINY2 (5216:5227:5276)(5474:5523:5572))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x109y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2130:2358:2590)(2188:2401:2621))
          (PORT IN7 (890:1018:1147)(915:1031:1150))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1147_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2536:2836:3145)(2651:2941:3236))
          (PORT CINY2 (6458:6458:6487)(7040:7069:7145))
          (PORT PINY2 (6422:6469:6545)(6968:7044:7120))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x89y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1148_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (983:1105:1229)(1034:1147:1262))
          (PORT IN4 (886:1013:1142)(917:1029:1143))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1148_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2458:2713:2975)(2613:2863:3120))
          (PORT CINY2 (4410:4410:4419)(4985:4994:5053))
          (PORT PINY2 (4328:4378:4437)(4821:4880:4939))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x81y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (578:663:750)(556:627:701))
          (PORT IN7 (930:1054:1180)(932:1051:1170))
          (PORT IN8 (997:1145:1295)(1005:1136:1271))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1149_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1791:1948:2107)(1860:1999:2141))
          (PORT CINY2 (3322:3322:3323)(3848:3849:3897))
          (PORT PINY2 (3230:3277:3325)(3664:3712:3760))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x84y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1427:1603:1782)(1455:1612:1775))
          (PORT IN6 (543:624:706)(557:636:716))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1150_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2703:2949:3198)(2856:3092:3332))
          (PORT CINY2 (2762:2762:2766)(3140:3144:3181))
          (PORT PINY2 (2704:2737:2774)(3024:3061:3098))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x88y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1151_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (740:840:942)(765:860:958))
          (PORT IN4 (769:879:992)(770:868:969))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1151_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2625:2848:3077)(2732:2926:3122))
          (PORT CINY2 (1994:1994:2002)(2171:2179:2201))
          (PORT PINY2 (1982:1996:2018)(2147:2169:2191))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x90y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (577:647:719)(581:642:704))
          (PORT IN8 (578:657:738)(581:655:731))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1152_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3503:3780:4065)(3705:3956:4211))
          (PORT CINY2 (1578:1578:1588)(1649:1659:1673))
          (PORT PINY2 (1590:1594:1608)(1673:1687:1701))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x104y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1153_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (594:668:744)(589:653:720))
          (PORT IN3 (609:682:757)(598:662:728))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1153_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2214:2393:2578)(2296:2449:2603))
          (PORT CINY2 (3082:3082:3106)(3170:3194:3221))
          (PORT PINY2 (3124:3127:3154)(3254:3281:3308))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x89y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (569:654:740)(550:618:686))
          (PORT IN7 (377:435:494)(354:399:446))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1154_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3676:3977:4286)(3888:4166:4449))
          (PORT CINY2 (1402:1402:1411)(1460:1469:1481))
          (PORT PINY2 (1414:1417:1429)(1484:1496:1508))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x93y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2137:2384:2637)(2205:2442:2685))
          (PORT IN4 (1166:1293:1422)(1194:1311:1431))
          (PORT IN5 (367:422:478)(347:390:435))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1155_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3853:4176:4509)(4071:4365:4664))
          (PORT CINY2 (1978:1978:1991)(2066:2079:2097))
          (PORT PINY2 (1994:1999:2017)(2098:2116:2134))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x111y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1156_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (364:423:483)(338:382:427))
          (PORT IN3 (863:992:1126)(870:984:1103))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1156_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2176:2375:2578)(2269:2448:2632))
          (PORT CINY2 (6042:6042:6073)(6518:6549:6617))
          (PORT PINY2 (6030:6067:6135)(6494:6562:6630))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x110y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1157_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1518:1689:1865)(1586:1739:1895))
          (PORT IN3 (525:603:683)(498:560:624))
          (PORT IN4 (864:970:1079)(860:952:1046))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1157_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1651:1840:2036)(1693:1856:2023))
          (PORT CINY2 (6506:6506:6536)(7079:7109:7185))
          (PORT PINY2 (6474:6520:6596)(7015:7091:7167))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x119y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (808:918:1031)(808:907:1007))
          (PORT IN6 (761:865:970)(767:861:956))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1158_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2629:2844:3062)(2752:2944:3142))
          (PORT CINY2 (5914:5914:5953)(6230:6269:6329))
          (PORT PINY2 (5950:5971:6031)(6302:6362:6422))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x117y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1159_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (551:640:731)(551:625:701))
          (PORT IN4 (902:1026:1153)(906:1018:1133))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1159_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2793:3036:3285)(2928:3146:3368))
          (PORT CINY2 (5178:5178:5215)(5402:5439:5489))
          (PORT PINY2 (5226:5239:5289)(5498:5548:5598))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x120y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (378:433:488)(349:391:435))
          (PORT IN6 (384:439:495)(361:403:446))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1160_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3045:3311:3581)(3187:3430:3677))
          (PORT CINY2 (5194:5194:5234)(5369:5409:5457))
          (PORT PINY2 (5258:5266:5314)(5497:5545:5593))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x111y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1471:1634:1804)(1518:1671:1830))
          (PORT IN2 (876:971:1067)(916:1005:1095))
          (PORT IN3 (1945:2217:2493)(2039:2300:2569))
          (PORT IN6 (764:862:962)(792:884:979))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1161_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3915:4296:4686)(4131:4504:4886))
          (PORT CINY2 (3866:3866:3897)(3968:3999:4033))
          (PORT PINY2 (3922:3925:3959)(4080:4114:4148))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x117y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (753:862:974)(752:851:952))
          (PORT IN2 (779:870:961)(803:888:975))
          (PORT IN3 (527:609:691)(502:567:632))
          (PORT IN5 (4052:4509:4977)(4177:4605:5048))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1162_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2858:3098:3346)(2990:3206:3426))
          (PORT CINY2 (4666:4666:4703)(4802:4839:4881))
          (PORT PINY2 (4730:4735:4777)(4930:4972:5014))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x120y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (900:1010:1122)(883:979:1077))
          (PORT IN2 (373:432:492)(350:396:443))
          (PORT IN4 (1252:1435:1622)(1289:1465:1644))
          (PORT IN6 (1102:1268:1435)(1152:1298:1446))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1163_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2736:2949:3169)(2867:3063:3262))
          (PORT CINY2 (5002:5002:5042)(5144:5184:5229))
          (PORT PINY2 (5072:5077:5122)(5284:5329:5374))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x119y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1164_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (970:1097:1227)(998:1115:1234))
          (PORT IN3 (2003:2246:2492)(2122:2360:2605))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1164_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2469:2692:2921)(2596:2805:3018))
          (PORT CINY2 (6362:6362:6401)(6755:6794:6861))
          (PORT PINY2 (6384:6412:6479)(6799:6866:6933))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x115y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1001:1133:1268)(1012:1135:1260))
          (PORT IN7 (1130:1283:1439)(1196:1345:1497))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1165_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2628:2841:3059)(2764:2952:3147))
          (PORT CINY2 (5210:5210:5245)(5474:5509:5561))
          (PORT PINY2 (5246:5263:5315)(5546:5598:5650))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x108y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4468:4965:5474)(4662:5129:5607))
          (PORT IN2 (3754:4192:4638)(3882:4275:4678))
          (PORT IN4 (2545:2856:3175)(2644:2943:3248))
          (PORT IN6 (1903:2130:2363)(1986:2206:2431))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1166_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1889:2075:2265)(1944:2120:2297))
          (PORT CINY2 (6474:6474:6502)(7076:7104:7181))
          (PORT PINY2 (6432:6481:6558)(6992:7069:7146))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x123y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1167_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1802:2017:2237)(1855:2067:2286))
          (PORT IN4 (733:838:945)(749:845:944))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1167_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2239:2438:2641)(2345:2523:2706))
          (PORT CINY2 (7642:7642:7685)(8186:8229:8313))
          (PORT PINY2 (7646:7687:7771)(8194:8278:8362))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x110y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1577:1767:1961)(1608:1783:1961))
          (PORT IN5 (1080:1214:1349)(1096:1215:1340))
          (PORT IN7 (1007:1137:1269)(1028:1152:1278))
          (PORT IN8 (1200:1336:1476)(1255:1382:1510))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1168_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2475:2764:3060)(2645:2928:3216))
          (PORT CINY2 (6698:6698:6728)(7304:7334:7413))
          (PORT PINY2 (6660:6709:6788)(7228:7307:7386))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x120y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1169_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1351:1503:1661)(1376:1515:1658))
          (PORT IN3 (1270:1432:1596)(1343:1499:1660))
          (PORT IN4 (949:1080:1214)(959:1083:1211))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1169_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2674:2926:3185)(2829:3071:3317))
          (PORT CINY2 (6794:6794:6834)(7244:7284:7357))
          (PORT PINY2 (6808:6841:6914)(7272:7345:7418))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x121y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (697:806:917)(710:805:903))
          (PORT IN8 (1259:1420:1585)(1299:1465:1636))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1170_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2865:3107:3352)(2990:3206:3426))
          (PORT CINY2 (5370:5370:5411)(5558:5599:5649))
          (PORT PINY2 (5434:5443:5493)(5686:5736:5786))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x110y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1981:2218:2457)(2082:2314:2553))
          (PORT IN6 (392:455:519)(382:437:493))
          (PORT IN7 (362:421:480)(340:387:436))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1171_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1651:1840:2036)(1693:1856:2023))
          (PORT CINY2 (6506:6506:6536)(7079:7109:7185))
          (PORT PINY2 (6474:6520:6596)(7015:7091:7167))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x100y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1172_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (384:445:506)(365:419:473))
          (PORT IN4 (1467:1662:1858)(1538:1733:1931))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1172_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2110:2324:2544)(2199:2392:2588))
          (PORT CINY2 (4170:4170:4190)(4514:4534:4581))
          (PORT PINY2 (4156:4183:4230)(4486:4533:4580))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x102y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (908:1040:1176)(942:1064:1190))
          (PORT IN4 (1443:1628:1820)(1492:1677:1866))
          (PORT IN5 (1592:1783:1979)(1634:1821:2014))
          (PORT IN7 (1820:2005:2193)(1930:2100:2274))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1173_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1173:1288:1406)(1208:1310:1414))
          (PORT CINY2 (5674:5674:5696)(6242:6264:6333))
          (PORT PINY2 (5624:5671:5740)(6142:6211:6280))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x97y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (904:1015:1129)(875:964:1055))
          (PORT IN4 (1126:1264:1406)(1140:1274:1411))
          (PORT IN7 (1626:1798:1974)(1711:1871:2034))
          (PORT IN8 (1211:1339:1469)(1223:1335:1451))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1174_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2048:2270:2501)(2119:2324:2533))
          (PORT CINY2 (4922:4922:4939)(5447:5464:5525))
          (PORT PINY2 (4868:4912:4973)(5339:5400:5461))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x113y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1338:1481:1626)(1395:1523:1652))
          (PORT IN4 (378:438:498)(348:393:440))
          (PORT IN6 (1205:1364:1528)(1223:1369:1517))
          (PORT IN7 (1914:2135:2361)(1993:2204:2420))
          (PORT IN8 (1089:1235:1385)(1097:1234:1374))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1175_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2210:2407:2607)(2319:2494:2673))
          (PORT CINY2 (6138:6138:6171)(6596:6629:6697))
          (PORT PINY2 (6134:6169:6237)(6588:6656:6724))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x116y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (711:815:922)(719:815:913))
          (PORT IN8 (846:961:1077)(825:917:1011))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1176_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2394:2586:2783)(2514:2681:2854))
          (PORT CINY2 (5642:5642:5678)(5963:5999:6057))
          (PORT PINY2 (5670:5692:5750)(6019:6077:6135))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x116y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1177_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2722:3004:3295)(2865:3142:3426))
          (PORT IN2 (536:614:694)(532:602:674))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1177_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2525:2717:2917)(2645:2817:2992))
          (PORT CINY2 (4618:4618:4654)(4763:4799:4841))
          (PORT PINY2 (4678:4684:4726)(4883:4925:4967))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x110y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1647:1845:2049)(1667:1841:2023))
          (PORT IN2 (690:798:908)(679:769:861))
          (PORT IN3 (923:1063:1205)(922:1048:1176))
          (PORT IN8 (359:415:472)(339:383:429))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1178_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2878:3118:3366)(3011:3236:3464))
          (PORT CINY2 (3818:3818:3848)(3929:3959:3993))
          (PORT PINY2 (3870:3874:3908)(4033:4067:4101))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x104y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1791:2003:2219)(1826:2021:2220))
          (PORT IN4 (1916:2127:2343)(2009:2210:2417))
          (PORT IN6 (2160:2439:2727)(2239:2505:2777))
          (PORT IN8 (1168:1315:1464)(1188:1323:1462))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1179_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2515:2737:2965)(2655:2865:3078))
          (PORT CINY2 (3658:3658:3682)(3845:3869:3905))
          (PORT PINY2 (3682:3694:3730)(3893:3929:3965))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x85y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1009:1135:1262)(1046:1168:1291))
          (PORT IN6 (734:838:945)(742:840:938))
          (PORT IN8 (578:666:756)(568:646:724))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1180_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2718:3003:3293)(2871:3140:3415))
          (PORT CINY2 (3834:3834:3839)(4379:4384:4437))
          (PORT PINY2 (3748:3796:3849)(4207:4260:4313))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x86y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1181_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (568:654:742)(556:634:713))
          (PORT IN2 (1231:1404:1581)(1301:1475:1652))
          (PORT IN3 (585:670:755)(581:657:733))
          (PORT IN4 (1001:1134:1271)(997:1121:1248))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1181_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1927:2115:2308)(2020:2193:2371))
          (PORT CINY2 (3882:3882:3888)(4418:4424:4477))
          (PORT PINY2 (3800:3847:3900)(4254:4307:4360))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x87y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1408:1593:1781)(1431:1594:1761))
          (PORT IN6 (730:813:898)(717:796:876))
          (PORT IN7 (602:686:772)(601:678:757))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1182_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3285:3606:3932)(3500:3820:4145))
          (PORT CINY2 (3098:3098:3105)(3482:3489:3529))
          (PORT PINY2 (3046:3079:3119)(3378:3418:3458))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x88y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (934:1063:1194)(967:1086:1207))
          (PORT IN7 (1115:1264:1418)(1136:1274:1415))
          (PORT IN8 (776:889:1004)(780:878:978))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1183_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2809:3055:3308)(2937:3159:3383))
          (PORT CINY2 (2058:2058:2066)(2246:2254:2277))
          (PORT PINY2 (2044:2059:2082)(2218:2241:2264))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x90y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (405:465:525)(398:450:503))
          (PORT IN7 (760:868:977)(759:857:958))
          (PORT IN8 (427:484:543)(410:458:508))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1184_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3696:4035:4383)(3900:4204:4513))
          (PORT CINY2 (1642:1642:1652)(1724:1734:1749))
          (PORT PINY2 (1652:1657:1672)(1744:1759:1774))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x105y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1185_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (803:901:1001)(818:909:1002))
          (PORT IN7 (917:1050:1185)(927:1045:1166))
          (PORT IN8 (626:712:799)(632:715:798))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1185_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2478:2661:2847)(2617:2779:2948))
          (PORT CINY2 (3194:3194:3219)(3284:3309:3337))
          (PORT PINY2 (3238:3241:3269)(3372:3400:3428))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x84y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1186_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (965:1088:1214)(969:1088:1209))
          (PORT IN3 (633:715:797)(621:692:764))
          (PORT IN4 (957:1079:1202)(967:1078:1193))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1186_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3544:3854:4172)(3735:4017:4305))
          (PORT CINY2 (842:842:846)(890:894:901))
          (PORT PINY2 (844:847:854)(894:901:908))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x97y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1187_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1120:1251:1382)(1120:1234:1350))
          (PORT IN8 (733:831:931)(740:827:917))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1187_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3555:3885:4226)(3731:4049:4372))
          (PORT CINY2 (2554:2554:2571)(2672:2689:2713))
          (PORT PINY2 (2574:2581:2605)(2712:2736:2760))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x111y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1188_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (704:811:920)(707:799:891))
          (PORT IN3 (741:854:968)(738:833:928))
          (PORT IN4 (1037:1178:1322)(1035:1163:1294))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1188_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1954:2151:2355)(2001:2178:2357))
          (PORT CINY2 (6426:6426:6457)(6968:6999:7073))
          (PORT PINY2 (6402:6445:6519)(6920:6994:7068))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x105y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1698:1918:2140)(1745:1942:2141))
          (PORT IN6 (1534:1758:1987)(1576:1786:2004))
          (PORT IN7 (774:874:975)(795:887:981))
          (PORT IN8 (722:834:948)(722:825:930))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1189_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2405:2685:2972)(2490:2758:3031))
          (PORT CINY2 (5562:5562:5587)(6059:6084:6149))
          (PORT PINY2 (5532:5572:5637)(5999:6064:6129))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x120y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1190_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1194:1353:1516)(1237:1392:1549))
          (PORT IN2 (1132:1283:1436)(1186:1334:1485))
          (PORT IN4 (1072:1213:1356)(1084:1220:1360))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1190_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2443:2633:2826)(2553:2717:2886))
          (PORT CINY2 (6090:6090:6130)(6419:6459:6521))
          (PORT PINY2 (6126:6148:6210)(6491:6553:6615))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x117y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1212:1361:1514)(1217:1348:1480))
          (PORT IN7 (731:843:958)(752:854:958))
          (PORT IN8 (1078:1225:1375)(1106:1245:1388))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1191_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2793:3036:3285)(2928:3146:3368))
          (PORT CINY2 (5178:5178:5215)(5402:5439:5489))
          (PORT PINY2 (5226:5239:5289)(5498:5548:5598))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x119y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (363:422:482)(340:388:437))
          (PORT IN6 (753:850:948)(759:846:935))
          (PORT IN7 (1022:1153:1288)(1018:1133:1251))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1192_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2759:2977:3199)(2886:3081:3279))
          (PORT CINY2 (5146:5146:5185)(5330:5369:5417))
          (PORT PINY2 (5206:5215:5263)(5450:5498:5546))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x112y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1193_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (789:896:1004)(810:915:1022))
          (PORT IN2 (416:472:528)(399:447:495))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1193_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3229:3517:3816)(3405:3687:3974))
          (PORT CINY2 (3914:3914:3946)(4007:4039:4073))
          (PORT PINY2 (3974:3976:4010)(4127:4161:4195))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x115y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1474:1663:1856)(1541:1727:1916))
          (PORT IN8 (941:1060:1183)(968:1088:1208))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1194_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3204:3489:3781)(3365:3631:3904))
          (PORT CINY2 (4570:4570:4605)(4724:4759:4801))
          (PORT PINY2 (4626:4633:4675)(4836:4878:4920))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x115y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1195_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (758:855:955)(775:863:952))
          (PORT IN4 (1736:1931:2131)(1789:1975:2166))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1195_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3204:3489:3781)(3365:3631:3904))
          (PORT CINY2 (4570:4570:4605)(4724:4759:4801))
          (PORT PINY2 (4626:4633:4675)(4836:4878:4920))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x118y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1196_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (915:1043:1171)(957:1076:1199))
          (PORT IN2 (569:648:728)(568:638:710))
          (PORT IN3 (2268:2534:2804)(2340:2591:2849))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1196_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2490:2704:2924)(2570:2759:2953))
          (PORT CINY2 (6058:6058:6096)(6416:6454:6517))
          (PORT PINY2 (6084:6109:6172)(6468:6531:6594))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x117y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1197_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1119:1255:1395)(1144:1272:1404))
          (PORT IN3 (814:926:1041)(840:949:1062))
          (PORT IN4 (911:1035:1162)(913:1025:1139))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1197_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2977:3239:3506)(3125:3362:3609))
          (PORT CINY2 (5370:5370:5407)(5627:5664:5717))
          (PORT PINY2 (5412:5428:5481)(5711:5764:5817))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x105y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (714:824:936)(723:818:916))
          (PORT IN8 (2080:2353:2632)(2171:2445:2723))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1198_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1715:1883:2057)(1758:1907:2058))
          (PORT CINY2 (6138:6138:6163)(6734:6759:6833))
          (PORT PINY2 (6090:6139:6213)(6638:6712:6786))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x111y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1121:1274:1429)(1118:1263:1411))
          (PORT IN7 (559:633:709)(549:609:669))
          (PORT IN8 (1249:1416:1586)(1266:1420:1577))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1199_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2176:2375:2578)(2269:2448:2632))
          (PORT CINY2 (6042:6042:6073)(6518:6549:6617))
          (PORT PINY2 (6030:6067:6135)(6494:6562:6630))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x107y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1200_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1214:1384:1558)(1291:1457:1625))
          (PORT IN4 (606:689:773)(607:683:760))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1200_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1665:1853:2047)(1731:1901:2075))
          (PORT CINY2 (6234:6234:6261)(6812:6839:6913))
          (PORT PINY2 (6194:6241:6315)(6732:6806:6880))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x118y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1201_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1319:1506:1695)(1363:1546:1731))
          (PORT IN2 (547:617:689)(538:599:661))
          (PORT IN3 (1127:1250:1376)(1140:1251:1365))
          (PORT IN4 (1051:1190:1332)(1040:1161:1283))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1201_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2402:2623:2848)(2513:2709:2913))
          (PORT CINY2 (6570:6570:6608)(7016:7054:7125))
          (PORT PINY2 (6580:6613:6684)(7036:7107:7178))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x117y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1046:1179:1317)(1056:1180:1305))
          (PORT IN7 (865:977:1091)(851:945:1042))
          (PORT IN8 (562:643:726)(580:657:735))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1202_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3042:3305:3575)(3187:3428:3677))
          (PORT CINY2 (4858:4858:4895)(5027:5064:5109))
          (PORT PINY2 (4916:4924:4969)(5143:5188:5233))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x109y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1203_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1798:2011:2226)(1877:2082:2293))
          (PORT IN6 (558:643:729)(559:640:722))
          (PORT IN7 (387:452:518)(356:404:453))
          (PORT IN8 (1065:1197:1334)(1092:1220:1351))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1203_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1826:2039:2259)(1884:2074:2268))
          (PORT CINY2 (6330:6330:6359)(6890:6919:6993))
          (PORT PINY2 (6298:6343:6417)(6826:6900:6974))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x98y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1204_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1232:1409:1590)(1256:1427:1600))
          (PORT IN2 (584:666:751)(576:649:723))
          (PORT IN4 (910:1024:1139)(904:1004:1108))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1204_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2143:2351:2563)(2247:2440:2635))
          (PORT CINY2 (3946:3946:3964)(4286:4304:4349))
          (PORT PINY2 (3928:3955:4000)(4250:4295:4340))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x99y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1205_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (783:896:1010)(773:867:965))
          (PORT IN8 (541:633:727)(525:604:685))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1205_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2730:3060:3401)(2858:3171:3491))
          (PORT CINY2 (5338:5338:5357)(5900:5919:5985))
          (PORT PINY2 (5282:5329:5395)(5788:5854:5920))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x101y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1206_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1009:1135:1264)(1038:1160:1286))
          (PORT IN2 (1148:1294:1442)(1139:1264:1392))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1206_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1353:1495:1641)(1400:1531:1664))
          (PORT CINY2 (5306:5306:5327)(5828:5849:5913))
          (PORT PINY2 (5262:5305:5369)(5740:5804:5868))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x117y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1207_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1190:1333:1479)(1181:1314:1450))
          (PORT IN8 (1085:1237:1391)(1118:1257:1399))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1207_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2588:2834:3085)(2712:2936:3169))
          (PORT CINY2 (6394:6394:6431)(6827:6864:6933))
          (PORT PINY2 (6404:6436:6505)(6847:6916:6985))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x119y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1208_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1210:1366:1525)(1242:1394:1547))
          (PORT IN3 (1130:1277:1428)(1184:1327:1473))
          (PORT IN4 (1658:1852:2053)(1668:1853:2044))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1208_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2533:2757:2985)(2654:2862:3074))
          (PORT CINY2 (6106:6106:6145)(6455:6494:6557))
          (PORT PINY2 (6136:6160:6223)(6515:6578:6641))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x114y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1209_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (613:697:782)(606:685:765))
          (PORT IN2 (1303:1483:1669)(1367:1541:1716))
          (PORT IN3 (1422:1607:1794)(1436:1600:1767))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1209_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3092:3360:3638)(3252:3510:3772))
          (PORT CINY2 (4202:4202:4236)(4310:4344:4381))
          (PORT PINY2 (4264:4267:4304)(4434:4471:4508))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x101y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1210_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1186:1323:1464)(1209:1344:1482))
          (PORT IN3 (1376:1537:1701)(1411:1563:1718))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1210_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2341:2520:2707)(2406:2561:2717))
          (PORT CINY2 (2874:2874:2895)(2978:2999:3025))
          (PORT PINY2 (2906:2911:2937)(3042:3068:3094))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x110y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1211_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1804:2000:2200)(1857:2039:2226))
          (PORT IN8 (749:845:944)(762:849:939))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1211_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3041:3306:3575)(3196:3445:3699))
          (PORT CINY2 (4010:4010:4040)(4154:4184:4221))
          (PORT PINY2 (4056:4063:4100)(4246:4283:4320))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x88y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1212_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (889:1001:1115)(873:967:1063))
          (PORT IN2 (1158:1305:1455)(1228:1370:1515))
          (PORT IN3 (1274:1454:1638)(1297:1463:1634))
          (PORT IN4 (777:872:970)(793:878:964))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1212_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1871:2053:2243)(1948:2116:2287))
          (PORT CINY2 (3978:3978:3986)(4496:4504:4557))
          (PORT PINY2 (3904:3949:4002)(4348:4401:4454))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x82y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1213_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (389:446:505)(357:401:446))
          (PORT IN4 (921:1050:1181)(962:1086:1213))
          (PORT IN5 (373:433:495)(344:393:443))
          (PORT IN6 (795:894:994)(798:886:975))
          (PORT IN7 (734:839:947)(733:831:932))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1213_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1972:2153:2337)(2065:2231:2400))
          (PORT CINY2 (3434:3434:3436)(3962:3964:4013))
          (PORT PINY2 (3344:3391:3440)(3782:3831:3880))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x88y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1407:1605:1807)(1403:1566:1734))
          (PORT IN6 (908:1044:1183)(928:1048:1170))
          (PORT IN7 (933:1061:1192)(964:1092:1221))
          (PORT IN8 (914:1034:1155)(945:1064:1184))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1214_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2236:2441:2652)(2319:2497:2677))
          (PORT CINY2 (3018:3018:3026)(3371:3379:3417))
          (PORT PINY2 (2974:3004:3042)(3283:3321:3359))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x89y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1215_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1592:1764:1939)(1660:1831:2007))
          (PORT IN6 (1317:1465:1615)(1332:1460:1592))
          (PORT IN7 (382:437:493)(372:420:469))
          (PORT IN8 (1058:1186:1316)(1054:1167:1282))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1215_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2580:2798:3018)(2702:2894:3092))
          (PORT CINY2 (2298:2298:2307)(2510:2519:2545))
          (PORT PINY2 (2282:2299:2325)(2478:2504:2530))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x92y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1216_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (920:1033:1149)(933:1040:1150))
          (PORT IN6 (742:844:947)(776:879:983))
          (PORT IN7 (1382:1549:1722)(1466:1622:1783))
          (PORT IN8 (530:613:697)(523:595:669))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1216_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2881:3119:3367)(3033:3257:3484))
          (PORT CINY2 (2058:2058:2070)(2177:2189:2209))
          (PORT PINY2 (2066:2074:2094)(2193:2213:2233))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x101y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1217_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (905:1005:1106)(919:1011:1105))
          (PORT IN2 (773:871:972)(803:894:988))
          (PORT IN3 (605:690:776)(611:690:770))
          (PORT IN4 (858:965:1073)(880:979:1080))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1217_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2730:2977:3232)(2835:3059:3285))
          (PORT CINY2 (2810:2810:2831)(2903:2924:2949))
          (PORT PINY2 (2844:2848:2873)(2971:2996:3021))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x95y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (588:664:742)(578:641:704))
          (PORT IN6 (910:1042:1177)(911:1026:1143))
          (PORT IN7 (947:1065:1186)(979:1094:1210))
          (PORT IN8 (1484:1644:1809)(1541:1700:1865))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1218_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2703:2931:3168)(2781:2984:3191))
          (PORT CINY2 (2138:2138:2153)(2219:2234:2253))
          (PORT PINY2 (2160:2164:2183)(2263:2282:2301))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x99y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1219_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1289:1459:1630)(1295:1444:1595))
          (PORT IN6 (1057:1171:1287)(1076:1185:1296))
          (PORT IN8 (1142:1292:1444)(1181:1316:1454))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1219_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2555:2776:3004)(2679:2894:3112))
          (PORT CINY2 (2586:2586:2605)(2675:2694:2717))
          (PORT PINY2 (2616:2620:2643)(2735:2758:2781))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x105y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1220_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1725:1927:2136)(1777:1965:2158))
          (PORT IN2 (1176:1352:1533)(1171:1331:1494))
          (PORT IN3 (908:1021:1138)(930:1031:1134))
          (PORT IN4 (1796:2010:2228)(1845:2057:2272))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1220_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2405:2685:2972)(2490:2758:3031))
          (PORT CINY2 (5562:5562:5587)(6059:6084:6149))
          (PORT PINY2 (5532:5572:5637)(5999:6064:6129))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x106y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1221_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2069:2337:2609)(2155:2408:2663))
          (PORT IN2 (935:1087:1242)(948:1076:1206))
          (PORT IN3 (607:683:760)(621:687:754))
          (PORT IN7 (594:669:745)(603:668:734))
          (PORT IN8 (557:646:737)(545:622:701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1221_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2231:2487:2750)(2307:2549:2796))
          (PORT CINY2 (5738:5738:5764)(6248:6274:6341))
          (PORT PINY2 (5708:5749:5816)(6188:6255:6322))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x118y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1222_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (805:921:1039)(814:915:1019))
          (PORT IN6 (576:651:728)(566:631:698))
          (PORT IN7 (569:647:726)(562:628:695))
          (PORT IN8 (376:438:501)(368:423:479))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1222_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3172:3462:3757)(3347:3614:3890))
          (PORT CINY2 (5802:5802:5840)(6116:6154:6213))
          (PORT PINY2 (5836:5857:5916)(6184:6243:6302))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x119y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1223_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1307:1475:1648)(1343:1512:1682))
          (PORT IN2 (1410:1600:1793)(1413:1584:1759))
          (PORT IN3 (1308:1461:1618)(1340:1487:1636))
          (PORT IN4 (726:834:944)(713:799:888))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1223_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2629:2844:3062)(2752:2944:3142))
          (PORT CINY2 (5914:5914:5953)(6230:6269:6329))
          (PORT PINY2 (5950:5971:6031)(6302:6362:6422))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x117y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1224_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1116:1273:1432)(1149:1301:1459))
          (PORT IN2 (1234:1393:1556)(1236:1378:1523))
          (PORT IN3 (1152:1297:1445)(1177:1320:1467))
          (PORT IN4 (1170:1318:1469)(1214:1366:1521))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1224_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2525:2717:2914)(2641:2808:2979))
          (PORT CINY2 (4986:4986:5023)(5177:5214:5261))
          (PORT PINY2 (5040:5050:5097)(5285:5332:5379))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x111y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1225_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (753:855:957)(766:860:955))
          (PORT IN2 (560:644:728)(549:620:692))
          (PORT IN3 (604:694:787)(597:673:749))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1225_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2510:2733:2964)(2594:2788:2986))
          (PORT CINY2 (4058:4058:4089)(4193:4224:4261))
          (PORT PINY2 (4108:4114:4151)(4293:4330:4367))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x111y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1226_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (394:449:506)(380:428:477))
          (PORT IN6 (1597:1806:2020)(1695:1898:2106))
          (PORT IN8 (571:655:741)(576:655:736))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1226_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2693:2911:3133)(2813:3008:3206))
          (PORT CINY2 (4250:4250:4281)(4418:4449:4489))
          (PORT PINY2 (4294:4303:4343)(4506:4546:4586))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x113y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (758:842:928)(761:840:922))
          (PORT IN6 (392:453:514)(382:437:492))
          (PORT IN8 (1699:1921:2149)(1793:2013:2238))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1227_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2496:2686:2880)(2603:2770:2941))
          (PORT CINY2 (4538:4538:4571)(4721:4754:4797))
          (PORT PINY2 (4584:4594:4637)(4813:4856:4899))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x120y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1228_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1784:1995:2212)(1854:2060:2272))
          (PORT IN2 (1563:1782:2005)(1616:1829:2043))
          (PORT IN3 (2300:2563:2830)(2369:2609:2857))
          (PORT IN4 (1907:2155:2406)(2003:2251:2506))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1228_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4554:4997:5452)(4749:5153:5571))
          (PORT CINY2 (6346:6346:6386)(6719:6759:6825))
          (PORT PINY2 (6374:6400:6466)(6775:6841:6907))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x114y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1727:1953:2185)(1785:2010:2236))
          (PORT IN6 (565:648:731)(553:624:695))
          (PORT IN7 (1122:1282:1444)(1163:1306:1453))
          (PORT IN8 (923:1029:1138)(960:1068:1179))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1229_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2611:2824:3039)(2747:2937:3134))
          (PORT CINY2 (5226:5226:5260)(5510:5544:5597))
          (PORT PINY2 (5256:5275:5328)(5570:5623:5676))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x105y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1230_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (581:676:773)(578:658:739))
          (PORT IN7 (771:872:975)(783:880:979))
          (PORT IN8 (1391:1576:1764)(1416:1587:1762))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1230_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1335:1473:1615)(1398:1525:1654))
          (PORT CINY2 (6010:6010:6035)(6584:6609:6681))
          (PORT PINY2 (5966:6013:6085)(6496:6568:6640))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x115y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1231_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (906:1018:1131)(900:997:1097))
          (PORT IN2 (385:444:504)(377:427:478))
          (PORT IN3 (585:670:756)(593:672:753))
          (PORT IN4 (2027:2310:2600)(2093:2369:2651))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1231_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2574:2818:3066)(2724:2954:3189))
          (PORT CINY2 (6490:6490:6525)(6974:7009:7081))
          (PORT PINY2 (6486:6523:6595)(6966:7038:7110))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x109y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1232_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (884:1013:1144)(893:1014:1136))
          (PORT IN2 (1020:1155:1295)(1019:1138:1259))
          (PORT IN4 (372:433:494)(367:419:473))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1232_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2536:2836:3145)(2651:2941:3236))
          (PORT CINY2 (6458:6458:6487)(7040:7069:7145))
          (PORT PINY2 (6422:6469:6545)(6968:7044:7120))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x120y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1233_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1526:1693:1864)(1556:1712:1871))
          (PORT IN3 (881:1009:1139)(909:1030:1153))
          (PORT IN4 (560:640:721)(568:639:713))
          (PORT IN6 (1050:1192:1338)(1102:1242:1386))
          (PORT IN7 (1368:1546:1730)(1401:1563:1729))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1233_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2434:2660:2892)(2547:2750:2958))
          (PORT CINY2 (6666:6666:6706)(7094:7134:7205))
          (PORT PINY2 (6684:6715:6786)(7130:7201:7272))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x117y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (969:1094:1221)(1012:1133:1257))
          (PORT IN6 (704:814:925)(713:808:905))
          (PORT IN7 (552:633:716)(535:604:675))
          (PORT IN8 (396:454:513)(382:432:482))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1234_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2708:2922:3143)(2851:3046:3245))
          (PORT CINY2 (5050:5050:5087)(5252:5289:5337))
          (PORT PINY2 (5102:5113:5161)(5356:5404:5452))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x110y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1578:1771:1968)(1653:1841:2032))
          (PORT IN2 (1229:1384:1545)(1270:1418:1572))
          (PORT IN3 (1232:1409:1589)(1286:1463:1644))
          (PORT IN4 (1409:1569:1735)(1428:1581:1737))
          (PORT IN7 (1276:1433:1594)(1281:1423:1566))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1235_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2258:2514:2778)(2348:2590:2837))
          (PORT CINY2 (6442:6442:6472)(7004:7034:7109))
          (PORT PINY2 (6412:6457:6532)(6944:7019:7094))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x98y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1236_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (414:474:534)(404:456:510))
          (PORT IN2 (1106:1258:1414)(1125:1269:1416))
          (PORT IN3 (954:1089:1225)(978:1105:1236))
          (PORT IN4 (1147:1281:1419)(1168:1297:1428))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1236_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2055:2264:2479)(2138:2329:2522))
          (PORT CINY2 (4074:4074:4092)(4436:4454:4501))
          (PORT PINY2 (4052:4081:4128)(4392:4439:4486))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x102y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (898:999:1104)(895:987:1083))
          (PORT IN6 (1258:1438:1619)(1269:1427:1586))
          (PORT IN8 (373:433:494)(364:418:472))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1237_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1308:1451:1598)(1358:1486:1616))
          (PORT CINY2 (5610:5610:5632)(6167:6189:6257))
          (PORT PINY2 (5562:5608:5676)(6071:6139:6207))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x101y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1238_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (955:1076:1197)(957:1066:1178))
          (PORT IN6 (892:1023:1157)(914:1040:1170))
          (PORT IN7 (738:841:945)(754:854:955))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1238_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1483:1650:1821)(1549:1704:1861))
          (PORT CINY2 (5434:5434:5455)(5978:5999:6065))
          (PORT PINY2 (5386:5431:5497)(5882:5948:6014))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x109y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1397:1559:1723)(1402:1546:1693))
          (PORT IN7 (367:419:473)(338:379:422))
          (PORT IN8 (1288:1467:1648)(1339:1505:1675))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1239_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2092:2290:2494)(2195:2380:2568))
          (PORT CINY2 (5434:5434:5463)(5840:5869:5929))
          (PORT PINY2 (5430:5461:5521)(5832:5892:5952))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x117y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1240_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3317:3664:4018)(3467:3781:4105))
          (PORT IN6 (728:839:952)(748:849:951))
          (PORT IN7 (584:654:727)(592:652:715))
          (PORT IN8 (2030:2257:2490)(2038:2245:2458))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1240_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2487:2697:2914)(2567:2754:2946))
          (PORT CINY2 (5946:5946:5983)(6302:6339:6401))
          (PORT PINY2 (5970:5995:6057)(6350:6412:6474))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x110y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1603:1792:1987)(1723:1911:2101))
          (PORT IN6 (1679:1905:2136)(1767:1972:2182))
          (PORT IN7 (1792:2054:2324)(1834:2070:2312))
          (PORT IN8 (1482:1660:1843)(1557:1732:1913))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1241_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2574:2789:3009)(2706:2900:3098))
          (PORT CINY2 (4266:4266:4296)(4454:4484:4525))
          (PORT PINY2 (4304:4315:4356)(4530:4571:4612))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x107y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1242_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1875:2101:2334)(1954:2174:2399))
          (PORT IN2 (739:844:951)(775:878:983))
          (PORT IN3 (1399:1582:1769)(1450:1631:1816))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1242_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2714:2957:3209)(2864:3090:3321))
          (PORT CINY2 (3674:3674:3701)(3812:3839:3873))
          (PORT PINY2 (3714:3721:3755)(3892:3926:3960))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x112y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3338:3700:4072)(3476:3827:4188))
          (PORT IN7 (709:815:923)(678:765:854))
          (PORT IN8 (1731:1935:2147)(1763:1959:2158))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1243_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2920:3185:3457)(3067:3309:3555))
          (PORT CINY2 (4554:4554:4586)(4757:4789:4833))
          (PORT PINY2 (4594:4606:4650)(4837:4881:4925))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x83y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1244_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1526:1689:1854)(1547:1689:1837))
          (PORT IN5 (1110:1257:1408)(1116:1254:1394))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1244_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2155:2360:2568)(2268:2461:2657))
          (PORT CINY2 (3610:3610:3613)(4151:4154:4205))
          (PORT PINY2 (3520:3568:3619)(3971:4022:4073))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x83y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1245_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (569:651:735)(559:631:704))
          (PORT IN4 (774:890:1008)(798:909:1020))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1245_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2081:2292:2510)(2182:2383:2589))
          (PORT CINY2 (3354:3354:3357)(3851:3854:3901))
          (PORT PINY2 (3272:3316:3363)(3687:3734:3781))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x82y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1246_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1428:1589:1754)(1489:1643:1801))
          (PORT IN4 (1872:2122:2378)(1922:2158:2398))
          (PORT IN5 (2508:2800:3098)(2607:2882:3159))
          (PORT IN8 (779:886:995)(800:905:1012))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1246_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2180:2360:2544)(2270:2427:2588))
          (PORT CINY2 (2090:2090:2092)(2387:2389:2417))
          (PORT PINY2 (2042:2068:2096)(2291:2319:2347))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x85y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1247_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1363:1560:1762)(1349:1505:1665))
          (PORT IN3 (1246:1408:1573)(1282:1426:1574))
          (PORT IN4 (1166:1341:1519)(1172:1324:1479))
          (PORT IN5 (584:670:757)(570:642:714))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1247_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2834:3078:3329)(2977:3199:3423))
          (PORT CINY2 (1722:1722:1727)(1904:1909:1929))
          (PORT PINY2 (1702:1717:1737)(1864:1884:1904))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x87y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1834:2023:2216)(1872:2058:2245))
          (PORT IN3 (1205:1367:1534)(1209:1351:1495))
          (PORT IN4 (1807:2046:2290)(1854:2069:2287))
          (PORT IN6 (764:870:979)(758:855:953))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1248_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3571:3872:4182)(3775:4055:4341))
          (PORT CINY2 (1306:1306:1313)(1382:1389:1401))
          (PORT PINY2 (1310:1315:1327)(1390:1402:1414))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x95y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1018:1146:1276)(1039:1155:1275))
          (PORT IN4 (1035:1155:1280)(1059:1166:1277))
          (PORT IN6 (1195:1328:1464)(1231:1361:1495))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1249_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2878:3130:3389)(2971:3200:3433))
          (PORT CINY2 (2074:2074:2089)(2144:2159:2177))
          (PORT PINY2 (2098:2101:2119)(2192:2210:2228))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x87y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1250_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (904:1030:1158)(921:1036:1154))
          (PORT IN3 (818:916:1015)(847:936:1028))
          (PORT IN4 (1392:1561:1736)(1485:1650:1817))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1250_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3681:4014:4356)(3873:4171:4474))
          (PORT CINY2 (1178:1178:1185)(1232:1239:1249))
          (PORT PINY2 (1186:1189:1199)(1248:1258:1268))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x90y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1774:1966:2163)(1819:1999:2184))
          (PORT IN7 (413:470:528)(395:444:493))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1251_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2517:2709:2909)(2627:2798:2971))
          (PORT CINY2 (1706:1706:1716)(1799:1809:1825))
          (PORT PINY2 (1714:1720:1736)(1815:1831:1847))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x120y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (551:629:708)(550:623:697))
          (PORT IN3 (1307:1463:1623)(1356:1503:1652))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1252_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2122:2298:2476)(2214:2364:2518))
          (PORT CINY2 (6858:6858:6898)(7319:7359:7433))
          (PORT PINY2 (6870:6904:6978)(7343:7417:7491))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x108y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1253_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2403:2722:3044)(2529:2833:3144))
          (PORT IN4 (354:407:461)(337:379:422))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1253_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2159:2417:2684)(2200:2429:2665))
          (PORT CINY2 (6026:6026:6054)(6551:6579:6649))
          (PORT PINY2 (5998:6040:6110)(6495:6565:6635))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x119y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (783:891:999)(789:894:1000))
          (PORT IN3 (750:862:978)(752:851:953))
          (PORT IN4 (1117:1255:1396)(1160:1284:1412))
          (PORT IN5 (1674:1887:2103)(1745:1957:2175))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1254_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2694:2911:3130)(2824:3015:3211))
          (PORT CINY2 (5658:5658:5697)(5930:5969:6025))
          (PORT PINY2 (5702:5719:5775)(6018:6074:6130))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x120y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1270:1421:1572)(1325:1471:1618))
          (PORT IN2 (710:818:928)(704:797:892))
          (PORT IN3 (584:661:739)(565:627:691))
          (PORT IN8 (1316:1445:1577)(1379:1503:1632))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1255_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2576:2769:2966)(2689:2856:3026))
          (PORT CINY2 (5322:5322:5362)(5519:5559:5609))
          (PORT PINY2 (5382:5392:5442)(5639:5689:5739))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x120y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1256_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1127:1253:1381)(1173:1298:1424))
          (PORT IN2 (560:643:727)(553:629:707))
          (PORT IN3 (1050:1184:1320)(1056:1175:1297))
          (PORT IN4 (1267:1430:1596)(1309:1465:1625))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1256_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2888:3129:3378)(3022:3239:3461))
          (PORT CINY2 (5130:5130:5170)(5294:5334:5381))
          (PORT PINY2 (5196:5203:5250)(5426:5473:5520))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x114y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1257_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1555:1760:1969)(1573:1761:1951))
          (PORT IN7 (1043:1186:1334)(1099:1239:1381))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1257_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3092:3360:3638)(3252:3510:3772))
          (PORT CINY2 (4202:4202:4236)(4310:4344:4381))
          (PORT PINY2 (4264:4267:4304)(4434:4471:4508))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x109y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1258_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (400:454:509)(388:435:483))
          (PORT IN4 (724:830:938)(730:828:927))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1258_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2669:2915:3170)(2772:2992:3216))
          (PORT CINY2 (3770:3770:3799)(3890:3919:3953))
          (PORT PINY2 (3818:3823:3857)(3986:4020:4054))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x113y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1096:1224:1357)(1105:1222:1344))
          (PORT IN7 (1419:1620:1826)(1460:1651:1848))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1259_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2490:2679:2875)(2600:2769:2940))
          (PORT CINY2 (4282:4282:4315)(4421:4454:4493))
          (PORT PINY2 (4336:4342:4381)(4529:4568:4607))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x116y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (802:903:1006)(804:887:973))
          (PORT IN4 (1683:1895:2110)(1757:1962:2171))
          (PORT IN6 (1487:1686:1887)(1561:1749:1942))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1260_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3069:3349:3635)(3262:3529:3802))
          (PORT CINY2 (5898:5898:5934)(6263:6299:6361))
          (PORT PINY2 (5918:5944:6006)(6303:6365:6427))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x116y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1261_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1786:1991:2201)(1851:2049:2252))
          (PORT IN4 (737:831:928)(750:838:928))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1261_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2460:2655:2856)(2583:2757:2934))
          (PORT CINY2 (5130:5130:5166)(5363:5399:5449))
          (PORT PINY2 (5174:5188:5238)(5451:5501:5551))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x100y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1262_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1096:1247:1403)(1133:1268:1406))
          (PORT IN2 (1116:1264:1416)(1125:1264:1406))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1262_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2332:2617:2911)(2466:2737:3013))
          (PORT CINY2 (5642:5642:5662)(6239:6259:6329))
          (PORT PINY2 (5582:5632:5702)(6119:6189:6259))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x114y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (900:1037:1177)(907:1028:1153))
          (PORT IN4 (1533:1763:1996)(1596:1817:2042))
          (PORT IN5 (1101:1227:1355)(1111:1220:1332))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1263_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2112:2310:2513)(2202:2371:2545))
          (PORT CINY2 (6442:6442:6476)(6935:6969:7041))
          (PORT PINY2 (6434:6472:6544)(6919:6991:7063))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x103y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1264_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (589:668:750)(593:669:746))
          (PORT IN6 (871:1002:1136)(887:1010:1138))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1264_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (969:1059:1151)(990:1060:1133))
          (PORT CINY2 (5914:5914:5937)(6506:6529:6601))
          (PORT PINY2 (5862:5911:5983)(6402:6474:6546))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x119y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1265_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1027:1157:1289)(1038:1158:1282))
          (PORT IN3 (971:1094:1220)(1014:1135:1261))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1265_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2240:2439:2641)(2339:2518:2702))
          (PORT CINY2 (6938:6938:6977)(7430:7469:7545))
          (PORT PINY2 (6942:6979:7055)(7438:7514:7590))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x119y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1266:1411:1562)(1300:1427:1560))
          (PORT IN4 (1090:1236:1386)(1134:1275:1419))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1266_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2695:2913:3135)(2821:3020:3222))
          (PORT CINY2 (5402:5402:5441)(5630:5669:5721))
          (PORT PINY2 (5454:5467:5519)(5734:5786:5838))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x113y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1273:1439:1607)(1344:1507:1675))
          (PORT IN8 (897:1019:1145)(945:1069:1195))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1267_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2144:2343:2545)(2249:2427:2608))
          (PORT CINY2 (6650:6650:6683)(7196:7229:7305))
          (PORT PINY2 (6630:6673:6749)(7156:7232:7308))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x90y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1268_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (562:640:720)(557:627:698))
          (PORT IN4 (1596:1763:1934)(1682:1842:2007))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1268_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3272:3612:3960)(3496:3833:4177))
          (PORT CINY2 (4138:4138:4148)(4649:4659:4713))
          (PORT PINY2 (4070:4114:4168)(4513:4567:4621))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x97y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1269_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1239:1387:1540)(1286:1432:1582))
          (PORT IN8 (380:437:496)(352:399:446))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1269_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3980:4412:4852)(4320:4765:5222))
          (PORT CINY2 (5242:5242:5259)(5822:5839:5905))
          (PORT PINY2 (5178:5227:5293)(5694:5760:5826))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x89y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1270_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1517:1676:1838)(1560:1705:1853))
          (PORT IN3 (728:824:921)(752:840:931))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1270_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3687:4082:4486)(3960:4349:4745))
          (PORT CINY2 (4282:4282:4291)(4835:4844:4901))
          (PORT PINY2 (4204:4252:4309)(4679:4736:4793))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x108y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1222:1363:1507)(1274:1403:1535))
          (PORT IN4 (633:712:791)(635:701:768))
          (PORT IN6 (420:481:542)(410:459:510))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1271_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2490:2761:3040)(2582:2839:3101))
          (PORT CINY2 (5898:5898:5926)(6401:6429:6497))
          (PORT PINY2 (5874:5914:5982)(6353:6421:6489))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x106y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1272_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (742:851:960)(724:812:903))
          (PORT IN3 (1407:1576:1748)(1467:1618:1771))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1272_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2260:2482:2712)(2371:2584:2800))
          (PORT CINY2 (4906:4906:4932)(5273:5299:5353))
          (PORT PINY2 (4902:4930:4984)(5265:5319:5373))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x115y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1273_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1457:1644:1832)(1515:1687:1864))
          (PORT IN3 (569:659:749)(554:629:705))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1273_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2648:2862:3085)(2758:2946:3137))
          (PORT CINY2 (4506:4506:4541)(4649:4684:4725))
          (PORT PINY2 (4564:4570:4611)(4765:4806:4847))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x104y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1274_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1076:1209:1346)(1060:1176:1295))
          (PORT IN6 (598:676:755)(599:673:750))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1274_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2190:2362:2541)(2272:2420:2572))
          (PORT CINY2 (3338:3338:3362)(3470:3494:3525))
          (PORT PINY2 (3372:3379:3410)(3538:3569:3600))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x106y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1275_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1415:1584:1758)(1426:1577:1733))
          (PORT IN2 (788:883:982)(792:873:956))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1275_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2457:2682:2910)(2564:2763:2969))
          (PORT CINY2 (4202:4202:4228)(4448:4474:4517))
          (PORT PINY2 (4220:4237:4280)(4484:4527:4570))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x86y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (856:976:1099)(859:972:1088))
          (PORT IN7 (752:865:980)(741:835:931))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1276_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2907:3217:3532)(3082:3379:3683))
          (PORT CINY2 (4010:4010:4016)(4568:4574:4629))
          (PORT PINY2 (3924:3973:4028)(4396:4451:4506))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x84y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1277_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (763:864:969)(762:854:946))
          (PORT IN3 (1470:1664:1862)(1526:1720:1921))
          (PORT IN4 (718:817:918)(739:837:936))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1277_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1875:2059:2250)(1948:2111:2276))
          (PORT CINY2 (3594:3594:3598)(4115:4119:4169))
          (PORT PINY2 (3510:3556:3606)(3947:3997:4047))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x84y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1278_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (547:637:728)(533:612:692))
          (PORT IN3 (1373:1547:1724)(1414:1575:1740))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1278_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2703:2949:3198)(2856:3092:3332))
          (PORT CINY2 (2762:2762:2766)(3140:3144:3181))
          (PORT PINY2 (2704:2737:2774)(3024:3061:3098))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x86y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1279_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (772:880:988)(792:899:1008))
          (PORT IN6 (1651:1851:2055)(1700:1891:2086))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1279_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2705:2929:3158)(2846:3051:3261))
          (PORT CINY2 (1834:1834:1840)(2018:2024:2045))
          (PORT PINY2 (1816:1831:1852)(1982:2003:2024))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x83y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1280_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1660:1876:2096)(1720:1923:2132))
          (PORT IN4 (1072:1207:1344)(1089:1205:1324))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1280_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3172:3444:3720)(3325:3569:3817))
          (PORT CINY2 (922:922:925)(1001:1004:1013))
          (PORT PINY2 (916:922:931)(989:998:1007))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x104y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1281_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (607:681:757)(588:649:712))
          (PORT IN6 (870:961:1054)(863:938:1017))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1281_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2214:2393:2578)(2296:2449:2603))
          (PORT CINY2 (3082:3082:3106)(3170:3194:3221))
          (PORT PINY2 (3124:3127:3154)(3254:3281:3308))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x95y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1282_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (956:1080:1207)(1011:1132:1254))
          (PORT IN4 (931:1060:1190)(957:1076:1198))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1282_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2703:2931:3168)(2781:2984:3191))
          (PORT CINY2 (2138:2138:2153)(2219:2234:2253))
          (PORT PINY2 (2160:2164:2183)(2263:2282:2301))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x92y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1964:2189:2419)(2013:2225:2443))
          (PORT IN2 (1376:1574:1774)(1431:1630:1832))
          (PORT IN3 (549:626:704)(540:605:672))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1283_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3663:3962:4271)(3861:4129:4401))
          (PORT CINY2 (1802:1802:1814)(1877:1889:1905))
          (PORT PINY2 (1818:1822:1838)(1909:1925:1941))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x121y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (388:443:499)(359:402:447))
          (PORT IN7 (573:655:739)(580:659:740))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1284_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2276:2473:2673)(2392:2567:2746))
          (PORT CINY2 (7034:7034:7075)(7508:7549:7625))
          (PORT PINY2 (7046:7081:7157)(7532:7608:7684))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x109y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1285_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1696:1891:2092)(1774:1954:2137))
          (PORT IN3 (388:443:499)(376:424:472))
          (PORT IN4 (566:650:737)(560:636:713))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1285_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1826:2039:2259)(1884:2074:2268))
          (PORT CINY2 (6330:6330:6359)(6890:6919:6993))
          (PORT PINY2 (6298:6343:6417)(6826:6900:6974))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x123y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1286_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (569:655:744)(576:657:741))
          (PORT IN2 (1323:1502:1685)(1311:1468:1626))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1286_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2741:2978:3219)(2882:3090:3305))
          (PORT CINY2 (6490:6490:6533)(6836:6879:6945))
          (PORT PINY2 (6530:6553:6619)(6916:6982:7048))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x121y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1287_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (741:842:946)(778:879:981))
          (PORT IN8 (577:650:723)(565:627:689))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1287_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3199:3478:3765)(3385:3647:3916))
          (PORT CINY2 (5626:5626:5667)(5858:5899:5953))
          (PORT PINY2 (5682:5695:5749)(5970:6024:6078))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x121y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1288_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (375:434:494)(351:397:444))
          (PORT IN4 (876:992:1109)(865:965:1067))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1288_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3043:3304:3574)(3201:3442:3688))
          (PORT CINY2 (5306:5306:5347)(5483:5524:5573))
          (PORT PINY2 (5372:5380:5429)(5615:5664:5713))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x112y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1667:1855:2050)(1734:1916:2104))
          (PORT IN2 (1065:1183:1303)(1125:1240:1357))
          (PORT IN4 (3045:3372:3705)(3206:3525:3851))
          (PORT IN5 (2465:2760:3060)(2533:2811:3095))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1289_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3731:4087:4452)(3933:4279:4634))
          (PORT CINY2 (4042:4042:4074)(4157:4189:4225))
          (PORT PINY2 (4098:4102:4138)(4269:4305:4341))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x118y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1290_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (421:479:538)(414:465:518))
          (PORT IN3 (568:651:735)(558:627:697))
          (PORT IN4 (974:1083:1194)(993:1099:1207))
          (PORT IN6 (1640:1837:2038)(1749:1949:2153))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1290_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2879:3121:3370)(3005:3223:3445))
          (PORT CINY2 (4778:4778:4816)(4916:4954:4997))
          (PORT PINY2 (4844:4849:4892)(5048:5091:5134))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x120y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1291_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2045:2330:2619)(2134:2415:2700))
          (PORT IN2 (556:629:703)(547:609:673))
          (PORT IN3 (1218:1395:1575)(1241:1404:1572))
          (PORT IN4 (1527:1722:1922)(1527:1708:1895))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1291_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4499:4936:5387)(4641:5023:5414))
          (PORT CINY2 (5066:5066:5106)(5219:5259:5305))
          (PORT PINY2 (5134:5140:5186)(5355:5401:5447))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x120y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1292_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1567:1748:1933)(1621:1790:1962))
          (PORT IN8 (532:610:690)(532:605:679))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1292_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2443:2633:2826)(2553:2717:2886))
          (PORT CINY2 (6090:6090:6130)(6419:6459:6521))
          (PORT PINY2 (6126:6148:6210)(6491:6553:6615))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x116y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1293_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (374:433:492)(353:400:449))
          (PORT IN4 (1206:1349:1494)(1209:1344:1484))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1293_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3061:3324:3592)(3230:3479:3734))
          (PORT CINY2 (5066:5066:5102)(5288:5324:5373))
          (PORT PINY2 (5112:5125:5174)(5380:5429:5478))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x104y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1294_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3082:3398:3723)(3196:3494:3800))
          (PORT IN2 (2414:2699:2990)(2509:2766:3028))
          (PORT IN5 (2281:2584:2893)(2373:2666:2966))
          (PORT IN6 (741:847:954)(765:862:960))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1294_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1176:1289:1406)(1215:1316:1419))
          (PORT CINY2 (6026:6026:6050)(6620:6644:6717))
          (PORT PINY2 (5976:6025:6098)(6520:6593:6666))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x115y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1295_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (362:420:478)(339:384:430))
          (PORT IN7 (873:995:1119)(904:1014:1128))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1295_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2574:2818:3066)(2724:2954:3189))
          (PORT CINY2 (6490:6490:6525)(6974:7009:7081))
          (PORT PINY2 (6486:6523:6595)(6966:7038:7110))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x109y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1296_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1388:1567:1751)(1473:1649:1827))
          (PORT IN2 (534:607:681)(523:591:660))
          (PORT IN3 (1292:1464:1638)(1378:1548:1723))
          (PORT IN8 (1331:1504:1682)(1368:1523:1679))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1296_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2040:2275:2518)(2149:2373:2601))
          (PORT CINY2 (6586:6586:6615)(7190:7219:7297))
          (PORT PINY2 (6546:6595:6673)(7110:7188:7266))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x120y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1297_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1149:1276:1408)(1154:1264:1378))
          (PORT IN7 (880:989:1102)(870:965:1061))
          (PORT IN8 (1036:1187:1341)(1070:1221:1375))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1297_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2674:2926:3185)(2829:3071:3317))
          (PORT CINY2 (6794:6794:6834)(7244:7284:7357))
          (PORT PINY2 (6808:6841:6914)(7272:7345:7418))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x120y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1298_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (746:854:962)(743:831:923))
          (PORT IN4 (997:1143:1294)(999:1130:1264))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1298_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3045:3311:3581)(3187:3430:3677))
          (PORT CINY2 (5194:5194:5234)(5369:5409:5457))
          (PORT PINY2 (5258:5266:5314)(5497:5545:5593))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x112y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1299_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2036:2257:2481)(2139:2354:2574))
          (PORT IN3 (815:927:1040)(847:956:1067))
          (PORT IN4 (1629:1825:2023)(1719:1916:2118))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1299_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2559:2867:3185)(2650:2935:3229))
          (PORT CINY2 (6730:6730:6762)(7307:7339:7417))
          (PORT PINY2 (6702:6748:6826)(7251:7329:7407))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x87y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1300_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (946:1067:1191)(980:1096:1214))
          (PORT IN7 (757:859:963)(773:866:960))
          (PORT IN8 (1206:1346:1491)(1212:1341:1477))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1300_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2165:2368:2576)(2245:2420:2598))
          (PORT CINY2 (3418:3418:3425)(3857:3864:3909))
          (PORT PINY2 (3356:3394:3439)(3733:3778:3823))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x96y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1301_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (392:449:507)(389:439:490))
          (PORT IN2 (903:1008:1117)(904:999:1097))
          (PORT IN4 (743:848:955)(749:850:952))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1301_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3829:4240:4659)(4144:4565:4997))
          (PORT CINY2 (5066:5066:5082)(5633:5649:5713))
          (PORT PINY2 (5002:5050:5114)(5505:5569:5633))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x89y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1302_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (411:470:530)(404:454:506))
          (PORT IN7 (650:728:806)(645:712:780))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1302_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2001:2209:2423)(2085:2271:2459))
          (PORT CINY2 (4218:4218:4227)(4760:4769:4825))
          (PORT PINY2 (4142:4189:4245)(4608:4664:4720))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x106y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1303_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (535:615:696)(519:582:647))
          (PORT IN3 (715:822:932)(717:815:914))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1303_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2025:2249:2479)(2084:2293:2507))
          (PORT CINY2 (5802:5802:5828)(6323:6349:6417))
          (PORT PINY2 (5770:5812:5880)(6259:6327:6395))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////D    Pos: x115y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1304_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1224:1375:1529)(1247:1391:1540))
          (PORT IN3 (1757:2010:2268)(1817:2054:2296))
          (PORT IN4 (1291:1458:1627)(1350:1501:1656))
          (PORT IN8 (1069:1199:1334)(1096:1226:1359))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1304_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2194:2393:2599)(2283:2457:2634))
          (PORT CINY2 (6042:6042:6077)(6449:6484:6549))
          (PORT PINY2 (6052:6082:6147)(6469:6534:6599))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x113y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1305_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (588:673:761)(579:659:739))
          (PORT IN6 (572:655:738)(556:623:691))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1305_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3545:3876:4216)(3730:4049:4376))
          (PORT CINY2 (4218:4218:4251)(4346:4379:4417))
          (PORT PINY2 (4274:4279:4317)(4458:4496:4534))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x106y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1306_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (904:1027:1151)(941:1064:1189))
          (PORT IN6 (1708:1947:2189)(1725:1931:2143))
          (PORT IN8 (1063:1196:1330)(1090:1220:1353))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1306_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2535:2755:2983)(2663:2863:3067))
          (PORT CINY2 (3498:3498:3524)(3623:3649:3681))
          (PORT PINY2 (3538:3544:3576)(3703:3735:3767))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x107y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1307_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1564:1761:1963)(1580:1758:1942))
          (PORT IN2 (950:1064:1181)(976:1079:1186))
          (PORT IN4 (680:792:904)(662:753:847))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1307_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2476:2687:2902)(2600:2787:2981))
          (PORT CINY2 (4314:4314:4341)(4562:4589:4633))
          (PORT PINY2 (4334:4351:4395)(4602:4646:4690))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x87y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1308_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1226:1395:1567)(1268:1434:1604))
          (PORT IN7 (1442:1639:1841)(1515:1700:1889))
          (PORT IN8 (580:654:729)(588:652:717))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1308_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1871:2055:2244)(1965:2134:2307))
          (PORT CINY2 (4250:4250:4257)(4832:4839:4897))
          (PORT PINY2 (4162:4213:4271)(4656:4714:4772))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x83y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1309_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (553:639:727)(537:617:698))
          (PORT IN6 (768:870:976)(769:863:957))
          (PORT IN7 (1457:1651:1848)(1504:1696:1896))
          (PORT IN8 (362:415:469)(337:379:422))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1309_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2048:2256:2472)(2135:2326:2519))
          (PORT CINY2 (3418:3418:3421)(3926:3929:3977))
          (PORT PINY2 (3334:3379:3427)(3758:3806:3854))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x86y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1310_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1115:1260:1408)(1148:1296:1448))
          (PORT IN6 (1087:1231:1377)(1137:1279:1424))
          (PORT IN7 (1495:1692:1892)(1541:1731:1924))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1310_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2096:2275:2459)(2196:2355:2517))
          (PORT CINY2 (2794:2794:2800)(3143:3149:3185))
          (PORT PINY2 (2746:2776:2812)(3047:3083:3119))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x89y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1311_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (386:441:496)(378:426:476))
          (PORT IN2 (1271:1419:1569)(1292:1422:1556))
          (PORT IN3 (558:637:718)(569:645:723))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1311_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2580:2798:3018)(2702:2894:3092))
          (PORT CINY2 (2298:2298:2307)(2510:2519:2545))
          (PORT PINY2 (2282:2299:2325)(2478:2504:2530))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x88y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1312_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1102:1230:1361)(1104:1215:1327))
          (PORT IN3 (629:718:809)(636:722:808))
          (PORT IN4 (560:644:729)(528:593:659))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1312_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3576:3878:4189)(3781:4060:4344))
          (PORT CINY2 (1418:1418:1426)(1496:1504:1517))
          (PORT PINY2 (1424:1429:1442)(1508:1521:1534))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x100y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (813:902:993)(814:888:964))
          (PORT IN6 (656:740:825)(648:716:786))
          (PORT IN8 (789:884:981)(786:867:951))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1313_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2526:2747:2976)(2608:2804:3002))
          (PORT CINY2 (2634:2634:2654)(2714:2734:2757))
          (PORT PINY2 (2668:2671:2694)(2782:2805:2828))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x92y64
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1314_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (950:1086:1223)(982:1108:1236))
          (PORT IN7 (613:691:770)(599:662:727))
          (PORT IN8 (802:899:997)(799:891:985))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1314_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (5563:6074:6600)(5855:6341:6838))
          (PORT CINY2 (1738:1738:1750)(1802:1814:1829))
          (PORT PINY2 (1756:1759:1774)(1838:1853:1868))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x93y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1315_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (878:1010:1145)(881:1002:1127))
          (PORT IN3 (563:642:724)(574:651:729))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1315_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4051:4400:4758)(4314:4647:4984))
          (PORT CINY2 (2106:2106:2119)(2216:2229:2249))
          (PORT PINY2 (2118:2125:2145)(2240:2260:2280))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x119y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (382:443:506)(350:397:445))
          (PORT IN7 (393:449:507)(384:434:484))
          (PORT IN8 (555:634:714)(550:620:693))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1316_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2396:2613:2835)(2512:2706:2907))
          (PORT CINY2 (6810:6810:6849)(7280:7319:7393))
          (PORT PINY2 (6818:6853:6927)(7296:7370:7444))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x112y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1317_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1932:2142:2357)(2038:2236:2439))
          (PORT IN2 (761:867:976)(774:870:968))
          (PORT IN3 (1358:1523:1692)(1376:1526:1682))
          (PORT IN4 (1054:1196:1342)(1071:1207:1347))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1317_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2389:2672:2964)(2455:2712:2975))
          (PORT CINY2 (6666:6666:6698)(7232:7264:7341))
          (PORT PINY2 (6640:6685:6762)(7180:7257:7334))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x120y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1318_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1134:1285:1439)(1143:1285:1430))
          (PORT IN6 (1134:1273:1415)(1186:1317:1452))
          (PORT IN8 (1447:1623:1803)(1494:1662:1834))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1318_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2672:2907:3148)(2770:2983:3202))
          (PORT CINY2 (6218:6218:6258)(6569:6609:6673))
          (PORT PINY2 (6250:6274:6338)(6633:6697:6761))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x119y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1319_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1572:1767:1967)(1586:1773:1964))
          (PORT IN3 (1068:1224:1383)(1124:1275:1428))
          (PORT IN4 (928:1060:1196)(937:1061:1188))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1319_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2676:2890:3109)(2792:2977:3168))
          (PORT CINY2 (5210:5210:5249)(5405:5444:5493))
          (PORT PINY2 (5268:5278:5327)(5521:5570:5619))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x119y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1320_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (763:859:956)(805:897:990))
          (PORT IN3 (929:1053:1178)(955:1069:1187))
          (PORT IN4 (594:664:736)(602:664:728))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1320_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2850:3084:3325)(2987:3198:3415))
          (PORT CINY2 (5274:5274:5313)(5480:5519:5569))
          (PORT PINY2 (5330:5341:5391)(5592:5642:5692))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x120y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1546:1724:1906)(1615:1788:1965))
          (PORT IN7 (3284:3640:4007)(3365:3683:4009))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1321_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3046:3308:3577)(3195:3435:3679))
          (PORT CINY2 (4938:4938:4978)(5069:5109:5153))
          (PORT PINY2 (5010:5014:5058)(5213:5257:5301))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x113y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1322_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (555:629:705)(549:610:671))
          (PORT IN4 (1107:1263:1421)(1159:1297:1438))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1322_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2664:2875:3093)(2793:2986:3181))
          (PORT CINY2 (4346:4346:4379)(4496:4529:4569))
          (PORT PINY2 (4398:4405:4445)(4600:4640:4680))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x116y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (965:1075:1189)(989:1098:1209))
          (PORT IN7 (902:1032:1165)(921:1041:1164))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1323_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3027:3288:3556)(3174:3413:3659))
          (PORT CINY2 (4746:4746:4782)(4913:4949:4993))
          (PORT PINY2 (4802:4810:4854)(5025:5069:5113))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x120y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1324_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (756:851:946)(761:845:933))
          (PORT IN3 (1220:1370:1522)(1221:1352:1487))
          (PORT IN4 (541:631:722)(538:610:684))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1324_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2672:2907:3148)(2770:2983:3202))
          (PORT CINY2 (6218:6218:6258)(6569:6609:6673))
          (PORT PINY2 (6250:6274:6338)(6633:6697:6761))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x116y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1325_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1193:1347:1505)(1215:1364:1516))
          (PORT IN3 (350:406:463)(326:373:421))
          (PORT IN4 (1092:1233:1378)(1143:1286:1434))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1325_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2931:3194:3465)(3090:3332:3578))
          (PORT CINY2 (5258:5258:5294)(5513:5549:5601))
          (PORT PINY2 (5298:5314:5366)(5593:5645:5697))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x103y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1326_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (394:458:523)(390:447:505))
          (PORT IN4 (1909:2154:2406)(1977:2217:2463))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1326_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (969:1059:1151)(990:1060:1133))
          (PORT CINY2 (5914:5914:5937)(6506:6529:6601))
          (PORT PINY2 (5862:5911:5983)(6402:6474:6546))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x120y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1327_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1657:1854:2057)(1693:1888:2087))
          (PORT IN2 (1685:1889:2096)(1752:1946:2145))
          (PORT IN3 (1016:1155:1295)(1005:1122:1241))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1327_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2671:2921:3175)(2835:3067:3305))
          (PORT CINY2 (7050:7050:7090)(7544:7584:7661))
          (PORT PINY2 (7056:7093:7170)(7556:7633:7710))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x107y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1328_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (768:851:935)(778:859:942))
          (PORT IN6 (608:691:776)(615:692:770))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1328_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1709:1871:2037)(1745:1892:2040))
          (PORT CINY2 (6298:6298:6325)(6887:6914:6989))
          (PORT PINY2 (6256:6304:6379)(6803:6878:6953))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x122y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1105:1242:1383)(1157:1285:1415))
          (PORT IN6 (1457:1637:1821)(1530:1705:1885))
          (PORT IN7 (907:1028:1152)(952:1067:1183))
          (PORT IN8 (1177:1337:1499)(1198:1341:1488))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1329_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2448:2666:2889)(2583:2788:2996))
          (PORT CINY2 (6954:6954:6996)(7397:7439:7513))
          (PORT PINY2 (6974:7006:7080)(7437:7511:7585))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x119y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1330_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (585:668:751)(584:662:742))
          (PORT IN7 (811:911:1012)(801:889:979))
          (PORT IN8 (1562:1751:1947)(1606:1792:1981))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1330_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2676:2890:3109)(2792:2977:3168))
          (PORT CINY2 (5210:5210:5249)(5405:5444:5493))
          (PORT PINY2 (5268:5278:5327)(5521:5570:5619))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x111y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1331_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (926:1046:1166)(950:1060:1173))
          (PORT IN2 (1293:1463:1634)(1338:1501:1668))
          (PORT IN3 (575:659:745)(594:676:760))
          (PORT IN4 (1040:1172:1306)(1046:1169:1295))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1331_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2159:2382:2613)(2213:2419:2629))
          (PORT CINY2 (6362:6362:6393)(6893:6924:6997))
          (PORT PINY2 (6340:6382:6455)(6849:6922:6995))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x90y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1332_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (715:811:911)(712:801:892))
          (PORT IN2 (562:638:716)(567:640:714))
          (PORT IN3 (1085:1201:1320)(1100:1206:1317))
          (PORT IN4 (1369:1571:1776)(1448:1636:1828))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1332_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2716:2985:3259)(2904:3163:3429))
          (PORT CINY2 (4010:4010:4020)(4499:4509:4561))
          (PORT PINY2 (3946:3988:4040)(4371:4423:4475))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x97y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (392:446:502)(361:404:448))
          (PORT IN6 (713:812:912)(736:830:926))
          (PORT IN7 (566:647:730)(548:619:691))
          (PORT IN8 (1112:1240:1370)(1107:1218:1332))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1333_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1826:2048:2273)(1895:2097:2303))
          (PORT CINY2 (5178:5178:5195)(5747:5764:5829))
          (PORT PINY2 (5116:5164:5229)(5623:5688:5753))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x90y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1334_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (810:906:1004)(837:926:1017))
          (PORT IN6 (401:464:527)(369:414:460))
          (PORT IN7 (1088:1244:1401)(1128:1268:1410))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1334_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3272:3612:3960)(3496:3833:4177))
          (PORT CINY2 (4138:4138:4148)(4649:4659:4713))
          (PORT PINY2 (4070:4114:4168)(4513:4567:4621))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x106y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1101:1250:1400)(1153:1292:1434))
          (PORT IN6 (1242:1410:1579)(1311:1475:1642))
          (PORT IN7 (571:658:747)(561:635:712))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1335_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2012:2219:2431)(2088:2273:2463))
          (PORT CINY2 (5482:5482:5508)(5948:5974:6037))
          (PORT PINY2 (5460:5497:5560)(5904:5967:6030))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x118y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1336_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2180:2457:2743)(2219:2486:2763))
          (PORT IN3 (2149:2449:2755)(2263:2555:2854))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1336_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4992:5453:5928)(5172:5580:6004))
          (PORT CINY2 (6122:6122:6160)(6491:6529:6593))
          (PORT PINY2 (6146:6172:6236)(6539:6603:6667))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x111y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1337_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1007:1148:1292)(1037:1176:1318))
          (PORT IN2 (972:1091:1212)(971:1080:1192))
          (PORT IN3 (613:697:784)(625:706:789))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1337_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2859:3097:3344)(3001:3224:3451))
          (PORT CINY2 (3930:3930:3961)(4043:4074:4109))
          (PORT PINY2 (3984:3988:4023)(4151:4186:4221))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x106y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1338_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (556:637:720)(543:612:683))
          (PORT IN2 (1076:1230:1388)(1112:1253:1396))
          (PORT IN3 (552:627:702)(541:602:666))
          (PORT IN4 (584:672:761)(579:661:744))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1338_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2714:2951:3198)(2846:3073:3303))
          (PORT CINY2 (3370:3370:3396)(3473:3499:3529))
          (PORT PINY2 (3414:3418:3448)(3561:3591:3621))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x109y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1339_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1782:1980:2183)(1842:2031:2226))
          (PORT IN2 (1204:1359:1520)(1214:1359:1506))
          (PORT IN3 (1563:1718:1875)(1599:1733:1873))
          (PORT IN4 (1102:1232:1365)(1154:1283:1415))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1339_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2481:2697:2919)(2608:2809:3013))
          (PORT CINY2 (4410:4410:4439)(4640:4669:4713))
          (PORT PINY2 (4438:4453:4497)(4696:4740:4784))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x90y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1340_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1051:1205:1361)(1051:1188:1330))
          (PORT IN6 (1370:1520:1673)(1397:1533:1673))
          (PORT IN7 (571:658:746)(559:633:707))
          (PORT IN8 (561:647:735)(547:619:694))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1340_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1674:1833:1998)(1739:1880:2023))
          (PORT CINY2 (4266:4266:4276)(4799:4809:4865))
          (PORT PINY2 (4194:4240:4296)(4655:4711:4767))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x85y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (566:648:732)(565:639:714))
          (PORT IN2 (1118:1244:1373)(1109:1217:1327))
          (PORT IN4 (571:660:750)(556:628:702))
          (PORT IN6 (1231:1383:1538)(1238:1376:1517))
          (PORT IN7 (1315:1482:1654)(1338:1493:1651))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1341_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2961:3264:3572)(3147:3431:3720))
          (PORT CINY2 (3578:3578:3583)(4079:4084:4133))
          (PORT PINY2 (3500:3544:3593)(3923:3972:4021))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x87y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1342_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (386:449:513)(374:429:486))
          (PORT IN2 (1039:1154:1273)(1011:1117:1226))
          (PORT IN3 (1439:1636:1835)(1519:1709:1903))
          (PORT IN4 (1577:1761:1951)(1644:1819:2000))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1342_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3285:3606:3932)(3500:3820:4145))
          (PORT CINY2 (3098:3098:3105)(3482:3489:3529))
          (PORT PINY2 (3046:3079:3119)(3378:3418:3458))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x95y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1131:1255:1383)(1169:1291:1417))
          (PORT IN6 (1194:1344:1497)(1267:1411:1556))
          (PORT IN7 (937:1050:1167)(950:1055:1163))
          (PORT IN8 (1902:2117:2335)(2002:2217:2438))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1343_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2582:2835:3090)(2690:2911:3137))
          (PORT CINY2 (2970:2970:2985)(3194:3209:3241))
          (PORT PINY2 (2966:2983:3015)(3186:3218:3250))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x92y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (582:667:754)(594:675:758))
          (PORT IN2 (1276:1429:1584)(1317:1466:1620))
          (PORT IN3 (1406:1597:1792)(1411:1577:1747))
          (PORT IN4 (907:1035:1163)(938:1051:1166))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1344_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3014:3315:3625)(3150:3430:3716))
          (PORT CINY2 (1994:1994:2006)(2102:2114:2133))
          (PORT PINY2 (2004:2011:2030)(2122:2141:2160))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x101y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1004:1117:1233)(1023:1124:1227))
          (PORT IN6 (845:953:1062)(856:951:1049))
          (PORT IN7 (804:904:1007)(808:898:991))
          (PORT IN8 (980:1100:1222)(997:1106:1219))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1345_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2730:2977:3232)(2835:3059:3285))
          (PORT CINY2 (2810:2810:2831)(2903:2924:2949))
          (PORT PINY2 (2844:2848:2873)(2971:2996:3021))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x90y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1346_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (4453:4976:5512)(4584:5078:5583))
          (PORT IN2 (1053:1186:1321)(1063:1184:1307))
          (PORT IN3 (1262:1427:1598)(1275:1423:1575))
          (PORT IN4 (1315:1466:1621)(1367:1519:1677))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1346_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3696:4035:4383)(3900:4204:4513))
          (PORT CINY2 (1642:1642:1652)(1724:1734:1749))
          (PORT PINY2 (1652:1657:1672)(1744:1759:1774))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x94y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1347_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1624:1831:2043)(1661:1857:2058))
          (PORT IN3 (565:644:724)(575:650:726))
          (PORT IN4 (918:1052:1191)(954:1086:1221))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1347_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4035:4382:4739)(4271:4592:4919))
          (PORT CINY2 (2154:2154:2168)(2255:2269:2289))
          (PORT PINY2 (2170:2176:2196)(2287:2307:2327))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x118y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (561:647:735)(541:616:692))
          (PORT IN6 (726:831:940)(728:827:926))
          (PORT IN7 (390:448:507)(378:426:475))
          (PORT IN8 (377:433:490)(351:395:441))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1348_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2213:2407:2605)(2308:2476:2650))
          (PORT CINY2 (6634:6634:6672)(7091:7129:7201))
          (PORT PINY2 (6642:6676:6748)(7107:7179:7251))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x110y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1887:2130:2377)(1953:2177:2406))
          (PORT IN3 (1217:1388:1562)(1229:1384:1544))
          (PORT IN4 (1289:1439:1594)(1328:1479:1632))
          (PORT IN6 (1444:1611:1780)(1431:1578:1730))
          (PORT IN8 (905:1041:1179)(925:1045:1167))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1349_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2212:2432:2658)(2332:2540:2753))
          (PORT CINY2 (6122:6122:6152)(6629:6659:6729))
          (PORT PINY2 (6102:6142:6212)(6589:6659:6729))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x122y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1350_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1146:1276:1409)(1149:1261:1377))
          (PORT IN2 (1571:1737:1904)(1607:1756:1907))
          (PORT IN3 (1400:1572:1746)(1487:1653:1823))
          (PORT IN4 (693:798:903)(681:771:863))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1350_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4199:4594:5000)(4368:4717:5078))
          (PORT CINY2 (6698:6698:6740)(7097:7139:7209))
          (PORT PINY2 (6726:6754:6824)(7153:7223:7293))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x118y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (935:1057:1181)(970:1089:1210))
          (PORT IN6 (1446:1608:1775)(1456:1607:1763))
          (PORT IN7 (1069:1208:1350)(1065:1189:1316))
          (PORT IN8 (358:418:478)(334:382:432))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1351_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3042:3306:3572)(3207:3452:3704))
          (PORT CINY2 (5418:5418:5456)(5666:5704:5757))
          (PORT PINY2 (5464:5479:5532)(5758:5811:5864))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x117y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1352_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1225:1345:1469)(1242:1350:1462))
          (PORT IN2 (741:853:966)(749:848:949))
          (PORT IN3 (740:849:960)(738:830:925))
          (PORT IN4 (1415:1578:1745)(1416:1564:1716))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1352_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2708:2922:3143)(2851:3046:3245))
          (PORT CINY2 (5050:5050:5087)(5252:5289:5337))
          (PORT PINY2 (5102:5113:5161)(5356:5404:5452))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x113y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1107:1244:1383)(1136:1264:1396))
          (PORT IN7 (1972:2192:2420)(2007:2214:2427))
          (PORT IN8 (1457:1640:1826)(1471:1638:1808))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1353_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2734:2974:3221)(2864:3079:3297))
          (PORT CINY2 (4730:4730:4763)(4946:4979:5025))
          (PORT PINY2 (4770:4783:4829)(5026:5072:5118))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x113y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1354_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (407:464:522)(389:438:487))
          (PORT IN3 (874:998:1123)(902:1016:1132))
          (PORT IN4 (1162:1306:1452)(1224:1354:1486))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1354_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2496:2686:2880)(2603:2770:2941))
          (PORT CINY2 (4538:4538:4571)(4721:4754:4797))
          (PORT PINY2 (4584:4594:4637)(4813:4856:4899))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x117y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1355_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (582:668:756)(573:650:729))
          (PORT IN2 (1405:1557:1713)(1429:1565:1704))
          (PORT IN3 (1222:1375:1531)(1231:1370:1511))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1355_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3042:3309:3582)(3195:3439:3689))
          (PORT CINY2 (5114:5114:5151)(5327:5364:5413))
          (PORT PINY2 (5164:5176:5225)(5427:5476:5525))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x118y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1377:1538:1702)(1378:1524:1677))
          (PORT IN6 (403:459:517)(390:440:491))
          (PORT IN7 (727:838:950)(728:830:933))
          (PORT IN8 (1065:1199:1339)(1079:1205:1334))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1356_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2490:2704:2924)(2570:2759:2953))
          (PORT CINY2 (6058:6058:6096)(6416:6454:6517))
          (PORT PINY2 (6084:6109:6172)(6468:6531:6594))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x114y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1357_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (602:684:768)(602:679:756))
          (PORT IN2 (749:844:942)(767:855:944))
          (PORT IN3 (916:1049:1184)(930:1053:1177))
          (PORT IN4 (766:869:973)(784:874:964))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1357_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2611:2824:3039)(2747:2937:3134))
          (PORT CINY2 (5226:5226:5260)(5510:5544:5597))
          (PORT PINY2 (5256:5275:5328)(5570:5623:5676))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x106y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1358_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1107:1259:1416)(1151:1295:1442))
          (PORT IN3 (775:887:1001)(768:872:977))
          (PORT IN4 (1097:1248:1401)(1142:1286:1434))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1358_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2797:3127:3467)(2969:3295:3626))
          (PORT CINY2 (6250:6250:6276)(6848:6874:6949))
          (PORT PINY2 (6204:6253:6328)(6756:6831:6906))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x120y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1801:2031:2266)(1863:2096:2335))
          (PORT IN6 (1314:1457:1604)(1329:1461:1597))
          (PORT IN7 (764:857:951)(756:835:916))
          (PORT IN8 (1424:1607:1795)(1457:1629:1806))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1359_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2054:2228:2405)(2140:2291:2446))
          (PORT CINY2 (7114:7114:7154)(7619:7659:7737))
          (PORT PINY2 (7118:7156:7234)(7627:7705:7783))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x105y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1360_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (388:453:519)(382:438:496))
          (PORT IN2 (1173:1327:1487)(1189:1333:1481))
          (PORT IN4 (921:1037:1154)(926:1034:1143))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1360_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1335:1473:1615)(1398:1525:1654))
          (PORT CINY2 (6010:6010:6035)(6584:6609:6681))
          (PORT PINY2 (5966:6013:6085)(6496:6568:6640))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x119y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1514:1679:1848)(1547:1702:1862))
          (PORT IN2 (1613:1827:2044)(1682:1888:2100))
          (PORT IN3 (408:464:520)(388:435:483))
          (PORT IN4 (1024:1170:1318)(1059:1206:1355))
          (PORT IN7 (423:479:537)(401:450:499))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1361_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2408:2632:2863)(2524:2726:2932))
          (PORT CINY2 (6554:6554:6593)(6980:7019:7089))
          (PORT PINY2 (6570:6601:6671)(7012:7082:7152))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x114y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1362_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (746:853:961)(743:841:941))
          (PORT IN2 (794:894:997)(795:884:974))
          (PORT IN3 (597:682:769)(588:666:745))
          (PORT IN4 (867:982:1099)(839:933:1030))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1362_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2676:2890:3108)(2809:3003:3202))
          (PORT CINY2 (4714:4714:4748)(4910:4944:4989))
          (PORT PINY2 (4760:4771:4816)(5002:5047:5092))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x110y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (844:954:1066)(842:940:1039))
          (PORT IN4 (769:866:964)(757:844:933))
          (PORT IN5 (1615:1790:1968)(1668:1834:2004))
          (PORT IN6 (377:436:496)(357:404:453))
          (PORT IN8 (574:654:736)(593:670:749))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1363_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1990:2223:2465)(2015:2218:2426))
          (PORT CINY2 (6314:6314:6344)(6854:6884:6957))
          (PORT PINY2 (6288:6331:6404)(6802:6875:6948))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x87y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (739:840:943)(752:853:955))
          (PORT IN3 (954:1083:1212)(991:1110:1232))
          (PORT IN4 (573:652:733)(575:645:715))
          (PORT IN5 (947:1068:1192)(980:1096:1215))
          (PORT IN8 (866:980:1098)(884:994:1107))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1364_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2209:2410:2616)(2327:2509:2696))
          (PORT CINY2 (3482:3482:3489)(3932:3939:3985))
          (PORT PINY2 (3418:3457:3503)(3804:3850:3896))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x92y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (945:1068:1192)(941:1053:1169))
          (PORT IN2 (716:812:909)(730:816:903))
          (PORT IN6 (1100:1246:1394)(1150:1289:1431))
          (PORT IN7 (565:645:727)(569:645:722))
          (PORT IN8 (623:712:802)(594:665:737))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1365_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2228:2457:2694)(2352:2575:2801))
          (PORT CINY2 (4682:4682:4694)(5252:5264:5325))
          (PORT PINY2 (4608:4657:4718)(5104:5165:5226))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x92y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (930:1053:1179)(967:1087:1208))
          (PORT IN6 (384:447:511)(356:405:455))
          (PORT IN7 (730:839:949)(750:855:961))
          (PORT IN8 (429:488:547)(419:470:521))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1366_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3093:3409:3732)(3326:3640:3962))
          (PORT CINY2 (4362:4362:4374)(4877:4889:4945))
          (PORT PINY2 (4298:4342:4398)(4749:4805:4861))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///XOR/D    Pos: x106y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1367_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (580:652:726)(581:640:700))
          (PORT IN2 (715:825:937)(727:826:927))
          (PORT IN3 (1301:1466:1634)(1308:1456:1607))
          (PORT IN4 (342:396:450)(324:365:406))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1367_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1868:2054:2241)(1938:2097:2261))
          (PORT CINY2 (5290:5290:5316)(5723:5749:5809))
          (PORT PINY2 (5274:5308:5368)(5691:5751:5811))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x113y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1467:1681:1900)(1526:1721:1921))
          (PORT IN6 (1482:1652:1828)(1508:1663:1823))
          (PORT IN7 (1422:1599:1780)(1469:1634:1807))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1368_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2593:2842:3099)(2732:2972:3216))
          (PORT CINY2 (5626:5626:5659)(5996:6029:6089))
          (PORT PINY2 (5638:5665:5725)(6020:6080:6140))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x110y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (577:658:741)(559:628:700))
          (PORT IN6 (1218:1366:1517)(1232:1359:1491))
          (PORT IN7 (724:839:956)(732:836:942))
          (PORT IN8 (530:609:690)(524:596:670))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1369_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2674:2926:3184)(2781:3004:3233))
          (PORT CINY2 (4138:4138:4168)(4304:4334:4373))
          (PORT PINY2 (4180:4189:4228)(4388:4427:4466))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x103y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (562:638:717)(561:624:688))
          (PORT IN2 (566:643:723)(558:628:698))
          (PORT IN3 (575:648:724)(572:635:700))
          (PORT IN5 (557:642:728)(538:603:669))
          (PORT IN6 (1589:1786:1986)(1639:1813:1992))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1370_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2702:2928:3163)(2806:3015:3226))
          (PORT CINY2 (3226:3226:3249)(3356:3379:3409))
          (PORT PINY2 (3258:3265:3295)(3420:3450:3480))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR/D///    Pos: x107y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1784:2003:2226)(1842:2050:2262))
          (PORT IN2 (850:965:1083)(850:946:1044))
          (PORT IN3 (769:872:977)(769:865:963))
          (PORT IN4 (352:409:467)(333:380:429))
          (PORT IN6 (856:969:1086)(852:955:1061))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (300:341:383)(295:338:382))  // in 1 out 1
          (IOPATH IN2 OUT (328:370:412)(324:369:415))  // in 2 out 1
          (IOPATH IN3 OUT (260:285:310)(262:302:342))  // in 3 out 1
          (IOPATH IN4 OUT (283:315:347)(300:340:380))  // in 4 out 1
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1371_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2334:2535:2741)(2423:2598:2778))
          (PORT CINY2 (3866:3866:3893)(4037:4064:4101))
          (PORT PINY2 (3900:3910:3947)(4105:4142:4179))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x83y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (747:855:965)(752:854:957))
          (PORT IN6 (899:994:1090)(928:1017:1108))
          (PORT IN7 (837:961:1089)(846:962:1083))
          (PORT IN8 (1120:1248:1380)(1140:1258:1381))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x81y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (384:437:491)(356:398:441))
          (PORT IN8 (1280:1436:1594)(1347:1505:1666))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x80y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1374_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (924:1052:1181)(961:1080:1203))
          (PORT IN2 (1101:1211:1325)(1132:1232:1335))
          (PORT IN3 (781:907:1036)(780:882:987))
          (PORT IN4 (358:420:483)(337:383:430))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x80y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1375_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2122:2332:2545)(2175:2385:2600))
          (PORT IN3 (2136:2347:2565)(2233:2429:2629))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x81y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1376_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1555:1730:1908)(1605:1777:1952))
          (PORT IN2 (1505:1695:1889)(1543:1719:1900))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR////    Pos: x81y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1377_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (903:1040:1181)(912:1033:1156))
          (PORT IN3 (1479:1647:1817)(1546:1696:1849))
          (PORT IN4 (398:468:540)(374:425:477))
          (PORT IN5 (1272:1435:1600)(1310:1463:1621))
          (PORT IN8 (359:414:469)(336:380:424))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x83y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (773:879:989)(792:896:1000))
          (PORT IN2 (1123:1256:1393)(1175:1305:1436))
          (PORT IN3 (1039:1188:1339)(1064:1206:1349))
          (PORT IN4 (551:633:716)(552:624:697))
          (PORT IN6 (1300:1452:1609)(1339:1480:1628))
          (PORT IN7 (1024:1155:1289)(1037:1161:1285))
          (PORT IN8 (551:636:723)(548:624:700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x84y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (565:645:726)(561:633:708))
          (PORT IN2 (1517:1709:1905)(1572:1749:1928))
          (PORT IN3 (1251:1424:1600)(1300:1461:1627))
          (PORT IN4 (1319:1469:1620)(1357:1507:1662))
          (PORT IN5 (714:803:893)(700:779:859))
          (PORT IN7 (1093:1258:1425)(1132:1279:1430))
          (PORT IN8 (541:616:693)(530:594:660))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x81y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (403:458:514)(372:415:459))
          (PORT IN3 (1416:1603:1796)(1431:1600:1775))
          (PORT IN4 (563:663:764)(538:613:690))
          (PORT IN7 (1233:1383:1537)(1303:1446:1595))
          (PORT IN8 (542:627:714)(518:585:654))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x85y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1385_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (358:412:467)(343:385:428))
          (PORT IN4 (743:853:966)(744:839:938))
          (PORT IN5 (383:442:501)(351:396:443))
          (PORT IN6 (762:844:928)(758:838:920))
          (PORT IN7 (1234:1405:1582)(1299:1466:1636))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x84y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1177:1348:1523)(1207:1367:1532))
          (PORT IN3 (1363:1526:1693)(1400:1556:1715))
          (PORT IN4 (363:417:471)(336:380:424))
          (PORT IN5 (1253:1403:1555)(1256:1386:1522))
          (PORT IN8 (1250:1415:1585)(1283:1442:1606))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x83y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1389_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1318:1471:1627)(1357:1501:1647))
          (PORT IN6 (1189:1345:1504)(1200:1340:1483))
          (PORT IN7 (1955:2177:2406)(1988:2186:2389))
          (PORT IN8 (923:1045:1170)(951:1064:1178))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x81y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1390_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (758:840:924)(775:844:916))
          (PORT IN2 (1353:1518:1689)(1410:1572:1740))
          (PORT IN3 (1579:1765:1957)(1675:1856:2042))
          (PORT IN4 (416:476:537)(398:448:499))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x83y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1391_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (556:640:726)(540:614:689))
          (PORT IN3 (384:441:499)(382:433:486))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x82y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1392_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1552:1746:1943)(1606:1783:1965))
          (PORT IN2 (377:437:497)(372:425:480))
          (PORT IN4 (1113:1246:1381)(1160:1289:1420))
          (PORT IN5 (762:849:937)(769:843:920))
          (PORT IN7 (1851:2052:2255)(1921:2114:2309))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x84y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (551:632:716)(542:614:686))
          (PORT IN2 (752:848:945)(747:832:919))
          (PORT IN3 (1032:1156:1281)(1024:1131:1240))
          (PORT IN4 (1770:1990:2215)(1843:2045:2251))
          (PORT IN5 (843:960:1078)(845:952:1063))
          (PORT IN6 (987:1127:1268)(985:1102:1223))
          (PORT IN7 (1562:1767:1976)(1629:1837:2050))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x81y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1396_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (610:684:758)(606:669:732))
          (PORT IN2 (1582:1794:2011)(1636:1836:2040))
          (PORT IN3 (743:856:972)(747:847:950))
          (PORT IN4 (407:465:525)(396:446:497))
          (PORT IN5 (1101:1251:1404)(1104:1239:1375))
          (PORT IN7 (394:451:509)(363:407:453))
          (PORT IN8 (793:890:989)(796:888:983))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x84y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1398_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (390:452:515)(389:445:501))
          (PORT IN3 (1037:1167:1298)(1022:1136:1253))
          (PORT IN4 (1028:1177:1330)(1037:1170:1306))
          (PORT IN5 (749:857:967)(780:886:994))
          (PORT IN6 (918:1037:1160)(932:1048:1166))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_XOR////    Pos: x83y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1400_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1153:1301:1451)(1195:1338:1485))
          (PORT IN2 (1046:1196:1347)(1067:1203:1343))
          (PORT IN4 (397:457:519)(382:435:489))
          (PORT IN6 (1278:1451:1626)(1306:1473:1642))
          (PORT IN7 (953:1088:1227)(980:1108:1239))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x83y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1402_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1469:1665:1866)(1549:1737:1929))
          (PORT IN3 (780:876:973)(818:908:1001))
          (PORT IN4 (915:1057:1203)(944:1079:1218))
          (PORT IN5 (1046:1185:1325)(1043:1162:1283))
          (PORT IN7 (1600:1829:2064)(1678:1891:2108))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x86y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1404_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (560:636:712)(549:617:688))
          (PORT IN6 (1031:1174:1320)(1059:1195:1335))
          (PORT IN7 (1514:1690:1870)(1555:1716:1883))
          (PORT IN8 (909:1027:1150)(945:1059:1174))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x83y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1405_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (969:1088:1209)(984:1090:1199))
          (PORT IN3 (754:856:961)(772:863:956))
          (PORT IN5 (964:1085:1210)(982:1089:1199))
          (PORT IN6 (551:636:724)(543:617:692))
          (PORT IN7 (1023:1172:1325)(1034:1166:1304))
          (PORT IN8 (837:943:1053)(808:897:990))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x80y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1407_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1221:1381:1545)(1214:1357:1505))
          (PORT IN2 (773:870:969)(771:858:947))
          (PORT IN5 (1459:1632:1808)(1508:1674:1844))
          (PORT IN6 (1470:1617:1766)(1486:1610:1737))
          (PORT IN8 (1250:1398:1549)(1253:1391:1535))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x83y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1409_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (568:646:727)(571:643:716))
          (PORT IN3 (1704:1901:2101)(1748:1927:2109))
          (PORT IN4 (1231:1388:1548)(1267:1402:1540))
          (PORT IN5 (1264:1414:1566)(1309:1462:1617))
          (PORT IN6 (1236:1410:1589)(1265:1430:1597))
          (PORT IN7 (2188:2381:2581)(2251:2432:2617))
          (PORT IN8 (737:848:963)(739:838:939))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x83y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1113:1245:1380)(1161:1287:1416))
          (PORT IN3 (1034:1167:1301)(1058:1182:1307))
          (PORT IN4 (907:1038:1171)(937:1055:1177))
          (PORT IN5 (1699:1884:2073)(1756:1937:2122))
          (PORT IN6 (1629:1829:2035)(1684:1882:2084))
          (PORT IN7 (579:656:733)(557:622:687))
          (PORT IN8 (894:1023:1155)(915:1033:1153))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x87y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1413_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (746:862:979)(765:867:972))
          (PORT IN2 (1050:1186:1326)(1058:1181:1308))
          (PORT IN3 (575:649:724)(573:636:700))
          (PORT IN5 (756:867:980)(772:872:975))
          (PORT IN7 (954:1064:1175)(963:1066:1171))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x85y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1414_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1244:1401:1561)(1290:1440:1596))
          (PORT IN3 (738:845:956)(743:841:942))
          (PORT IN5 (586:658:731)(574:633:694))
          (PORT IN6 (1215:1388:1565)(1275:1447:1622))
          (PORT IN8 (938:1067:1199)(980:1113:1248))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x86y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1415_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1027:1160:1295)(1025:1137:1254))
          (PORT IN2 (1057:1193:1331)(1076:1201:1329))
          (PORT IN6 (1057:1190:1327)(1077:1203:1334))
          (PORT IN7 (1501:1700:1902)(1599:1800:2005))
          (PORT IN8 (748:844:941)(757:845:934))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x86y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1083:1237:1393)(1096:1239:1386))
          (PORT IN3 (1119:1246:1375)(1138:1258:1382))
          (PORT IN4 (1688:1878:2073)(1732:1907:2087))
          (PORT IN5 (896:1026:1157)(896:1013:1134))
          (PORT IN7 (1086:1212:1339)(1103:1215:1331))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x81y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1419_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (728:832:938)(721:820:920))
          (PORT IN2 (1347:1543:1744)(1372:1551:1733))
          (PORT IN3 (1168:1303:1440)(1196:1320:1450))
          (PORT IN6 (926:1033:1142)(931:1030:1131))
          (PORT IN7 (1173:1307:1442)(1207:1329:1453))
          (PORT IN8 (561:634:709)(550:612:675))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x81y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1420_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (945:1061:1180)(957:1051:1146))
          (PORT IN2 (1037:1179:1325)(1037:1167:1300))
          (PORT IN3 (1424:1566:1710)(1432:1553:1675))
          (PORT IN4 (402:475:549)(376:429:484))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x82y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (571:661:753)(562:638:714))
          (PORT IN3 (1889:2045:2203)(1939:2072:2208))
          (PORT IN4 (532:614:697)(513:576:641))
          (PORT IN5 (887:996:1105)(870:964:1059))
          (PORT IN6 (1476:1666:1859)(1527:1712:1901))
          (PORT IN7 (1118:1246:1376)(1126:1243:1360))
          (PORT IN8 (543:629:718)(520:590:662))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x84y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1423_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1308:1485:1664)(1386:1558:1733))
          (PORT IN2 (1614:1814:2017)(1687:1879:2074))
          (PORT IN3 (1340:1501:1665)(1382:1535:1691))
          (PORT IN4 (1095:1236:1380)(1141:1286:1435))
          (PORT IN5 (1054:1185:1317)(1062:1184:1309))
          (PORT IN7 (898:1030:1164)(927:1051:1177))
          (PORT IN8 (750:855:960)(784:888:994))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x82y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1425_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1134:1259:1388)(1132:1242:1353))
          (PORT IN3 (1011:1148:1291)(1010:1128:1251))
          (PORT IN4 (545:633:721)(540:613:688))
          (PORT IN5 (1912:2120:2333)(1973:2172:2379))
          (PORT IN6 (1232:1370:1511)(1233:1363:1498))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_XOR////    Pos: x86y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1427_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (747:852:960)(743:836:930))
          (PORT IN2 (381:435:491)(352:395:438))
          (PORT IN3 (884:1008:1137)(917:1029:1144))
          (PORT IN6 (362:414:467)(337:378:421))
          (PORT IN8 (552:631:711)(574:649:726))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x84y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1428_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1467:1653:1844)(1521:1700:1884))
          (PORT IN2 (1314:1464:1618)(1353:1496:1642))
          (PORT IN3 (972:1093:1215)(1031:1148:1269))
          (PORT IN4 (1238:1405:1576)(1279:1437:1600))
          (PORT IN7 (1418:1622:1832)(1480:1666:1855))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x79y104
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1436_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1192:1330:1470)(1232:1357:1483))
          (PORT IN3 (777:869:963)(786:866:947))
          (PORT IN6 (920:1056:1194)(931:1051:1174))
          (PORT IN7 (1146:1269:1395)(1167:1280:1398))
          (PORT IN8 (554:626:699)(547:605:664))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x80y100
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1546:1743:1945)(1596:1782:1971))
          (PORT IN4 (414:473:533)(396:447:499))
          (PORT IN6 (944:1066:1190)(981:1094:1209))
          (PORT IN8 (1271:1418:1569)(1325:1463:1604))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:416:448))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:401:432))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:440:500))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x80y103
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1439_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1577:1780:1986)(1643:1838:2037))
          (PORT IN6 (727:834:944)(732:826:923))
          (PORT IN8 (1114:1276:1440)(1153:1302:1455))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x79y108
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1440_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1947:2179:2416)(2010:2229:2455))
          (PORT IN4 (1386:1532:1681)(1442:1589:1741))
          (PORT IN5 (575:659:745)(578:652:727))
          (PORT IN6 (571:656:741)(577:657:739))
          (PORT IN8 (954:1057:1164)(949:1041:1137))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_XOR////    Pos: x79y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1436:1601:1770)(1484:1631:1782))
          (PORT IN2 (782:886:991)(807:901:996))
          (PORT IN3 (1313:1488:1668)(1339:1496:1657))
          (PORT IN4 (754:828:904)(779:843:908))
          (PORT IN7 (807:908:1010)(816:899:984))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x80y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1444_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1603:1780:1963)(1669:1838:2013))
          (PORT IN3 (1669:1864:2063)(1728:1911:2099))
          (PORT IN6 (1215:1368:1526)(1264:1405:1548))
          (PORT IN7 (1422:1594:1771)(1495:1662:1835))
          (PORT IN8 (1138:1269:1403)(1160:1281:1406))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x100y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1446_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (870:966:1065)(892:981:1072))
          (PORT IN3 (1701:1912:2125)(1774:1975:2178))
          (PORT IN5 (1179:1298:1421)(1194:1304:1418))
          (PORT IN6 (780:879:979)(788:875:964))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x100y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1448_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1055:1183:1315)(1056:1172:1290))
          (PORT IN4 (1167:1333:1506)(1145:1278:1416))
          (PORT IN5 (1390:1557:1728)(1420:1568:1720))
          (PORT IN6 (1179:1332:1489)(1203:1343:1485))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR////    Pos: x95y93
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1449_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1080:1207:1339)(1084:1202:1323))
          (PORT IN3 (1398:1548:1701)(1435:1572:1710))
          (PORT IN6 (1045:1178:1314)(1043:1165:1290))
          (PORT IN7 (1324:1479:1637)(1328:1465:1604))
          (PORT IN8 (779:880:982)(801:895:992))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x105y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1478:1663:1852)(1574:1756:1941))
          (PORT IN3 (1288:1446:1605)(1339:1480:1625))
          (PORT IN5 (974:1094:1216)(986:1094:1205))
          (PORT IN6 (1936:2143:2355)(1993:2186:2385))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x103y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1453_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (785:893:1002)(825:929:1034))
          (PORT IN4 (758:880:1004)(749:854:961))
          (PORT IN5 (1843:2059:2280)(1883:2099:2322))
          (PORT IN6 (2911:3216:3529)(2977:3257:3545))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR////    Pos: x98y93
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1454_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (919:1033:1147)(914:1013:1112))
          (PORT IN2 (1073:1222:1374)(1091:1229:1371))
          (PORT IN3 (1601:1780:1962)(1627:1798:1973))
          (PORT IN5 (1737:1937:2142)(1848:2053:2259))
          (PORT IN8 (384:441:500)(380:430:480))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND/D///    Pos: x85y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1455_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1118:1242:1368)(1170:1285:1402))
          (PORT IN8 (1582:1765:1950)(1664:1835:2011))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1455_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1748:1927:2111)(1841:2012:2188))
          (PORT SR (2913:3187:3465)(3088:3353:3622))
          (PORT CINY2 (2746:2746:2751)(3104:3109:3145))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR////    Pos: x124y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1456_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (366:425:484)(344:391:438))
          (PORT IN8 (902:1041:1182)(910:1037:1167))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///ANDXOR/    Pos: x123y79
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1457_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (392:451:510)(364:409:455))
          (PORT IN2 (1296:1468:1642)(1368:1539:1715))
          (PORT IN4 (543:623:705)(526:591:658))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_ANDXOR////    Pos: x125y75
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1458_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1112:1259:1409)(1178:1319:1463))
          (PORT IN7 (1080:1244:1410)(1101:1250:1403))
          (PORT IN8 (929:1051:1176)(970:1083:1199))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1459_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1190:1351:1516)(1186:1327:1472))
          (PORT IN4 (1266:1422:1582)(1312:1462:1616))
          (PORT IN5 (1121:1271:1426)(1160:1297:1437))
          (PORT IN6 (744:838:933)(753:830:910))
          (PORT IN7 (932:1062:1193)(965:1092:1223))
          (PORT IN8 (717:816:917)(734:826:919))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///ANDXOR/    Pos: x121y100
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1460_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (904:1013:1123)(913:1014:1116))
          (PORT IN2 (1102:1224:1347)(1146:1259:1374))
          (PORT IN3 (939:1062:1188)(930:1042:1157))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_ANDXOR////    Pos: x124y100
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1461_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (556:636:716)(570:644:721))
          (PORT IN7 (1287:1436:1588)(1322:1456:1594))
          (PORT IN8 (753:854:956)(773:865:958))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1462_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1122:1245:1373)(1138:1256:1378))
          (PORT IN4 (395:451:509)(387:436:486))
          (PORT IN5 (560:644:728)(544:617:692))
          (PORT IN6 (716:807:899)(722:804:889))
          (PORT IN7 (1764:2001:2242)(1807:2023:2246))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x116y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1464_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (406:466:528)(396:450:505))
          (PORT IN5 (751:859:969)(762:861:961))
          (PORT IN7 (961:1089:1220)(999:1122:1248))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_XOR////    Pos: x119y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (569:641:715)(568:630:693))
          (PORT IN3 (758:868:981)(783:891:1003))
          (PORT IN4 (987:1116:1246)(1016:1136:1259))
          (PORT IN6 (1263:1425:1589)(1319:1472:1626))
          (PORT IN7 (1174:1324:1475)(1211:1365:1521))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x113y105
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1466_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1315:1466:1620)(1335:1478:1623))
          (PORT IN3 (1655:1882:2114)(1749:1960:2175))
          (PORT IN5 (1596:1803:2015)(1626:1814:2005))
          (PORT IN6 (1111:1260:1414)(1117:1262:1410))
          (PORT IN7 (1607:1807:2010)(1663:1847:2034))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_ANDXOR////    Pos: x117y99
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1924:2146:2373)(1992:2217:2445))
          (PORT IN3 (1524:1727:1936)(1605:1812:2021))
          (PORT IN4 (787:883:981)(795:874:954))
          (PORT IN5 (1042:1180:1320)(1034:1152:1273))
          (PORT IN6 (1460:1645:1834)(1491:1662:1838))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x93y86
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1538:1724:1914)(1601:1779:1959))
          (PORT IN8 (1279:1428:1581)(1331:1481:1636))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1469_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1439:1600:1766)(1512:1656:1805))
          (PORT IN5 (1538:1724:1914)(1601:1779:1959))
          (PORT IN8 (1279:1428:1581)(1331:1481:1636))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:534:597))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:488:590))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x93y87
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1471_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1735:1930:2127)(1787:1960:2139))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1471_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1577:1773:1971)(1625:1808:1996))
          (PORT IN7 (1735:1930:2127)(1787:1960:2139))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:409:475))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x93y88
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1473_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1233:1388:1547)(1271:1406:1546))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (525:567:610)(522:539:602))  // in 2 out 1
          (IOPATH IN2 COUTY1 (888:1066:1244)(932:1073:1259))  // in 2 out 4
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x97y79
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1475_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1930:2164:2402)(1991:2218:2451))
          (PORT IN8 (1499:1663:1829)(1551:1696:1845))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:503:570))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1475_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1359:1546:1736)(1387:1556:1728))
          (PORT IN6 (1930:2164:2402)(1991:2218:2451))
          (PORT IN8 (1499:1663:1829)(1551:1696:1845))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:538:600))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:492:593))  // in 1 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:480:577))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x97y80
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1982:2204:2428)(2012:2206:2404))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1477_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1907:2162:2423)(1946:2177:2413))
          (PORT IN8 (1982:2204:2428)(2012:2206:2404))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:495:557))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:449:550))  // in 3 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:437:508))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x97y81
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1479_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1583:1777:1976)(1614:1787:1965))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1479_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1391:1538:1691)(1397:1529:1661))
          (PORT IN5 (1583:1777:1976)(1614:1787:1965))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:571:636))  // in 2 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x110y95
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1482_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1696:1895:2097)(1789:1981:2174))
          (PORT IN7 (1188:1341:1497)(1240:1376:1516))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:478:537))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:407:467))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1482_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1185:1339:1495)(1239:1378:1519))
          (PORT IN5 (1696:1895:2097)(1789:1981:2174))
          (PORT IN7 (1188:1341:1497)(1240:1376:1516))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:495:557))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:449:550))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:454:543))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:409:475))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:360:391))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:59:85))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x110y96
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1484_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1563:1752:1945)(1580:1753:1929))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (525:567:610)(522:539:602))  // in 2 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:437:514))  // in 13 out 1
    )))
  (CELL (CELLTYPE "GLBOUT") // GLBOUT    Pos: x0y0
    (INSTANCE _a1487)
      (DELAY
        (ABSOLUTE
          (IOPATH USR_GLB0 GLB0 (0:0:0)(0:0:0))
          (IOPATH USR_GLB1 GLB1 (0:0:0)(0:0:0))
    )))
 // C_AND////    Pos: x1y127
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1488_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (5091:5407:5732)(5341:5611:5893))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1488_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:156:188))  // in 26 out 9
    )))
 // C_AND////    Pos: x1y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1489_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (3047:3312:3584)(3189:3425:3667))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a1489_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:156:188))  // in 26 out 9
    )))
 // C_///AND/D    Pos: x86y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1592_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (743:862:982)(738:836:937))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1592_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1760:1973:2191)(1837:2030:2228))
          (PORT SR (2316:2522:2733)(2433:2622:2816))
          (PORT CINY2 (2858:2858:2864)(3218:3224:3261))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x83y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1593_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (405:467:531)(402:455:510))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1593_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2087:2311:2540)(2197:2410:2625))
          (PORT SR (2442:2664:2890)(2583:2790:3000))
          (PORT CINY2 (3098:3098:3101)(3551:3554:3597))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x87y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1594_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1093:1225:1360)(1098:1211:1327))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1594_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1911:2145:2386)(2012:2230:2455))
          (PORT SR (2275:2477:2685)(2396:2582:2771))
          (PORT CINY2 (2970:2970:2977)(3332:3339:3377))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x90y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1595_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (889:1007:1128)(937:1051:1167))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1595_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1162:1287:1413)(1201:1322:1445))
          (PORT SR (2887:3150:3419)(3037:3274:3517))
          (PORT CINY2 (2858:2858:2868)(3149:3159:3193))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x87y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1596_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (731:840:950)(739:838:939))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1596_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1334:1483:1634)(1378:1526:1677))
          (PORT SR (2745:2990:3240)(2862:3077:3298))
          (PORT CINY2 (2330:2330:2337)(2582:2589:2617))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x89y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1597_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (433:491:550)(414:463:514))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1597_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1773:1972:2176)(1851:2046:2245))
          (PORT SR (2492:2687:2886)(2597:2768:2941))
          (PORT CINY2 (1850:1850:1859)(1985:1994:2013))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1598_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (569:651:735)(582:657:733))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1598_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1618:1816:2018)(1703:1903:2106))
          (PORT SR (3133:3423:3720)(3307:3577:3850))
          (PORT CINY2 (2522:2522:2533)(2738:2749:2777))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x90y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (770:866:964)(755:842:932))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1599_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1563:1746:1933)(1629:1800:1975))
          (PORT SR (2643:2860:3085)(2776:2975:3177))
          (PORT CINY2 (2282:2282:2292)(2474:2484:2509))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1624_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1264:1415:1569)(1265:1394:1525))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1624_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2203:2475:2755)(2316:2565:2821))
          (PORT SR (2977:3243:3513)(3133:3373:3621))
          (PORT CINY2 (5626:5626:5663)(5927:5964:6021))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1625_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1711:1926:2144)(1745:1938:2134))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1625_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2094:2311:2534)(2165:2364:2566))
          (PORT SR (1714:1863:2016)(1800:1937:2078))
          (PORT CINY2 (5178:5178:5203)(5609:5634:5693))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1626_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1914:2157:2404)(2000:2227:2459))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1626_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1826:2016:2211)(1870:2043:2219))
          (PORT SR (3126:3447:3772)(3304:3619:3941))
          (PORT CINY2 (5018:5018:5045)(5387:5414:5469))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1627_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1108:1260:1415)(1158:1303:1449))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1627_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2199:2423:2652)(2266:2466:2670))
          (PORT SR (2631:2880:3132)(2747:2972:3204))
          (PORT CINY2 (4026:4026:4051)(4259:4284:4325))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x98y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1628_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2194:2494:2801)(2264:2543:2827))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1628_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1879:2127:2382)(1943:2164:2388))
          (PORT SR (2275:2475:2677)(2383:2557:2737))
          (PORT CINY2 (3370:3370:3388)(3611:3629:3665))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x102y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1559:1752:1949)(1619:1796:1978))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1629_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2261:2482:2707)(2324:2520:2719))
          (PORT SR (2007:2157:2313)(2083:2216:2350))
          (PORT CINY2 (2922:2922:2944)(3017:3039:3065))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x99y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1630_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1575:1767:1965)(1619:1797:1978))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1630_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1923:2142:2367)(1998:2185:2376))
          (PORT SR (2322:2521:2728)(2411:2588:2767))
          (PORT CINY2 (2714:2714:2733)(2825:2844:2869))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x99y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1631_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1601:1789:1983)(1643:1816:1995))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1631_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1923:2142:2367)(1998:2185:2376))
          (PORT SR (2322:2521:2728)(2411:2588:2767))
          (PORT CINY2 (2714:2714:2733)(2825:2844:2869))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1640_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (523:602:684)(494:558:623))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1640_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1976:2167:2365)(2035:2216:2401))
          (PORT SR (1973:2175:2384)(2017:2198:2381))
          (PORT CINY2 (4410:4410:4423)(4916:4929:4985))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x96y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1641_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (396:452:510)(366:413:460))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1641_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1998:2192:2393)(2032:2208:2387))
          (PORT SR (2239:2474:2715)(2365:2592:2825))
          (PORT CINY2 (5130:5130:5146)(5708:5724:5789))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x99y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1642_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (793:895:998)(806:887:970))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1642_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1716:1895:2079)(1796:1961:2127))
          (PORT SR (2225:2447:2676)(2346:2553:2766))
          (PORT CINY2 (4890:4890:4909)(5375:5394:5453))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x97y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1643_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (563:648:735)(551:622:694))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1643_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1989:2217:2451)(2075:2293:2512))
          (PORT SR (2541:2788:3040)(2704:2941:3183))
          (PORT CINY2 (4218:4218:4235)(4622:4639:4689))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x96y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1644_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1730:1926:2124)(1838:2028:2222))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1644_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2168:2420:2678)(2268:2514:2762))
          (PORT SR (2390:2616:2847)(2528:2741:2958))
          (PORT CINY2 (4042:4042:4058)(4433:4449:4497))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x110y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1645_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2346:2584:2828)(2429:2655:2886))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1645_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1624:1790:1962)(1646:1789:1934))
          (PORT SR (2455:2672:2893)(2574:2771:2974))
          (PORT CINY2 (5034:5034:5064)(5354:5384:5437))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x104y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1646_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (551:642:734)(541:620:701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1646_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2195:2440:2692)(2243:2464:2688))
          (PORT SR (1954:2099:2248)(2041:2168:2299))
          (PORT CINY2 (3978:3978:4002)(4220:4244:4285))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1647_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (933:1058:1186)(921:1030:1142))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1647_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1992:2202:2417)(2040:2227:2416))
          (PORT SR (2365:2586:2812)(2467:2662:2863))
          (PORT CINY2 (4346:4346:4371)(4634:4659:4705))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1648_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1333:1481:1635)(1368:1509:1655))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1648_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2289:2511:2739)(2364:2566:2771))
          (PORT SR (1825:2007:2194)(1886:2043:2205))
          (PORT CINY2 (5658:5658:5685)(6137:6164:6229))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x108y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1649_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1363:1558:1758)(1382:1563:1747))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1649_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1787:1986:2192)(1880:2069:2262))
          (PORT SR (2239:2468:2704)(2349:2562:2779))
          (PORT CINY2 (5386:5386:5414)(5801:5829:5889))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1650_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (568:645:723)(548:610:674))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1650_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1655:1797:1946)(1671:1798:1928))
          (PORT SR (2355:2609:2870)(2481:2719:2960))
          (PORT CINY2 (4570:4570:4581)(5138:5149:5209))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x89y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1470:1632:1799)(1497:1639:1785))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1651_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1088:1180:1275)(1099:1178:1258))
          (PORT SR (2337:2586:2845)(2391:2618:2848))
          (PORT CINY2 (3898:3898:3907)(4385:4394:4445))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x99y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1652_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1568:1750:1938)(1597:1770:1947))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1652_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1953:2167:2388)(2009:2211:2417))
          (PORT SR (1479:1645:1817)(1523:1670:1819))
          (PORT CINY2 (5274:5274:5293)(5825:5844:5909))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x115y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1653_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1517:1684:1855)(1555:1712:1874))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1653_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2124:2366:2615)(2201:2426:2657))
          (PORT SR (2192:2392:2595)(2278:2449:2627))
          (PORT CINY2 (6298:6298:6333)(6749:6784:6853))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x113y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1654_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1498:1700:1907)(1503:1681:1864))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1654_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1585:1764:1948)(1651:1815:1985))
          (PORT SR (2562:2811:3067)(2677:2906:3139))
          (PORT CINY2 (5690:5690:5723)(6071:6104:6165))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1655_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1726:1937:2155)(1809:2013:2221))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1655_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2176:2381:2591)(2239:2416:2595))
          (PORT SR (1988:2216:2452)(2042:2250:2463))
          (PORT CINY2 (5930:5930:5956)(6473:6499:6569))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x107y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1656_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1494:1699:1910)(1579:1784:1992))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1656_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1978:2183:2390)(2048:2228:2412))
          (PORT SR (2094:2292:2495)(2228:2420:2617))
          (PORT CINY2 (5530:5530:5557)(5987:6014:6077))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x113y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (875:997:1122)(880:994:1110))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1657_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2204:2427:2656)(2292:2502:2717))
          (PORT SR (2042:2215:2390)(2128:2278:2433))
          (PORT CINY2 (6074:6074:6107)(6521:6554:6621))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x90y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1658_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (709:817:926)(699:792:887))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1658_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1972:2168:2369)(2046:2234:2424))
          (PORT SR (2393:2645:2903)(2560:2807:3059))
          (PORT CINY2 (4522:4522:4532)(5099:5109:5169))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x89y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1461:1623:1788)(1489:1629:1773))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1659_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2075:2282:2493)(2101:2280:2464))
          (PORT SR (3093:3410:3735)(3295:3605:3921))
          (PORT CINY2 (3962:3962:3971)(4460:4469:4521))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x98y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1660_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1390:1568:1751)(1383:1539:1696))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1660_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1916:2123:2333)(1994:2174:2359))
          (PORT SR (2056:2281:2514)(2127:2335:2547))
          (PORT CINY2 (5034:5034:5052)(5561:5579:5641))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x116y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1661_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (594:677:762)(591:669:749))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1661_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2218:2457:2700)(2306:2521:2740))
          (PORT SR (2062:2235:2412)(2161:2310:2464))
          (PORT CINY2 (6410:6410:6446)(6863:6899:6969))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x111y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1662_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1169:1340:1517)(1172:1322:1478))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1662_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1962:2192:2428)(1988:2200:2417))
          (PORT SR (2916:3214:3515)(3057:3335:3622))
          (PORT CINY2 (5594:5594:5625)(5993:6024:6085))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1663_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1541:1728:1921)(1602:1779:1959))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1663_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2297:2530:2767)(2381:2597:2819))
          (PORT SR (1809:2014:2227)(1841:2022:2207))
          (PORT CINY2 (5754:5754:5779)(6284:6309:6377))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x116y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1664_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1413:1582:1755)(1442:1595:1751))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1664_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1484:1650:1819)(1513:1660:1808))
          (PORT SR (2854:3117:3388)(2960:3203:3453))
          (PORT CINY2 (5706:5706:5742)(6038:6074:6133))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x106y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1665_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1535:1726:1919)(1559:1726:1895))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1665_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2164:2394:2627)(2251:2459:2671))
          (PORT SR (1894:2067:2244)(2006:2170:2339))
          (PORT CINY2 (5354:5354:5380)(5798:5824:5885))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x104y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1666_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1230:1391:1555)(1285:1432:1582))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1666_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1931:2165:2403)(1975:2184:2399))
          (PORT SR (1630:1760:1896)(1690:1808:1927))
          (PORT CINY2 (4490:4490:4514)(4820:4844:4893))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x104y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1667_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (948:1078:1211)(970:1089:1209))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1667_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2037:2296:2563)(2085:2324:2567))
          (PORT SR (2809:3082:3358)(2941:3192:3451))
          (PORT CINY2 (3850:3850:3874)(4070:4094:4133))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x100y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1668_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1394:1594:1800)(1421:1607:1797))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1668_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1723:1939:2160)(1739:1931:2127))
          (PORT SR (2499:2729:2965)(2612:2818:3028))
          (PORT CINY2 (3146:3146:3166)(3314:3334:3365))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x103y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1669_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1565:1755:1950)(1653:1835:2021))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1669_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1982:2214:2452)(2038:2252:2468))
          (PORT SR (2014:2166:2324)(2072:2195:2320))
          (PORT CINY2 (2970:2970:2993)(3056:3079:3105))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x97y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1670_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (820:930:1041)(821:909:998))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1670_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2035:2228:2427)(2088:2267:2451))
          (PORT SR (2508:2710:2919)(2570:2745:2923))
          (PORT CINY2 (2426:2426:2443)(2522:2539:2561))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x102y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1671_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1222:1349:1480)(1234:1344:1460))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1671_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1758:1968:2183)(1789:1976:2166))
          (PORT SR (2523:2726:2937)(2606:2788:2972))
          (PORT CINY2 (3050:3050:3072)(3167:3189:3217))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x84y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1672_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1095:1219:1345)(1087:1195:1305))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1672_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1955:2157:2364)(2041:2234:2429))
          (PORT SR (2442:2664:2893)(2575:2781:2993))
          (PORT CINY2 (3210:3210:3214)(3665:3669:3713))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x81y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (720:823:928)(728:821:915))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1673_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2132:2375:2623)(2245:2483:2728))
          (PORT SR (2187:2388:2592)(2279:2452:2628))
          (PORT CINY2 (2938:2938:2939)(3398:3399:3441))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x85y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1674_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (964:1089:1215)(1012:1137:1263))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1674_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1269:1450:1634)(1279:1440:1606))
          (PORT SR (2686:2933:3186)(2784:3009:3240))
          (PORT CINY2 (2298:2298:2303)(2579:2584:2613))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x85y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1467:1657:1850)(1525:1708:1895))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1675_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1081:1232:1387)(1082:1218:1358))
          (PORT SR (3400:3719:4046)(3615:3913:4216))
          (PORT CINY2 (2042:2042:2047)(2279:2284:2309))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1676_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (730:830:931)(750:845:942))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1676_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1446:1642:1841)(1487:1677:1870))
          (PORT SR (3236:3527:3825)(3439:3721:4010))
          (PORT CINY2 (2362:2362:2371)(2585:2594:2621))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x91y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1677_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (997:1128:1263)(977:1085:1198))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1677_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1438:1598:1759)(1483:1632:1782))
          (PORT SR (4278:4671:5075)(4572:4956:5348))
          (PORT CINY2 (2010:2010:2021)(2138:2149:2169))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1678_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1232:1388:1549)(1293:1443:1594))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1678_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1758:1987:2220)(1810:2023:2239))
          (PORT SR (2467:2661:2862)(2577:2750:2925))
          (PORT CINY2 (2106:2106:2115)(2285:2294:2317))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x87y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1307:1453:1602)(1307:1433:1563))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1679_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2156:2371:2591)(2222:2421:2624))
          (PORT SR (2714:2931:3155)(2853:3052:3255))
          (PORT CINY2 (1690:1690:1697)(1832:1839:1857))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x84y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1680_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (800:907:1017)(823:931:1041))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1680_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2400:2662:2928)(2443:2676:2915))
          (PORT SR (2622:2868:3118)(2782:3018:3257))
          (PORT CINY2 (3274:3274:3278)(3740:3744:3789))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x91y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1681_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1283:1431:1585)(1260:1385:1515))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1681_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1780:1951:2126)(1848:2008:2170))
          (PORT SR (1853:2035:2224)(1940:2107:2277))
          (PORT CINY2 (4442:4442:4453)(4988:4999:5057))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x97y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1682_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (934:1064:1196)(955:1072:1192))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1682_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2097:2329:2564)(2188:2395:2608))
          (PORT SR (1877:2079:2289)(1926:2107:2291))
          (PORT CINY2 (4858:4858:4875)(5372:5389:5449))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1306:1491:1680)(1350:1530:1713))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1683_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (910:1037:1166)(886:988:1093))
          (PORT SR (2584:2835:3092)(2711:2943:3180))
          (PORT CINY2 (3706:3706:3719)(4091:4104:4149))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x93y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1684_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1522:1693:1866)(1600:1762:1927))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1684_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (911:1027:1144)(909:1005:1104))
          (PORT SR (2201:2404:2611)(2311:2497:2686))
          (PORT CINY2 (3514:3514:3527)(3866:3879:3921))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x101y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1676:1856:2040)(1743:1915:2091))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1685_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1407:1592:1782)(1383:1536:1691))
          (PORT SR (1742:1902:2066)(1813:1960:2109))
          (PORT CINY2 (4282:4282:4303)(4628:4649:4697))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x98y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1686_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1247:1412:1580)(1268:1422:1579))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1686_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2079:2336:2600)(2124:2362:2605))
          (PORT SR (2340:2541:2746)(2445:2623:2805))
          (PORT CINY2 (2858:2858:2876)(3011:3029:3057))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x101y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1687_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1857:2104:2356)(1915:2143:2375))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1687_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1233:1397:1564)(1208:1343:1481))
          (PORT SR (2638:2893:3152)(2777:3007:3243))
          (PORT CINY2 (3834:3834:3855)(4103:4124:4165))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x83y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2220_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1073:1210:1350)(1108:1232:1359))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2220_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1801:1974:2152)(1882:2041:2205))
          (PORT SR (2542:2789:3040)(2681:2907:3136))
          (PORT CINY2 (3290:3290:3293)(3776:3779:3825))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x81y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2221_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (547:636:727)(533:611:690))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2221_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1629:1775:1926)(1681:1813:1951))
          (PORT SR (2042:2219:2399)(2132:2289:2449))
          (PORT CINY2 (3002:3002:3003)(3473:3474:3517))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x85y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2222_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (891:1024:1158)(916:1043:1170))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2222_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1714:1906:2103)(1714:1877:2045))
          (PORT SR (3175:3462:3754)(3380:3658:3939))
          (PORT CINY2 (2426:2426:2431)(2729:2734:2765))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x83y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1079:1213:1350)(1109:1243:1379))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2223_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1788:1984:2186)(1823:1996:2173))
          (PORT SR (2836:3078:3327)(2997:3222:3451))
          (PORT CINY2 (1882:1882:1885)(2126:2129:2153))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x86y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2224_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (915:1040:1167)(941:1065:1190))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2224_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1536:1687:1842)(1588:1728:1870))
          (PORT SR (2485:2682:2884)(2609:2784:2962))
          (PORT CINY2 (1770:1770:1776)(1943:1949:1969))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x89y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2225_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (719:824:930)(747:846:947))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2225_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1648:1823:2005)(1656:1801:1948))
          (PORT SR (4077:4453:4841)(4338:4697:5063))
          (PORT CINY2 (1722:1722:1731)(1835:1844:1861))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x88y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2226_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1750:1981:2219)(1843:2065:2292))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2226_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1771:1955:2144)(1793:1962:2135))
          (PORT SR (2904:3145:3393)(3067:3293:3523))
          (PORT CINY2 (1866:1866:1874)(2021:2029:2049))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x85y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1104:1232:1363)(1089:1199:1312))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2227_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1936:2131:2330)(2022:2205:2393))
          (PORT SR (2890:3144:3403)(3029:3254:3484))
          (PORT CINY2 (1466:1466:1471)(1604:1609:1625))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x84y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2228_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (804:911:1020)(786:875:967))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2228_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1730:1899:2073)(1788:1941:2099))
          (PORT SR (2256:2482:2715)(2319:2527:2738))
          (PORT CINY2 (3338:3338:3342)(3815:3819:3865))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x95y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (730:835:942)(732:833:934))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2229_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1881:2065:2255)(1919:2085:2255))
          (PORT SR (3644:4031:4426)(3936:4330:4734))
          (PORT CINY2 (4890:4890:4905)(5444:5459:5521))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x95y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1348:1514:1682)(1343:1476:1612))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2230_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1881:2065:2255)(1919:2085:2255))
          (PORT SR (3644:4031:4426)(3936:4330:4734))
          (PORT CINY2 (4890:4890:4905)(5444:5459:5521))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x93y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2231_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1045:1172:1301)(1092:1209:1329))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2231_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1272:1398:1529)(1304:1427:1552))
          (PORT SR (2005:2186:2370)(2095:2252:2414))
          (PORT CINY2 (3834:3834:3847)(4241:4254:4301))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x96y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2232_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1271:1441:1614)(1262:1402:1545))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2232_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1454:1588:1728)(1463:1585:1710))
          (PORT SR (2628:2881:3140)(2778:3021:3270))
          (PORT CINY2 (4106:4106:4122)(4508:4524:4573))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2233_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1922:2153:2391)(2017:2236:2461))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2233_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1526:1675:1831)(1529:1662:1799))
          (PORT SR (2047:2218:2392)(2155:2307:2464))
          (PORT CINY2 (4474:4474:4499)(4784:4809:4857))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x98y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2234_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1414:1603:1796)(1410:1571:1738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2234_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1900:2104:2313)(1988:2190:2395))
          (PORT SR (2662:2908:3164)(2783:3014:3247))
          (PORT CINY2 (2474:2474:2492)(2561:2579:2601))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x100y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1277:1453:1634)(1283:1439:1599))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2235_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1882:2100:2325)(1933:2134:2340))
          (PORT SR (2652:2899:3150)(2805:3034:3270))
          (PORT CINY2 (3722:3722:3742)(3989:4009:4049))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x109y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2236_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (755:858:963)(785:889:996))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2236_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2066:2285:2510)(2150:2360:2575))
          (PORT SR (2358:2616:2879)(2450:2683:2922))
          (PORT CINY2 (5754:5754:5783)(6215:6244:6309))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1347:1540:1737)(1386:1571:1761))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2237_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2951:3236:3528)(3052:3312:3578))
          (PORT SR (2937:3229:3525)(3129:3413:3702))
          (PORT CINY2 (6842:6842:6879)(7352:7389:7465))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x91y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2238_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (874:1001:1129)(874:991:1110))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2238_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1935:2125:2322)(2021:2204:2393))
          (PORT SR (2048:2253:2466)(2153:2347:2544))
          (PORT CINY2 (4506:4506:4517)(5063:5074:5133))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x96y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (919:1039:1160)(959:1075:1193))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2239_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1140:1249:1361)(1176:1280:1387))
          (PORT SR (2324:2549:2778)(2459:2668:2883))
          (PORT CINY2 (4554:4554:4570)(5033:5049:5105))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x96y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2240_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1390:1553:1720)(1458:1615:1776))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2240_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1509:1634:1763)(1527:1639:1755))
          (PORT SR (2220:2483:2754)(2280:2517:2758))
          (PORT CINY2 (4810:4810:4826)(5333:5349:5409))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x117y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (408:466:525)(397:447:498))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2241_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1642:1783:1929)(1686:1816:1951))
          (PORT SR (2071:2246:2424)(2166:2316:2471))
          (PORT CINY2 (6522:6522:6559)(6977:7014:7085))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2242_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1104:1232:1365)(1105:1218:1334))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2242_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1468:1598:1731)(1468:1582:1700))
          (PORT SR (2613:2866:3124)(2737:2970:3207))
          (PORT CINY2 (6138:6138:6175)(6527:6564:6629))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1428:1578:1731)(1458:1596:1737))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2243_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1643:1784:1931)(1697:1828:1963))
          (PORT SR (2183:2442:2711)(2220:2451:2688))
          (PORT CINY2 (6138:6138:6167)(6665:6694:6765))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x117y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2244_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1433:1609:1788)(1451:1607:1765))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2244_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1880:2073:2273)(1909:2082:2259))
          (PORT SR (3200:3507:3821)(3339:3633:3933))
          (PORT CINY2 (5690:5690:5727)(6002:6039:6097))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x109y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (917:1057:1201)(914:1044:1176))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2245_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1436:1588:1744)(1470:1616:1764))
          (PORT SR (3284:3633:3985)(3457:3792:4136))
          (PORT CINY2 (5242:5242:5271)(5615:5644:5701))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x105y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2246_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1855:2073:2298)(1905:2110:2320))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2246_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1542:1701:1866)(1547:1685:1826))
          (PORT SR (2060:2229:2401)(2163:2314:2469))
          (PORT CINY2 (4410:4410:4435)(4709:4734:4781))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x103y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2247_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (758:862:969)(758:848:939))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2247_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1602:1795:1992)(1636:1809:1985))
          (PORT SR (2993:3291:3592)(3140:3418:3705))
          (PORT CINY2 (3674:3674:3697)(3881:3904:3941))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x98y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2248_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1716:1932:2154)(1773:1973:2177))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2248_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1612:1787:1966)(1687:1862:2038))
          (PORT SR (2586:2842:3101)(2708:2935:3169))
          (PORT CINY2 (3242:3242:3260)(3461:3479:3513))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x105y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1368:1558:1752)(1403:1572:1745))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2249_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2153:2385:2622)(2234:2451:2671))
          (PORT SR (2378:2579:2786)(2485:2663:2842))
          (PORT CINY2 (3258:3258:3283)(3359:3384:3413))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x97y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2250_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1277:1443:1612)(1298:1468:1641))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2250_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1437:1562:1692)(1444:1560:1677))
          (PORT SR (2669:2924:3184)(2783:3015:3251))
          (PORT CINY2 (2618:2618:2635)(2747:2764:2789))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x102y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1409:1576:1747)(1457:1611:1769))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2251_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1882:2048:2220)(1917:2068:2223))
          (PORT SR (1991:2138:2289)(2071:2198:2328))
          (PORT CINY2 (3178:3178:3200)(3317:3339:3369))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x89y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2348_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1345:1544:1747)(1414:1604:1798))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2348_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2713:2954:3200)(2842:3053:3269))
          (PORT CINY2 (2682:2682:2691)(2960:2969:3001))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x89y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1545:1766:1991)(1604:1800:1999))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2349_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2713:2954:3200)(2842:3053:3269))
          (PORT CINY2 (2682:2682:2691)(2960:2969:3001))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x88y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2350_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1599:1806:2016)(1685:1882:2082))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2350_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2743:2986:3235)(2868:3083:3303))
          (PORT CINY2 (2570:2570:2578)(2846:2854:2885))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x88y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1973:2181:2394)(2083:2280:2483))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2351_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2559:2779:3004)(2663:2850:3042))
          (PORT CINY2 (2506:2506:2514)(2771:2779:2809))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (322:326:330)(313:300:333))  // in 11 out 1
          (IOPATH CINY2 OUT (474:486:499)(483:483:529))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x88y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1437:1617:1803)(1501:1676:1855))
          (PORT IN5 (948:1066:1189)(974:1088:1205))
          (PORT IN6 (1222:1381:1545)(1206:1342:1481))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x82y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1749:1964:2182)(1814:2022:2232))
          (PORT IN7 (1237:1364:1493)(1237:1347:1460))
          (PORT IN8 (749:845:943)(763:852:944))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x81y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1039:1181:1325)(1018:1135:1255))
          (PORT IN5 (946:1059:1175)(966:1070:1176))
          (PORT IN6 (734:835:939)(747:840:937))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x84y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1620:1831:2047)(1708:1914:2128))
          (PORT IN5 (1011:1158:1306)(1017:1155:1296))
          (PORT IN6 (1426:1625:1829)(1475:1669:1866))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x83y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1019:1166:1314)(1047:1188:1330))
          (PORT IN7 (584:660:739)(589:657:727))
          (PORT IN8 (1079:1226:1377)(1105:1243:1384))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x85y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (691:802:915)(679:764:850))
          (PORT IN5 (1587:1790:1998)(1652:1860:2073))
          (PORT IN6 (1094:1230:1369)(1126:1256:1390))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x84y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (720:830:941)(719:813:909))
          (PORT IN5 (1073:1216:1361)(1064:1188:1313))
          (PORT IN6 (1103:1248:1398)(1145:1274:1408))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x84y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (861:988:1116)(877:995:1114))
          (PORT IN7 (933:1050:1168)(936:1048:1163))
          (PORT IN8 (384:442:500)(382:431:480))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x89y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1435:1617:1804)(1522:1697:1878))
          (PORT IN5 (1069:1218:1369)(1100:1240:1383))
          (PORT IN6 (588:666:746)(587:654:724))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x88y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1449:1615:1784)(1507:1660:1819))
          (PORT IN5 (1610:1829:2051)(1662:1868:2079))
          (PORT IN6 (930:1050:1173)(940:1052:1166))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x87y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1107:1249:1394)(1153:1280:1412))
          (PORT IN7 (602:685:770)(599:675:752))
          (PORT IN8 (2258:2550:2846)(2424:2709:3000))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x87y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2374_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (760:855:950)(758:843:929))
          (PORT IN7 (1176:1315:1455)(1199:1333:1469))
          (PORT IN8 (1001:1137:1279)(971:1083:1198))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x88y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1345:1509:1676)(1428:1584:1742))
          (PORT IN5 (1577:1757:1940)(1586:1759:1934))
          (PORT IN6 (1056:1184:1315)(1063:1174:1288))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x89y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1581:1734:1890)(1608:1744:1884))
          (PORT IN7 (914:1034:1155)(951:1064:1181))
          (PORT IN8 (1240:1396:1554)(1283:1439:1599))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x90y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2377_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1374:1526:1681)(1436:1574:1714))
          (PORT IN5 (1590:1795:2006)(1697:1909:2122))
          (PORT IN6 (1235:1381:1532)(1290:1436:1585))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x87y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1144:1283:1425)(1209:1338:1468))
          (PORT IN5 (1460:1652:1849)(1488:1660:1838))
          (PORT IN6 (553:629:707)(543:612:682))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x90y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1630:1815:2003)(1693:1868:2049))
          (PORT IN7 (1614:1797:1985)(1644:1819:1998))
          (PORT IN8 (559:638:718)(543:611:680))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x85y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1453:1641:1834)(1527:1706:1892))
          (PORT IN5 (926:1066:1210)(944:1071:1199))
          (PORT IN6 (1142:1275:1412)(1152:1274:1399))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x85y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1579:1764:1952)(1635:1804:1976))
          (PORT IN7 (1560:1741:1926)(1639:1810:1985))
          (PORT IN8 (1729:1968:2210)(1817:2056:2301))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x85y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2382_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1356:1520:1686)(1395:1546:1701))
          (PORT IN5 (1027:1166:1309)(997:1110:1228))
          (PORT IN6 (1193:1368:1544)(1215:1372:1534))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x86y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1281:1446:1615)(1342:1495:1654))
          (PORT IN5 (1081:1210:1341)(1110:1228:1347))
          (PORT IN6 (1021:1156:1294)(1016:1132:1252))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x85y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2384_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (542:628:715)(525:591:659))
          (PORT IN5 (862:976:1092)(835:927:1022))
          (PORT IN6 (1339:1529:1721)(1371:1546:1725))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x90y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2385_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1275:1433:1594)(1326:1468:1613))
          (PORT IN5 (1466:1643:1825)(1534:1705:1880))
          (PORT IN6 (1117:1256:1397)(1172:1302:1435))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x89y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1589:1789:1996)(1679:1877:2080))
          (PORT IN7 (1597:1809:2026)(1656:1859:2065))
          (PORT IN8 (1664:1883:2108)(1742:1955:2171))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x85y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1365:1562:1761)(1389:1570:1752))
          (PORT IN7 (559:630:703)(549:608:669))
          (PORT IN8 (764:860:959)(788:882:977))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x84y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2388_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1246:1384:1524)(1277:1401:1528))
          (PORT IN5 (882:1007:1133)(908:1021:1137))
          (PORT IN6 (849:978:1109)(879:993:1111))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x83y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2389_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1583:1771:1961)(1639:1810:1983))
          (PORT IN5 (841:959:1080)(849:960:1073))
          (PORT IN6 (1207:1345:1486)(1247:1373:1503))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x85y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2390_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1445:1631:1822)(1517:1693:1876))
          (PORT IN7 (1324:1497:1673)(1405:1576:1748))
          (PORT IN8 (737:844:955)(764:871:980))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x85y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1303:1474:1650)(1349:1515:1686))
          (PORT IN7 (1115:1255:1397)(1165:1313:1464))
          (PORT IN8 (1202:1353:1509)(1189:1317:1450))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x90y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2392_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1465:1650:1839)(1531:1702:1877))
          (PORT IN7 (1458:1630:1808)(1463:1619:1778))
          (PORT IN8 (1162:1311:1463)(1215:1350:1489))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x87y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2393_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1237:1373:1511)(1297:1423:1553))
          (PORT IN7 (773:878:985)(806:912:1021))
          (PORT IN8 (1350:1522:1698)(1342:1494:1650))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x86y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (563:644:727)(560:631:703))
          (PORT IN7 (1388:1572:1759)(1400:1574:1752))
          (PORT IN8 (1222:1372:1525)(1237:1372:1508))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
  (CELL (CELLTYPE "CPE_IBF") // IBF    Pos: x57y0
// internal delay pathes
    (INSTANCE _a2395)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (500:500:500)(500:500:500))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x107y129
    (INSTANCE _a2396)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x111y129
    (INSTANCE _a2397)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x115y129
    (INSTANCE _a2398)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x119y129
    (INSTANCE _a2399)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x123y129
    (INSTANCE _a2400)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x127y129
    (INSTANCE _a2401)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x131y129
    (INSTANCE _a2402)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x135y129
    (INSTANCE _a2403)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_IBF") // IBF    Pos: x103y129
// internal delay pathes
    (INSTANCE _a2404)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (500:500:500)(500:500:500))
    )))
 // C_AND///AND/    Pos: x81y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2405_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (879:1002:1128)(882:996:1112))
          (PORT IN8 (390:447:505)(382:433:485))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2405_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1461:1618:1780)(1508:1656:1805))
          (PORT IN3 (734:841:950)(744:839:937))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR///XOR/    Pos: x80y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2407_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (980:1105:1234)(1014:1126:1241))
          (PORT IN6 (781:868:956)(778:859:943))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2407_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1142:1271:1403)(1193:1309:1427))
          (PORT IN3 (929:1021:1115)(940:1018:1098))
          (PORT IN4 (1493:1637:1785)(1519:1646:1778))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/DST    Pos: x83y110
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a2408_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2145:2348:2554)(2256:2447:2642))
          (PORT CINY2 (3674:3674:3677)(4226:4229:4281))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (310:314:318)(304:290:323))  // in 11 out 2
          (IOPATH CINY2 OUT (462:474:487)(474:473:519))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_XOR///XOR/    Pos: x80y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2409_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1491:1668:1847)(1541:1709:1883))
          (PORT IN6 (748:846:945)(761:850:941))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2409_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1544:1743:1945)(1646:1837:2030))
          (PORT IN4 (2171:2414:2662)(2279:2514:2753))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x82y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2410_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1249:1407:1570)(1240:1376:1515))
          (PORT IN7 (402:462:523)(398:450:502))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2410_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1751:1957:2166)(1834:2031:2232))
          (PORT IN3 (767:855:946)(771:845:921))
          (PORT IN4 (1801:1994:2191)(1843:2028:2217))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_Route1////    Pos: x93y89
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a2412_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (593:637:682)(572:601:677))  // in 13 out 1
    )))
 // C_XOR///XOR/    Pos: x79y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2413_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (546:619:693)(544:606:670))
          (PORT IN7 (1636:1821:2007)(1672:1847:2026))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2413_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1097:1230:1368)(1138:1264:1393))
          (PORT IN3 (1278:1442:1610)(1310:1453:1600))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR///XOR/    Pos: x79y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2414_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (592:662:735)(603:664:727))
          (PORT IN8 (535:618:703)(522:596:671))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2414_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1484:1635:1790)(1519:1656:1795))
          (PORT IN2 (1073:1184:1298)(1093:1202:1312))
          (PORT IN4 (786:858:932)(805:867:931))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x80y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2416_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2282:2530:2783)(2397:2635:2883))
          (PORT IN2 (1306:1443:1583)(1327:1451:1577))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR////    Pos: x79y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2418_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1799:1998:2202)(1865:2052:2245))
          (PORT IN8 (376:432:489)(367:415:463))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x79y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2423_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (706:785:864)(703:778:853))
          (PORT IN7 (1116:1281:1450)(1148:1297:1448))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2423_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1151:1265:1382)(1187:1290:1396))
          (PORT IN4 (1809:2004:2203)(1894:2079:2268))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x77y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2425_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1461:1648:1840)(1472:1636:1801))
          (PORT IN3 (772:865:962)(798:886:977))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x80y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1100:1240:1382)(1143:1276:1412))
          (PORT IN6 (1649:1818:1989)(1705:1860:2021))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2426_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (583:663:745)(571:639:709))
          (PORT IN3 (758:831:907)(768:834:900))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR///XOR/    Pos: x77y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2428_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (534:614:696)(529:598:668))
          (PORT IN8 (1666:1882:2102)(1740:1953:2168))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2428_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1590:1770:1954)(1661:1834:2014))
          (PORT IN3 (1281:1426:1572)(1327:1460:1597))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_OR////    Pos: x82y97
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2429_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (589:671:755)(582:660:740))
          (PORT IN2 (1265:1431:1600)(1297:1456:1617))
          (PORT IN3 (1386:1537:1690)(1393:1532:1672))
          (PORT IN4 (1054:1209:1366)(1078:1217:1357))
          (PORT IN5 (591:674:760)(586:663:741))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
 // C_AND///AND/    Pos: x83y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2430_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (755:867:982)(765:869:976))
          (PORT IN7 (1355:1524:1696)(1367:1514:1663))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2430_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1703:1918:2139)(1768:1971:2179))
          (PORT IN4 (1569:1779:1993)(1640:1829:2023))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x85y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1241:1361:1484)(1254:1360:1471))
          (PORT IN8 (1450:1627:1806)(1461:1611:1767))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x87y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2432_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1412:1592:1774)(1461:1621:1783))
          (PORT IN5 (780:877:976)(820:910:1002))
          (PORT IN6 (404:462:520)(378:421:465))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_///AND/    Pos: x95y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2436_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1528:1698:1870)(1598:1755:1916))
          (PORT IN4 (1496:1666:1840)(1565:1726:1891))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x79y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (939:1058:1180)(933:1042:1155))
          (PORT IN8 (560:641:722)(568:644:721))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_OR////    Pos: x83y102
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2439_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1313:1474:1640)(1353:1512:1673))
          (PORT IN2 (562:649:737)(561:631:703))
          (PORT IN3 (1085:1222:1363)(1117:1254:1395))
          (PORT IN4 (1066:1189:1315)(1086:1204:1324))
          (PORT IN5 (725:824:925)(730:820:911))
          (PORT IN7 (584:666:750)(599:678:758))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x82y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2440_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1811:2028:2250)(1909:2121:2338))
          (PORT IN8 (746:846:948)(756:839:924))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2440_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (586:661:736)(599:664:731))
          (PORT IN4 (1959:2204:2450)(2030:2259:2492))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x83y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2441_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1683:1859:2038)(1759:1922:2088))
          (PORT IN8 (1411:1598:1791)(1454:1633:1815))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x83y99
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2443_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (554:644:737)(553:631:709))
          (PORT IN3 (1948:2193:2441)(2033:2257:2488))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///AND/    Pos: x82y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2444_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1126:1249:1376)(1130:1238:1349))
          (PORT IN4 (1574:1749:1926)(1644:1794:1949))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR////    Pos: x82y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2445_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1463:1620:1784)(1483:1632:1784))
          (PORT IN2 (2454:2765:3083)(2594:2896:3205))
          (PORT IN4 (1025:1156:1290)(1036:1159:1284))
          (PORT IN7 (417:477:539)(402:454:507))
          (PORT IN8 (1782:2008:2239)(1845:2069:2300))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x88y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2446_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (764:865:968)(792:891:993))
          (PORT IN7 (1236:1391:1549)(1254:1398:1546))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2446_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1024:1155:1289)(1044:1160:1278))
          (PORT IN4 (1431:1585:1742)(1455:1595:1741))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x86y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2447_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (416:479:543)(404:462:520))
          (PORT IN8 (1019:1145:1272)(1052:1173:1298))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x90y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2448_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1491:1638:1791)(1526:1661:1800))
          (PORT IN5 (1478:1644:1814)(1546:1702:1864))
          (PORT IN6 (770:866:965)(770:848:930))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x82y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2450_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1228:1407:1588)(1249:1412:1579))
          (PORT IN2 (1657:1866:2080)(1723:1921:2121))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR////    Pos: x82y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1228:1377:1529)(1217:1355:1496))
          (PORT IN6 (1971:2195:2423)(2053:2263:2475))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_OR////    Pos: x84y84
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2453_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (632:709:786)(627:693:759))
          (PORT IN2 (391:455:520)(389:447:505))
          (PORT IN3 (1840:2077:2318)(1878:2101:2326))
          (PORT IN4 (1578:1785:1997)(1659:1867:2080))
          (PORT IN8 (1078:1221:1368)(1087:1213:1341))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x83y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2454_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (701:811:921)(690:782:875))
          (PORT IN2 (1757:1986:2219)(1829:2035:2246))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x88y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2455_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1334:1487:1644)(1370:1509:1653))
          (PORT IN8 (424:486:548)(402:456:512))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x86y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2456_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1461:1637:1819)(1482:1641:1804))
          (PORT IN2 (1771:1974:2183)(1814:2010:2212))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x92y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1634:1834:2041)(1680:1861:2048))
          (PORT IN8 (954:1084:1216)(1005:1142:1282))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_OR////    Pos: x85y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2458_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (552:637:723)(545:614:686))
          (PORT IN2 (1372:1570:1770)(1376:1545:1718))
          (PORT IN3 (1126:1288:1451)(1153:1309:1468))
          (PORT IN4 (1005:1124:1244)(1021:1126:1231))
          (PORT IN6 (918:1053:1192)(930:1049:1173))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x87y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2459_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1211:1352:1496)(1253:1375:1498))
          (PORT IN7 (1123:1263:1404)(1152:1284:1420))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2459_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1661:1848:2039)(1767:1950:2136))
          (PORT IN4 (787:896:1007)(795:901:1009))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x85y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2460_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (586:673:762)(564:633:703))
          (PORT IN4 (1515:1698:1885)(1548:1712:1881))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x90y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2461_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1398:1584:1772)(1462:1633:1808))
          (PORT IN5 (392:448:504)(363:408:453))
          (PORT IN6 (1235:1408:1584)(1288:1447:1608))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_OR////    Pos: x90y70
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2463_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (788:896:1005)(792:896:1002))
          (PORT IN2 (880:1023:1169)(882:1004:1130))
          (PORT IN3 (580:662:745)(570:643:717))
          (PORT IN4 (742:854:968)(750:852:957))
          (PORT IN6 (919:1061:1207)(926:1045:1165))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x89y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2464_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1568:1761:1958)(1608:1785:1968))
          (PORT IN7 (1591:1769:1951)(1656:1823:1993))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2464_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1923:2133:2345)(2042:2240:2444))
          (PORT IN4 (1073:1200:1330)(1119:1235:1353))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x90y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (757:866:978)(766:867:970))
          (PORT IN8 (730:806:883)(744:810:878))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x92y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1517:1701:1889)(1595:1766:1940))
          (PORT IN7 (558:636:715)(552:619:686))
          (PORT IN8 (750:855:960)(784:888:994))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x88y82
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a2469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1959:2200:2447)(2037:2271:2510))
          (PORT IN3 (1006:1127:1252)(1033:1145:1257))
          (PORT IN4 (748:850:955)(754:849:946))
          (PORT IN5 (1440:1609:1784)(1441:1586:1737))
          (PORT IN6 (1368:1543:1720)(1441:1604:1772))
          (PORT IN7 (2023:2258:2500)(2052:2268:2491))
          (PORT IN8 (757:855:956)(761:849:938))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x91y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2472_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1338:1542:1751)(1387:1565:1746))
          (PORT IN7 (593:679:766)(607:688:769))
          (PORT IN8 (386:446:508)(356:404:453))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_OR////    Pos: x85y77
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2473_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (983:1101:1220)(998:1102:1207))
          (PORT IN3 (1240:1388:1539)(1284:1419:1556))
          (PORT IN4 (1202:1353:1505)(1211:1345:1483))
          (PORT IN6 (397:456:515)(369:413:458))
          (PORT IN7 (1261:1414:1571)(1260:1398:1541))
          (PORT IN8 (1079:1231:1385)(1044:1162:1282))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x92y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2474_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1778:1973:2170)(1796:1962:2130))
          (PORT IN7 (1644:1833:2027)(1672:1840:2014))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2474_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1568:1744:1926)(1645:1811:1981))
          (PORT IN4 (1463:1654:1850)(1511:1695:1885))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x88y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2475_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1350:1519:1689)(1374:1526:1682))
          (PORT IN3 (1893:2131:2373)(2010:2238:2469))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_OR////    Pos: x88y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (578:653:730)(568:631:695))
          (PORT IN7 (1887:2136:2390)(1967:2199:2436))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x90y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2478_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1025:1152:1282)(1022:1130:1242))
          (PORT IN4 (1524:1695:1870)(1563:1717:1874))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR////    Pos: x95y84
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2479_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1878:2105:2339)(1940:2161:2386))
          (PORT IN2 (726:825:924)(723:813:905))
          (PORT IN3 (1453:1629:1809)(1458:1622:1788))
          (PORT IN4 (971:1099:1229)(964:1079:1196))
          (PORT IN8 (1408:1574:1744)(1460:1624:1790))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x99y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2480_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1448:1648:1850)(1502:1695:1891))
          (PORT IN8 (1238:1391:1548)(1293:1430:1570))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x100y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2481_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1383:1561:1743)(1453:1626:1801))
          (PORT IN3 (1549:1742:1939)(1588:1763:1941))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x96y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2482_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1501:1708:1917)(1527:1718:1914))
          (PORT IN8 (1680:1929:2186)(1752:1984:2222))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x97y92
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2484_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1263:1437:1613)(1250:1390:1536))
          (PORT IN4 (1338:1509:1684)(1354:1502:1655))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x96y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2485_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1228:1383:1543)(1289:1433:1582))
          (PORT IN8 (1357:1549:1745)(1401:1587:1778))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2485_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1454:1602:1753)(1475:1608:1741))
          (PORT IN4 (1785:2005:2229)(1825:2034:2250))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR////    Pos: x95y85
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1626:1832:2043)(1631:1815:2003))
          (PORT IN2 (1608:1823:2043)(1632:1823:2018))
          (PORT IN3 (570:654:739)(550:623:698))
          (PORT IN4 (755:858:963)(757:858:960))
          (PORT IN7 (588:672:758)(571:644:717))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_OR////    Pos: x96y77
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2489_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1247:1419:1593)(1293:1453:1615))
          (PORT IN2 (745:846:950)(752:854:956))
          (PORT IN4 (967:1080:1194)(985:1092:1202))
          (PORT IN6 (902:1014:1128)(875:965:1057))
          (PORT IN7 (1562:1767:1975)(1590:1788:1990))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x96y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2491_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (764:871:980)(760:858:956))
          (PORT IN6 (1709:1914:2125)(1784:1984:2188))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND////    Pos: x91y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2492_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1242:1392:1546)(1294:1431:1572))
          (PORT IN2 (1435:1595:1760)(1455:1606:1759))
          (PORT IN3 (1162:1316:1474)(1203:1357:1516))
          (PORT IN4 (1564:1742:1922)(1600:1771:1946))
          (PORT IN5 (662:741:822)(654:714:776))
          (PORT IN6 (965:1087:1212)(1008:1124:1241))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///AND/    Pos: x89y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2493_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1601:1793:1989)(1620:1792:1966))
          (PORT IN4 (1098:1250:1404)(1139:1285:1434))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR////    Pos: x98y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2494_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1623:1821:2026)(1663:1854:2051))
          (PORT IN8 (860:960:1062)(876:966:1060))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x95y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2495_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (629:722:816)(615:694:774))
          (PORT IN8 (1250:1386:1526)(1311:1435:1563))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2495_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (776:875:976)(815:909:1006))
          (PORT IN4 (849:951:1056)(879:976:1075))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x96y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2497_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1601:1765:1934)(1667:1810:1956))
          (PORT IN3 (759:869:981)(783:892:1002))
          (PORT IN4 (750:865:981)(751:854:960))
          (PORT IN6 (1229:1385:1542)(1255:1407:1562))
          (PORT IN7 (908:998:1090)(922:997:1074))
          (PORT IN8 (756:870:987)(762:864:969))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x96y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2498_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (922:1058:1197)(942:1063:1186))
          (PORT IN4 (1603:1808:2017)(1628:1804:1985))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR////    Pos: x98y71
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1790:1991:2198)(1841:2032:2230))
          (PORT IN6 (1428:1623:1822)(1450:1621:1798))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x98y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2500_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1320:1489:1661)(1353:1510:1670))
          (PORT IN8 (1713:1925:2142)(1818:2017:2221))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2500_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1517:1697:1882)(1587:1762:1940))
          (PORT IN3 (1611:1767:1926)(1634:1771:1912))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_OR////    Pos: x95y71
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2502_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1708:1908:2113)(1743:1939:2139))
          (PORT IN2 (375:432:490)(350:393:438))
          (PORT IN3 (851:948:1048)(879:969:1061))
          (PORT IN4 (574:666:759)(572:649:728))
          (PORT IN5 (1353:1522:1693)(1379:1539:1701))
          (PORT IN8 (550:634:720)(544:615:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x96y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1566:1765:1968)(1624:1813:2007))
          (PORT IN8 (1280:1424:1570)(1337:1470:1605))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2503_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1666:1884:2105)(1723:1932:2145))
          (PORT IN2 (1226:1370:1516)(1265:1399:1536))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x97y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2504_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (951:1077:1207)(983:1109:1236))
          (PORT IN8 (1839:2069:2304)(1943:2163:2385))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2504_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1328:1476:1626)(1352:1488:1627))
          (PORT IN4 (961:1082:1206)(1007:1127:1248))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR////    Pos: x95y76
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2507_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1749:1963:2181)(1828:2034:2244))
          (PORT IN2 (1314:1470:1629)(1364:1524:1686))
          (PORT IN3 (859:981:1106)(862:973:1085))
          (PORT IN4 (953:1066:1181)(943:1037:1135))
          (PORT IN5 (2407:2664:2927)(2520:2768:3024))
          (PORT IN6 (1409:1597:1788)(1463:1643:1826))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///OR/    Pos: x98y75
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2509_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1391:1562:1734)(1421:1574:1731))
          (PORT IN3 (1394:1581:1772)(1398:1563:1731))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x98y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2510_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1170:1326:1485)(1156:1293:1433))
          (PORT IN8 (1692:1947:2207)(1751:1975:2203))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x84y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2512_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2102:2370:2644)(2175:2434:2698))
          (PORT IN2 (1237:1400:1567)(1261:1405:1554))
          (PORT IN3 (633:715:797)(621:692:764))
          (PORT IN4 (1631:1833:2038)(1651:1828:2011))
          (PORT IN6 (1224:1389:1558)(1255:1403:1554))
          (PORT IN8 (426:486:547)(410:461:514))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x90y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2513_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1458:1640:1826)(1495:1665:1841))
          (PORT IN4 (870:976:1083)(877:963:1052))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR////    Pos: x90y103
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2514_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1681:1878:2080)(1760:1956:2157))
          (PORT IN7 (1662:1853:2047)(1731:1893:2059))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x89y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2515_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1061:1192:1326)(1097:1211:1329))
          (PORT IN8 (917:1015:1116)(946:1037:1128))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2515_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1812:2039:2271)(1884:2106:2334))
          (PORT IN3 (1617:1814:2015)(1683:1857:2037))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_OR////    Pos: x85y97
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2517_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (900:1003:1106)(923:1020:1119))
          (PORT IN2 (572:655:740)(581:659:739))
          (PORT IN4 (1504:1698:1894)(1553:1733:1917))
          (PORT IN5 (400:462:525)(374:420:468))
          (PORT IN7 (1501:1692:1888)(1560:1744:1931))
          (PORT IN8 (876:999:1122)(869:970:1074))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x98y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2518_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1773:1967:2163)(1804:1974:2149))
          (PORT IN6 (1058:1159:1261)(1087:1180:1276))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2518_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1422:1596:1773)(1507:1676:1848))
          (PORT IN4 (1498:1673:1853)(1565:1737:1915))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///AND/    Pos: x90y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2519_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1292:1441:1593)(1329:1469:1614))
          (PORT IN4 (768:867:968)(797:891:988))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_OR////    Pos: x92y96
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2521_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (602:685:769)(586:654:724))
          (PORT IN2 (755:862:970)(777:882:989))
          (PORT IN4 (1275:1445:1619)(1317:1481:1649))
          (PORT IN7 (1075:1220:1369)(1093:1227:1364))
          (PORT IN8 (1499:1698:1899)(1580:1772:1967))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x96y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2522_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1569:1758:1952)(1611:1784:1964))
          (PORT IN7 (1575:1771:1972)(1659:1845:2036))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x93y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2523_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (924:1023:1126)(948:1040:1134))
          (PORT IN2 (1653:1864:2080)(1668:1866:2065))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_OR////    Pos: x100y85
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2524_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1605:1802:2001)(1630:1815:2005))
          (PORT IN2 (1198:1380:1566)(1233:1402:1573))
          (PORT IN3 (1623:1786:1953)(1667:1815:1969))
          (PORT IN5 (1279:1447:1619)(1298:1446:1597))
          (PORT IN6 (536:613:691)(533:596:660))
          (PORT IN8 (1427:1616:1809)(1444:1625:1808))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x101y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2525_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1748:1963:2182)(1818:2012:2212))
          (PORT IN7 (1092:1234:1380)(1096:1223:1352))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2525_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1387:1558:1730)(1425:1577:1733))
          (PORT IN4 (1499:1706:1915)(1553:1744:1939))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x99y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2526_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1503:1687:1876)(1545:1716:1890))
          (PORT IN8 (1569:1744:1924)(1622:1785:1956))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2526_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1062:1209:1359)(1039:1163:1292))
          (PORT IN4 (682:782:883)(688:771:856))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x105y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2529_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1438:1604:1771)(1505:1663:1825))
          (PORT IN7 (1385:1536:1689)(1381:1507:1637))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2529_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (711:786:861)(711:774:837))
          (PORT IN3 (1646:1818:1995)(1662:1813:1969))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x97y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2531_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1541:1712:1885)(1631:1793:1959))
          (PORT IN8 (1461:1650:1842)(1538:1714:1894))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x107y101
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2533_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1060:1162:1267)(1082:1175:1271))
          (PORT IN2 (1844:2062:2282)(1970:2187:2408))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x100y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2534_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (586:667:750)(592:660:729))
          (PORT IN8 (1678:1916:2159)(1746:1963:2183))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1308:1454:1603)(1361:1495:1631))
          (PORT IN2 (1206:1373:1544)(1246:1411:1580))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_OR////    Pos: x88y96
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2535_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (574:656:740)(567:640:714))
          (PORT IN3 (1438:1612:1789)(1439:1604:1773))
          (PORT IN4 (764:873:985)(772:872:974))
          (PORT IN7 (606:690:775)(591:667:744))
          (PORT IN8 (638:717:796)(631:700:772))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x90y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2536_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1496:1680:1867)(1545:1719:1897))
          (PORT IN7 (1430:1590:1754)(1485:1628:1774))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x92y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2537_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (738:856:976)(740:839:939))
          (PORT IN7 (1461:1649:1840)(1501:1679:1861))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_OR////    Pos: x89y105
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2538_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1754:1988:2228)(1789:2023:2260))
          (PORT IN2 (1568:1771:1976)(1626:1825:2029))
          (PORT IN4 (823:919:1017)(845:934:1025))
          (PORT IN5 (603:688:775)(579:644:710))
          (PORT IN7 (605:694:784)(601:679:758))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x94y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2540_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (955:1058:1161)(973:1059:1148))
          (PORT IN2 (620:704:789)(609:686:765))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_OR////    Pos: x87y98
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1540:1715:1895)(1586:1757:1932))
          (PORT IN2 (1340:1510:1683)(1346:1509:1674))
          (PORT IN3 (775:878:983)(785:882:981))
          (PORT IN4 (907:1018:1132)(920:1024:1131))
          (PORT IN5 (1205:1342:1483)(1243:1371:1500))
          (PORT IN8 (1999:2234:2474)(2122:2345:2573))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x90y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2542_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1774:1987:2202)(1859:2060:2265))
          (PORT IN6 (1436:1581:1729)(1454:1583:1716))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2542_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1356:1517:1679)(1411:1554:1699))
          (PORT IN4 (879:980:1081)(905:1002:1102))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x91y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2543_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1385:1547:1713)(1426:1581:1740))
          (PORT IN7 (1008:1145:1285)(981:1093:1206))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2543_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2061:2296:2536)(2111:2336:2565))
          (PORT IN4 (1249:1372:1498)(1261:1370:1484))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x89y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2546_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (387:448:510)(383:438:494))
          (PORT IN3 (956:1070:1185)(950:1055:1161))
          (PORT IN4 (917:1038:1160)(951:1070:1193))
          (PORT IN6 (1355:1503:1657)(1398:1537:1680))
          (PORT IN7 (374:429:486)(352:396:441))
          (PORT IN8 (1101:1223:1349)(1122:1238:1356))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND////    Pos: x92y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2547_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (921:1059:1199)(933:1052:1172))
          (PORT IN8 (732:843:955)(759:869:980))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x92y89
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2548_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (951:1076:1205)(986:1108:1231))
          (PORT IN3 (935:1067:1202)(948:1071:1196))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x92y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2549_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1585:1790:1999)(1577:1758:1945))
          (PORT IN8 (853:973:1094)(847:951:1058))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2549_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1081:1241:1404)(1105:1254:1406))
          (PORT IN2 (902:1030:1158)(921:1047:1177))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_OR////    Pos: x91y85
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2551_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2078:2313:2550)(2147:2375:2609))
          (PORT IN2 (2590:2903:3223)(2711:3003:3300))
          (PORT IN3 (557:638:719)(551:620:690))
          (PORT IN4 (627:709:792)(617:680:745))
          (PORT IN7 (1476:1676:1882)(1520:1709:1903))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND////    Pos: x96y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2553_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1320:1481:1646)(1336:1482:1631))
          (PORT IN6 (1190:1346:1504)(1230:1368:1508))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_OR////    Pos: x94y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2554_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1761:1995:2234)(1789:2008:2230))
          (PORT IN2 (1212:1379:1548)(1240:1403:1571))
          (PORT IN3 (955:1078:1204)(970:1086:1204))
          (PORT IN5 (1830:2041:2257)(1907:2120:2335))
          (PORT IN6 (1068:1214:1364)(1081:1209:1342))
          (PORT IN7 (985:1113:1243)(994:1112:1233))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x97y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2555_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1741:1955:2176)(1792:1989:2189))
          (PORT IN8 (1395:1558:1724)(1431:1573:1718))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2555_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1250:1426:1605)(1277:1441:1608))
          (PORT IN2 (1588:1750:1914)(1595:1732:1873))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x96y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2556_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (785:888:992)(786:877:970))
          (PORT IN8 (892:1034:1177)(905:1028:1152))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2556_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1101:1243:1388)(1110:1246:1385))
          (PORT IN2 (1116:1267:1421)(1108:1243:1382))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_OR////    Pos: x93y73
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1717:1951:2191)(1766:1997:2236))
          (PORT IN2 (394:453:513)(365:410:455))
          (PORT IN3 (1749:1949:2153)(1794:1989:2187))
          (PORT IN4 (1728:1940:2157)(1799:1998:2203))
          (PORT IN5 (894:1008:1125)(878:974:1074))
          (PORT IN6 (399:458:519)(373:417:461))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///OR/    Pos: x94y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2561_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (571:659:749)(569:645:722))
          (PORT IN3 (1515:1693:1873)(1580:1748:1921))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x95y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2562_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1836:2071:2311)(1859:2076:2298))
          (PORT IN8 (1495:1677:1863)(1549:1721:1895))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_OR////    Pos: x94y80
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2564_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (620:704:789)(609:686:765))
          (PORT IN3 (1036:1165:1296)(1050:1178:1309))
          (PORT IN4 (770:870:972)(786:874:964))
          (PORT IN5 (1455:1607:1763)(1466:1606:1751))
          (PORT IN7 (873:983:1095)(861:953:1049))
          (PORT IN8 (765:866:969)(783:875:969))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x96y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2565_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1064:1237:1411)(1041:1186:1333))
          (PORT IN8 (1433:1592:1756)(1516:1666:1821))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2565_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (958:1096:1234)(961:1086:1213))
          (PORT IN3 (730:840:953)(726:825:927))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x94y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2566_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1266:1411:1560)(1290:1425:1562))
          (PORT IN8 (1123:1298:1473)(1144:1299:1456))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2566_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1885:2121:2364)(1948:2180:2415))
          (PORT IN2 (2050:2254:2462)(2133:2318:2510))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x89y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2570_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1866:2103:2345)(1959:2180:2405))
          (PORT IN5 (1336:1494:1656)(1383:1534:1686))
          (PORT IN6 (1369:1549:1733)(1359:1521:1686))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x91y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2571_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1375:1540:1710)(1437:1585:1737))
          (PORT IN7 (773:881:991)(778:877:978))
          (PORT IN8 (1396:1568:1743)(1473:1639:1809))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x86y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2572_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1072:1209:1350)(1054:1169:1289))
          (PORT IN7 (1968:2212:2459)(2064:2288:2520))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2572_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1565:1753:1943)(1606:1771:1941))
          (PORT IN2 (594:667:742)(610:676:743))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x86y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2573_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1632:1800:1972)(1720:1877:2038))
          (PORT IN5 (1022:1163:1307)(993:1109:1228))
          (PORT IN6 (752:864:977)(751:847:944))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x90y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2575_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1704:1923:2148)(1763:1974:2191))
          (PORT IN6 (1279:1447:1617)(1313:1473:1636))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2575_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1708:1920:2135)(1775:1974:2177))
          (PORT IN3 (965:1093:1226)(1005:1135:1268))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x90y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2576_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1427:1638:1852)(1485:1696:1910))
          (PORT IN6 (413:469:527)(400:448:497))
          (PORT IN8 (1066:1200:1339)(1086:1215:1349))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x90y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2578_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (577:661:748)(556:629:702))
          (PORT IN7 (1091:1227:1366)(1119:1249:1383))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2578_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (566:638:711)(547:606:666))
          (PORT IN3 (535:619:703)(517:582:648))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x93y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1267:1410:1556)(1334:1466:1600))
          (PORT IN5 (1119:1267:1417)(1135:1279:1425))
          (PORT IN6 (1404:1566:1733)(1443:1598:1758))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x92y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2581_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1223:1398:1578)(1230:1385:1543))
          (PORT IN7 (1861:2062:2267)(1926:2123:2324))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2581_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1215:1398:1584)(1224:1383:1545))
          (PORT IN2 (1639:1839:2042)(1710:1902:2100))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x94y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2582_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1378:1557:1740)(1431:1596:1763))
          (PORT IN5 (575:650:726)(561:624:688))
          (PORT IN6 (1316:1473:1635)(1358:1512:1671))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x98y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2584_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1865:2088:2317)(1950:2165:2385))
          (PORT IN8 (1391:1560:1731)(1455:1603:1757))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2584_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1483:1654:1826)(1523:1679:1838))
          (PORT IN4 (1234:1387:1543)(1295:1436:1579))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x98y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1125:1251:1379)(1170:1284:1402))
          (PORT IN5 (2222:2523:2829)(2302:2588:2880))
          (PORT IN6 (1410:1591:1776)(1470:1648:1830))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x94y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2587_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1240:1374:1511)(1284:1408:1533))
          (PORT IN7 (1100:1247:1397)(1146:1279:1416))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2587_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1585:1768:1953)(1655:1827:2002))
          (PORT IN4 (2149:2379:2615)(2246:2470:2701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x92y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2588_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1590:1784:1982)(1676:1858:2042))
          (PORT IN7 (983:1105:1230)(1030:1151:1273))
          (PORT IN8 (1278:1444:1612)(1360:1523:1688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x95y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2590_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1421:1580:1742)(1485:1635:1787))
          (PORT IN6 (968:1081:1196)(995:1097:1202))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2590_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1653:1846:2043)(1692:1869:2050))
          (PORT IN4 (937:1056:1179)(966:1077:1190))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x94y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2591_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2092:2308:2529)(2129:2314:2504))
          (PORT IN5 (761:870:980)(776:876:979))
          (PORT IN7 (1239:1410:1585)(1297:1470:1646))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x107y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2593_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1456:1625:1795)(1537:1698:1862))
          (PORT IN8 (1473:1663:1859)(1504:1679:1860))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2593_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1622:1789:1957)(1707:1865:2026))
          (PORT IN4 (1669:1882:2097)(1690:1884:2084))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x112y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1449:1613:1781)(1533:1689:1850))
          (PORT IN5 (1089:1253:1420)(1110:1261:1413))
          (PORT IN7 (1432:1617:1808)(1466:1633:1805))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x102y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2596_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1742:1937:2136)(1825:2006:2190))
          (PORT IN6 (1520:1691:1864)(1568:1726:1887))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2596_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1739:1922:2109)(1817:1988:2162))
          (PORT IN2 (1578:1748:1923)(1625:1791:1959))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x104y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2597_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1470:1608:1751)(1494:1616:1743))
          (PORT IN7 (964:1090:1217)(999:1119:1242))
          (PORT IN8 (1420:1598:1782)(1459:1633:1812))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x110y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1570:1768:1970)(1634:1825:2020))
          (PORT IN8 (1204:1369:1536)(1256:1406:1559))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2599_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1462:1630:1803)(1518:1669:1823))
          (PORT IN4 (1253:1413:1575)(1284:1439:1595))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x115y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2600_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1228:1394:1565)(1292:1441:1593))
          (PORT IN7 (1313:1483:1656)(1339:1504:1672))
          (PORT IN8 (1611:1831:2055)(1667:1874:2087))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x108y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2602_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1636:1841:2049)(1702:1887:2076))
          (PORT IN6 (1464:1618:1778)(1508:1653:1802))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2602_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1597:1793:1993)(1667:1848:2031))
          (PORT IN2 (1466:1635:1808)(1494:1646:1802))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x114y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2603_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1451:1615:1783)(1465:1611:1761))
          (PORT IN5 (1455:1617:1781)(1501:1654:1812))
          (PORT IN7 (1375:1557:1741)(1420:1590:1764))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x108y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2605_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1754:1956:2162)(1787:1959:2136))
          (PORT IN6 (1180:1332:1487)(1232:1373:1516))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2605_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1721:1916:2116)(1749:1917:2090))
          (PORT IN3 (2140:2364:2591)(2217:2434:2654))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x112y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2606_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1587:1810:2038)(1669:1871:2075))
          (PORT IN7 (1771:1978:2187)(1801:1999:2201))
          (PORT IN8 (1781:1995:2213)(1853:2060:2269))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x106y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2608_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1702:1905:2112)(1729:1919:2115))
          (PORT IN7 (1634:1807:1983)(1720:1873:2031))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2608_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1402:1542:1686)(1421:1544:1673))
          (PORT IN3 (2039:2213:2391)(2104:2257:2414))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x110y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2609_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1618:1795:1975)(1716:1880:2047))
          (PORT IN5 (1336:1498:1665)(1325:1468:1613))
          (PORT IN6 (1200:1361:1526)(1188:1322:1461))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x105y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2611_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1713:1870:2031)(1756:1898:2042))
          (PORT IN8 (1775:1975:2179)(1819:2008:2201))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2611_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1730:1902:2078)(1780:1933:2091))
          (PORT IN3 (1616:1810:2007)(1709:1898:2089))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x108y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2612_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (906:997:1090)(913:990:1070))
          (PORT IN6 (1438:1612:1789)(1535:1703:1877))
          (PORT IN8 (1122:1258:1398)(1179:1306:1435))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x106y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2614_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1454:1595:1738)(1478:1600:1725))
          (PORT IN7 (1945:2154:2368)(2053:2252:2456))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2614_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1630:1819:2014)(1703:1884:2068))
          (PORT IN2 (1631:1818:2008)(1722:1905:2090))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x109y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2615_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1743:1950:2162)(1843:2042:2242))
          (PORT IN7 (2348:2625:2908)(2441:2705:2972))
          (PORT IN8 (1593:1773:1956)(1654:1823:1996))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x109y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2617_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1123:1248:1376)(1168:1290:1414))
          (PORT IN6 (1560:1758:1958)(1578:1753:1933))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2617_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1484:1654:1827)(1512:1663:1817))
          (PORT IN3 (1229:1391:1556)(1254:1400:1549))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x115y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2618_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1514:1676:1840)(1561:1706:1854))
          (PORT IN5 (684:762:843)(682:748:816))
          (PORT IN6 (720:829:941)(714:809:906))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x106y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2620_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1468:1609:1752)(1487:1612:1740))
          (PORT IN6 (1045:1203:1366)(1061:1206:1354))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2620_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1439:1608:1780)(1490:1649:1811))
          (PORT IN4 (1017:1166:1315)(998:1111:1228))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x110y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2621_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (878:1004:1131)(906:1024:1144))
          (PORT IN6 (1463:1633:1806)(1515:1676:1840))
          (PORT IN8 (1923:2133:2350)(2002:2216:2434))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x98y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2623_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1713:1889:2070)(1758:1915:2075))
          (PORT IN7 (1798:1988:2183)(1883:2064:2249))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2623_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1677:1862:2053)(1754:1928:2106))
          (PORT IN3 (1726:1916:2111)(1783:1954:2132))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x100y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2624_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1636:1832:2031)(1680:1851:2025))
          (PORT IN6 (725:833:941)(732:831:933))
          (PORT IN8 (907:1030:1156)(918:1035:1155))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x108y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2626_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1737:1920:2107)(1825:1994:2166))
          (PORT IN6 (1887:2094:2307)(1912:2112:2316))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2626_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1743:1932:2127)(1827:2005:2187))
          (PORT IN3 (1313:1479:1648)(1323:1479:1639))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x111y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2627_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1192:1352:1515)(1185:1324:1468))
          (PORT IN5 (1316:1461:1607)(1350:1479:1611))
          (PORT IN7 (1266:1414:1566)(1330:1472:1616))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x100y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1774:1951:2131)(1814:1966:2122))
          (PORT IN6 (1422:1610:1804)(1488:1660:1835))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2629_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1415:1577:1744)(1496:1651:1808))
          (PORT IN3 (2064:2294:2528)(2197:2413:2635))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x104y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2630_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1662:1826:1994)(1693:1835:1980))
          (PORT IN5 (587:668:751)(586:662:739))
          (PORT IN7 (1378:1532:1687)(1405:1534:1668))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x112y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2632_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1965:2201:2440)(2058:2283:2512))
          (PORT IN6 (937:1061:1187)(947:1063:1181))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2632_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1924:2151:2382)(2005:2223:2447))
          (PORT IN2 (1380:1535:1693)(1445:1587:1733))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x115y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1380:1575:1775)(1433:1621:1812))
          (PORT IN5 (571:653:736)(569:645:722))
          (PORT IN7 (1411:1577:1748)(1444:1606:1769))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x110y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2635_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1906:2106:2309)(1968:2151:2337))
          (PORT IN7 (1546:1739:1937)(1548:1724:1901))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2635_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1862:2064:2269)(1909:2093:2280))
          (PORT IN2 (1955:2165:2382)(2021:2228:2443))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x109y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2636_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (943:1058:1175)(966:1072:1179))
          (PORT IN6 (1622:1831:2043)(1675:1867:2065))
          (PORT IN8 (1721:1913:2110)(1806:1996:2191))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x103y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2638_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1667:1857:2051)(1726:1891:2060))
          (PORT IN6 (1321:1513:1708)(1338:1518:1700))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2638_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1674:1862:2054)(1729:1896:2066))
          (PORT IN4 (1574:1756:1944)(1623:1796:1969))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x103y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1402:1575:1752)(1490:1659:1830))
          (PORT IN7 (1403:1593:1786)(1392:1551:1715))
          (PORT IN8 (1323:1503:1686)(1395:1571:1750))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x92y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2641_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1109:1239:1370)(1147:1271:1398))
          (PORT IN6 (1051:1178:1308)(1052:1158:1267))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2641_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1065:1187:1311)(1107:1225:1346))
          (PORT IN2 (1240:1383:1530)(1305:1439:1576))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x97y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2642_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1686:1851:2021)(1743:1896:2053))
          (PORT IN7 (1650:1847:2047)(1719:1914:2116))
          (PORT IN8 (1962:2191:2425)(2041:2270:2505))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x92y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2644_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1258:1394:1532)(1287:1413:1542))
          (PORT IN7 (1154:1282:1414)(1167:1284:1405))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2644_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1271:1409:1550)(1303:1429:1557))
          (PORT IN2 (1405:1595:1788)(1468:1658:1851))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x95y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2645_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2072:2275:2486)(2160:2352:2551))
          (PORT IN5 (1864:2090:2321)(1949:2174:2407))
          (PORT IN6 (1258:1419:1583)(1283:1430:1581))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x92y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2647_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1243:1386:1533)(1274:1409:1547))
          (PORT IN6 (1056:1199:1343)(1074:1206:1339))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2647_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1245:1382:1522)(1287:1410:1537))
          (PORT IN2 (1463:1668:1879)(1519:1723:1931))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x97y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2648_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1472:1617:1767)(1496:1622:1753))
          (PORT IN7 (1816:2020:2228)(1869:2073:2282))
          (PORT IN8 (1327:1494:1663)(1406:1565:1727))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x103y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2650_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1503:1701:1902)(1546:1717:1891))
          (PORT IN6 (1094:1256:1420)(1132:1288:1447))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2650_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1514:1709:1909)(1557:1730:1906))
          (PORT IN4 (1759:1995:2234)(1855:2082:2314))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x105y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1265:1440:1619)(1313:1474:1639))
          (PORT IN6 (1240:1400:1563)(1275:1415:1559))
          (PORT IN8 (1864:2064:2267)(1918:2108:2305))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x108y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2653_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (934:1035:1138)(960:1054:1150))
          (PORT IN6 (1374:1541:1711)(1421:1570:1724))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2653_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (973:1072:1172)(1007:1099:1192))
          (PORT IN3 (566:647:729)(586:664:745))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x108y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2654_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (868:978:1089)(897:994:1091))
          (PORT IN5 (1300:1441:1585)(1342:1482:1624))
          (PORT IN6 (1481:1666:1853)(1522:1701:1882))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x106y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2656_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1730:1913:2100)(1806:1974:2147))
          (PORT IN7 (1535:1736:1941)(1604:1796:1992))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2656_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1724:1907:2096)(1797:1971:2148))
          (PORT IN3 (2334:2601:2872)(2372:2614:2861))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x110y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1768:1939:2115)(1820:1969:2122))
          (PORT IN7 (1108:1273:1439)(1140:1293:1449))
          (PORT IN8 (1234:1410:1589)(1240:1395:1554))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x99y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1978:2204:2436)(2053:2271:2497))
          (PORT IN6 (1617:1812:2012)(1718:1908:2101))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2659_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1330:1472:1617)(1397:1528:1663))
          (PORT IN3 (2033:2227:2425)(2095:2279:2469))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x105y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2660_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1497:1686:1879)(1547:1731:1918))
          (PORT IN6 (1474:1649:1830)(1507:1671:1838))
          (PORT IN8 (1656:1850:2050)(1723:1906:2095))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x102y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2662_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1723:1946:2172)(1782:1979:2178))
          (PORT IN7 (2166:2399:2640)(2234:2455:2680))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2662_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1727:1958:2193)(1783:1987:2194))
          (PORT IN4 (1258:1428:1604)(1306:1459:1613))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x105y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2663_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1643:1801:1961)(1686:1826:1969))
          (PORT IN5 (565:657:750)(545:621:698))
          (PORT IN6 (1067:1225:1387)(1082:1224:1368))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:513:590))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:466:500))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x122y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2668_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (891:1002:1115)(863:951:1041))
          (PORT IN4 (399:469:541)(370:424:480))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x122y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2669_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1454:1625:1800)(1514:1679:1851))
          (PORT IN6 (553:625:699)(546:606:668))
          (PORT IN8 (2700:2976:3257)(2839:3095:3356))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x126y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2670_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1068:1200:1334)(1091:1213:1338))
          (PORT IN2 (907:1029:1154)(970:1101:1232))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x124y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2671_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (731:839:949)(749:847:948))
          (PORT IN8 (561:638:715)(578:653:728))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2671_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (568:649:731)(577:655:735))
          (PORT IN3 (899:1017:1136)(940:1051:1165))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x124y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2672_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1696:1894:2095)(1763:1957:2157))
          (PORT IN8 (761:862:964)(787:882:978))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x123y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2677_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (707:812:918)(712:807:905))
          (PORT IN4 (4456:4930:5414)(4595:5033:5481))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x123y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2678_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1425:1596:1771)(1477:1637:1805))
          (PORT IN4 (1629:1823:2022)(1672:1845:2021))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x123y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2680_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1154:1302:1453)(1187:1340:1496))
          (PORT IN8 (1440:1609:1782)(1458:1622:1789))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x126y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2682_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1054:1190:1329)(1048:1165:1285))
          (PORT IN3 (579:658:738)(573:637:702))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x122y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2684_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1225:1376:1532)(1252:1399:1553))
          (PORT IN7 (1253:1415:1581)(1255:1398:1546))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_XOR////    Pos: x123y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (422:479:537)(407:459:511))
          (PORT IN8 (943:1052:1162)(950:1050:1153))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x122y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2686_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1090:1222:1357)(1116:1243:1372))
          (PORT IN4 (1351:1553:1761)(1380:1566:1756))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x121y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2688_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (394:451:509)(363:407:453))
          (PORT IN8 (600:676:753)(576:640:705))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x126y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2690_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (768:876:985)(764:856:950))
          (PORT IN4 (522:606:691)(492:559:628))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x109y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2691_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1117:1256:1398)(1147:1270:1396))
          (PORT IN8 (1200:1344:1493)(1264:1403:1545))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x124y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2693_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (569:649:730)(567:637:708))
          (PORT IN8 (1222:1373:1529)(1237:1372:1512))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2693_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (584:671:761)(596:680:766))
          (PORT IN2 (878:978:1080)(889:972:1058))
          (PORT IN4 (1800:2006:2216)(1856:2040:2229))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x122y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2694_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1103:1244:1388)(1111:1235:1364))
          (PORT IN7 (1184:1336:1492)(1196:1337:1482))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2694_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (827:948:1071)(838:951:1066))
          (PORT IN4 (1304:1470:1639)(1348:1508:1670))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x123y63
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2696_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (928:1056:1185)(927:1047:1167))
          (PORT IN3 (1115:1278:1443)(1169:1321:1475))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x104y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2697_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1081:1191:1304)(1118:1215:1316))
          (PORT IN8 (1106:1247:1389)(1147:1283:1422))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x106y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2698_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1707:1916:2129)(1792:1992:2195))
          (PORT IN4 (1518:1712:1911)(1551:1732:1916))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x119y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2699_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1852:2058:2270)(1885:2078:2279))
          (PORT IN8 (1648:1843:2043)(1682:1878:2076))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x125y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2700_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (379:435:491)(352:394:436))
          (PORT IN4 (1103:1243:1384)(1176:1320:1464))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x104y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2701_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1546:1737:1932)(1593:1765:1939))
          (PORT IN7 (1614:1809:2009)(1640:1829:2020))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x105y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2702_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1581:1779:1981)(1581:1760:1944))
          (PORT IN4 (1472:1659:1847)(1552:1714:1878))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x107y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1423:1618:1814)(1496:1672:1851))
          (PORT IN7 (380:444:508)(351:400:451))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x104y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2704_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1481:1666:1854)(1589:1769:1954))
          (PORT IN3 (1328:1522:1718)(1342:1510:1681))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x101y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1044:1190:1338)(1046:1163:1284))
          (PORT IN8 (1392:1534:1679)(1409:1535:1666))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x126y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2706_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1256:1406:1559)(1294:1443:1595))
          (PORT IN7 (744:840:937)(763:851:943))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2706_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1568:1763:1961)(1642:1834:2028))
          (PORT IN2 (1286:1430:1579)(1292:1431:1574))
          (PORT IN3 (1598:1779:1965)(1661:1829:2000))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x125y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2707_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1495:1678:1865)(1546:1724:1905))
          (PORT IN3 (933:1041:1151)(931:1029:1130))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x120y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2712_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1259:1423:1592)(1317:1483:1651))
          (PORT IN3 (741:837:934)(745:831:919))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x123y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2714_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1865:2089:2321)(1931:2138:2351))
          (PORT IN8 (893:1011:1133)(900:1013:1127))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2714_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1206:1340:1476)(1195:1314:1435))
          (PORT IN4 (731:826:921)(760:850:942))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x121y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2716_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1225:1350:1480)(1262:1385:1509))
          (PORT IN8 (900:1016:1135)(880:977:1079))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2716_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (892:987:1083)(920:1008:1097))
          (PORT IN2 (1219:1401:1587)(1263:1426:1591))
          (PORT IN3 (1718:1942:2169)(1801:2010:2221))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR///XOR/    Pos: x125y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2718_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1281:1447:1617)(1315:1478:1647))
          (PORT IN8 (1821:2052:2286)(1926:2160:2400))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2718_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1219:1393:1571)(1247:1412:1580))
          (PORT IN2 (541:621:704)(529:599:669))
          (PORT IN3 (871:969:1070)(909:1003:1099))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x125y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2719_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (753:861:970)(761:861:965))
          (PORT IN4 (1095:1228:1363)(1117:1244:1375))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x126y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2720_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (782:893:1004)(779:877:978))
          (PORT IN6 (579:660:743)(578:658:738))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x124y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2721_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (884:1019:1157)(913:1040:1169))
          (PORT IN4 (384:446:510)(370:426:483))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x124y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2722_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (591:674:758)(601:680:760))
          (PORT IN7 (537:624:713)(517:587:657))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2722_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1832:2052:2276)(1914:2129:2351))
          (PORT IN4 (1715:1924:2137)(1766:1958:2155))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x122y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1100:1221:1344)(1095:1202:1312))
          (PORT IN8 (1503:1695:1891)(1549:1733:1923))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR///XOR/    Pos: x121y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2724_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1284:1461:1639)(1335:1496:1660))
          (PORT IN7 (1012:1137:1266)(1011:1121:1232))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2724_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (590:671:754)(586:660:737))
          (PORT IN4 (1603:1782:1965)(1664:1834:2007))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x123y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2725_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (579:666:755)(565:641:718))
          (PORT IN3 (1909:2115:2326)(1965:2165:2370))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR///XOR/    Pos: x122y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2729_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (585:664:744)(587:663:739))
          (PORT IN8 (720:835:953)(709:807:907))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2729_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (715:822:933)(713:806:901))
          (PORT IN4 (1271:1412:1556)(1305:1443:1583))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x122y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1013:1153:1297)(1021:1153:1287))
          (PORT IN8 (1296:1458:1623)(1338:1493:1653))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x110y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2731_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1414:1591:1772)(1468:1642:1818))
          (PORT IN4 (1605:1828:2056)(1680:1882:2087))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x121y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2733_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1274:1462:1656)(1319:1506:1696))
          (PORT IN7 (787:889:992)(801:896:993))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x122y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2734_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1264:1435:1608)(1303:1468:1637))
          (PORT IN4 (745:857:970)(746:845:945))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x108y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2736_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2713:3011:3314)(2830:3111:3398))
          (PORT IN7 (1047:1210:1374)(1039:1178:1321))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x96y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2737_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1529:1728:1931)(1560:1735:1914))
          (PORT IN3 (936:1075:1218)(943:1066:1192))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x121y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2738_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (578:658:740)(575:645:716))
          (PORT IN8 (1592:1806:2027)(1644:1847:2054))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x119y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2739_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1295:1455:1617)(1306:1444:1586))
          (PORT IN4 (1494:1691:1896)(1502:1675:1854))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x100y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2740_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1664:1850:2040)(1768:1953:2143))
          (PORT IN8 (1097:1252:1410)(1100:1243:1388))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x106y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2741_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1794:2007:2223)(1817:2016:2217))
          (PORT IN4 (1682:1842:2006)(1759:1901:2046))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x114y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2742_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2201:2397:2597)(2287:2467:2652))
          (PORT IN6 (926:1062:1199)(956:1084:1213))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x109y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2743_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1898:2125:2358)(1960:2178:2400))
          (PORT IN3 (1818:2049:2283)(1845:2038:2234))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x106y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2744_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1452:1617:1784)(1540:1690:1842))
          (PORT IN8 (854:984:1116)(881:1000:1121))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x125y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2745_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1096:1233:1373)(1121:1251:1384))
          (PORT IN3 (1167:1314:1463)(1206:1360:1516))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x125y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2746_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1246:1429:1614)(1272:1444:1619))
          (PORT IN8 (928:1042:1159)(943:1048:1156))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x116y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2748_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (552:630:710)(549:617:686))
          (PORT IN6 (1127:1265:1408)(1141:1270:1403))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2748_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (723:817:915)(717:807:897))
          (PORT IN4 (732:844:957)(750:851:954))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x115y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2750_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (586:683:782)(574:655:738))
          (PORT IN6 (1213:1392:1576)(1213:1366:1524))
          (PORT IN7 (1415:1570:1728)(1432:1563:1698))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2750_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (966:1091:1218)(980:1103:1228))
          (PORT IN2 (935:1053:1174)(935:1035:1138))
          (PORT IN3 (768:869:971)(768:860:954))
          (PORT IN4 (377:432:488)(353:398:445))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x114y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2751_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (754:873:995)(753:858:965))
          (PORT IN8 (1235:1425:1617)(1248:1419:1594))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2751_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (744:838:934)(743:829:917))
          (PORT IN4 (1454:1611:1771)(1517:1664:1814))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x117y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2756_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1163:1333:1507)(1211:1375:1541))
          (PORT IN2 (1224:1371:1521)(1225:1363:1505))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR///XOR/    Pos: x116y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2757_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1179:1308:1442)(1187:1301:1419))
          (PORT IN6 (1270:1421:1575)(1311:1457:1607))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2757_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (951:1070:1190)(974:1093:1215))
          (PORT IN4 (1050:1194:1339)(1070:1210:1352))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x118y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2758_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1278:1451:1627)(1308:1476:1648))
          (PORT IN8 (362:421:482)(343:390:439))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2758_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (725:817:911)(734:818:903))
          (PORT IN2 (854:974:1097)(866:982:1099))
          (PORT IN3 (358:411:465)(341:385:430))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x121y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2759_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (963:1061:1163)(987:1084:1184))
          (PORT IN7 (1291:1451:1613)(1331:1484:1640))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x122y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2760_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (559:641:725)(562:637:715))
          (PORT IN3 (732:840:949)(716:814:913))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x116y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2761_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (606:696:787)(590:665:742))
          (PORT IN6 (643:724:806)(640:711:783))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x120y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2762_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (815:917:1020)(829:925:1023))
          (PORT IN4 (584:663:743)(565:628:693))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x113y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2763_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1352:1537:1725)(1372:1540:1711))
          (PORT IN8 (953:1093:1236)(980:1102:1226))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x115y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2765_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (937:1062:1188)(940:1052:1167))
          (PORT IN4 (716:823:930)(723:820:917))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x117y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2766_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1634:1838:2047)(1633:1811:1995))
          (PORT IN8 (1098:1228:1361)(1141:1270:1403))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2766_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (897:1029:1165)(909:1034:1162))
          (PORT IN4 (1039:1163:1291)(1088:1201:1315))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x118y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2769_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (580:660:740)(569:639:711))
          (PORT IN8 (1120:1272:1426)(1153:1295:1442))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2769_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1457:1641:1831)(1501:1678:1860))
          (PORT IN3 (1113:1252:1395)(1130:1260:1391))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x120y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2770_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1140:1262:1389)(1177:1302:1429))
          (PORT IN7 (631:717:805)(629:711:793))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x96y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2771_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1501:1668:1840)(1568:1716:1868))
          (PORT IN3 (1617:1827:2042)(1666:1874:2086))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x118y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2773_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1024:1158:1297)(1017:1137:1260))
          (PORT IN7 (564:650:737)(555:630:706))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x97y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2774_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1111:1246:1383)(1153:1276:1404))
          (PORT IN4 (1816:2000:2187)(1915:2094:2277))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x91y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1652:1864:2081)(1702:1901:2106))
          (PORT IN8 (574:660:748)(574:658:744))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x120y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2776_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1109:1229:1352)(1117:1225:1338))
          (PORT IN4 (1581:1751:1927)(1644:1809:1977))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x114y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2777_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1530:1712:1897)(1537:1696:1861))
          (PORT IN8 (906:1032:1160)(930:1044:1159))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x93y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2778_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1356:1526:1699)(1409:1564:1722))
          (PORT IN3 (1369:1548:1731)(1437:1601:1769))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x99y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2779_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1696:1903:2113)(1762:1950:2140))
          (PORT IN7 (1685:1879:2077)(1709:1883:2064))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x102y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2780_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1514:1706:1900)(1541:1706:1874))
          (PORT IN4 (1569:1749:1932)(1640:1799:1961))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x100y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2781_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1365:1566:1767)(1422:1607:1796))
          (PORT IN8 (849:948:1049)(863:949:1037))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x102y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2782_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1659:1838:2019)(1703:1866:2034))
          (PORT IN4 (1562:1785:2012)(1641:1859:2079))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR///XOR/    Pos: x107y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2855_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1465:1605:1747)(1542:1672:1802))
          (PORT IN8 (1554:1761:1974)(1651:1852:2055))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2855_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1675:1841:2010)(1764:1920:2077))
          (PORT IN2 (1257:1406:1557)(1318:1459:1602))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_XOR////    Pos: x81y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2856_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (415:476:537)(402:453:505))
          (PORT IN8 (1057:1186:1315)(1082:1198:1318))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x86y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2857_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1379:1579:1782)(1413:1596:1783))
          (PORT IN3 (1515:1706:1897)(1571:1756:1945))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x90y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2858_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1078:1235:1395)(1134:1287:1442))
          (PORT IN8 (1528:1726:1930)(1540:1720:1902))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x86y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2859_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1389:1582:1777)(1439:1623:1813))
          (PORT IN4 (1636:1814:1999)(1704:1882:2065))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x92y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2860_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1828:2035:2248)(1912:2115:2321))
          (PORT IN8 (1602:1793:1987)(1647:1824:2005))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x90y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2861_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1451:1618:1788)(1508:1653:1801))
          (PORT IN4 (1694:1897:2105)(1788:1988:2191))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_XOR////    Pos: x90y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2862_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1619:1821:2027)(1690:1882:2078))
          (PORT IN8 (1547:1743:1942)(1560:1735:1915))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x84y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2904_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (391:455:520)(389:447:505))
          (PORT IN3 (748:859:972)(755:855:956))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_AND////    Pos: x82y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2905_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1743:1946:2155)(1855:2061:2272))
          (PORT IN6 (550:632:717)(542:618:696))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_OR////    Pos: x84y102
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2906_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (958:1081:1207)(1012:1133:1256))
          (PORT IN7 (1424:1575:1729)(1455:1591:1730))
          (PORT IN8 (1123:1264:1407)(1154:1285:1419))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///AND/    Pos: x87y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2908_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (763:863:964)(787:879:973))
          (PORT IN2 (541:619:698)(526:593:662))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x99y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2909_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1271:1443:1620)(1296:1459:1626))
          (PORT IN8 (577:660:746)(574:650:727))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x97y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2912_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1478:1671:1868)(1504:1683:1865))
          (PORT IN7 (2093:2369:2649)(2129:2381:2637))
          (PORT IN8 (1494:1675:1859)(1561:1726:1896))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///AND/    Pos: x90y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2918_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1764:1946:2133)(1834:2006:2186))
          (PORT IN4 (1795:2009:2228)(1865:2074:2287))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x93y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2922_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1268:1411:1558)(1306:1444:1582))
          (PORT IN7 (1526:1728:1934)(1611:1805:2003))
          (PORT IN8 (1225:1386:1552)(1253:1406:1562))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:543:621))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:458:491))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x101y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2923_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1129:1276:1427)(1162:1315:1471))
          (PORT IN8 (900:1025:1151)(901:1016:1134))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2923_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1376:1572:1772)(1407:1594:1785))
          (PORT IN3 (1017:1152:1290)(1003:1111:1222))
          (PORT IN4 (396:453:512)(386:434:482))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
 // C_AND////    Pos: x87y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2925_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2307:2613:2923)(2345:2625:2912))
          (PORT IN7 (796:896:999)(800:897:996))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x86y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2926_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1075:1194:1316)(1049:1152:1258))
          (PORT IN3 (762:877:995)(771:875:981))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_OR////    Pos: x84y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2927_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1389:1568:1751)(1382:1538:1697))
          (PORT IN2 (1948:2179:2415)(2008:2231:2458))
          (PORT IN3 (2237:2510:2790)(2256:2487:2727))
          (PORT IN4 (1393:1562:1733)(1455:1612:1770))
          (PORT IN5 (1599:1834:2075)(1656:1874:2098))
          (PORT IN6 (1246:1419:1597)(1241:1386:1534))
          (PORT IN8 (1419:1561:1704)(1421:1540:1663))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:507:579))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:538:612))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:471:539))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:509:577))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_XOR////    Pos: x81y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2930_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (752:871:992)(744:856:971))
          (PORT IN6 (1083:1229:1379)(1056:1170:1289))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x83y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2931_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1218:1390:1566)(1242:1405:1572))
          (PORT IN3 (1435:1624:1814)(1470:1650:1834))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x79y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2933_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (394:449:506)(380:428:477))
          (PORT IN8 (766:869:974)(781:872:966))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x80y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2934_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (925:1064:1205)(928:1044:1162))
          (PORT IN6 (561:646:732)(556:626:698))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:498:572))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2934_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1779:2001:2226)(1881:2107:2338))
          (PORT IN3 (966:1091:1219)(973:1085:1197))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_///OR/    Pos: x99y94
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2936_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1574:1765:1959)(1638:1811:1989))
          (PORT IN2 (1482:1660:1844)(1516:1672:1833))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x102y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2937_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1821:2037:2257)(1894:2088:2286))
          (PORT IN8 (927:1038:1152)(941:1044:1149))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_///OR/    Pos: x102y95
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a2939_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1684:1865:2049)(1745:1913:2084))
          (PORT IN2 (1510:1704:1903)(1554:1741:1933))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
 // C_AND////    Pos: x98y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2940_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1539:1725:1915)(1575:1745:1918))
          (PORT IN8 (1002:1138:1278)(983:1095:1210))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:433:500))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x126y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a2942_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1263:1422:1585)(1310:1464:1620))
          (PORT IN6 (578:663:751)(585:667:750))
          (PORT IN8 (387:447:507)(376:429:484))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:509:579))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:465:498))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:456:489))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x118y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2950_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1184:1344:1508)(1244:1408:1575))
          (PORT IN3 (952:1062:1174)(970:1078:1189))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
 // C_XOR////    Pos: x117y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a2951_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1273:1430:1593)(1306:1462:1621))
          (PORT IN7 (1088:1239:1391)(1121:1265:1413))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:409:473))  // in 7 out 1
    )))
 // C_///AND/    Pos: x107y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2952_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1901:2123:2349)(1959:2156:2358))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2952_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_///AND/    Pos: x111y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2953_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2046:2268:2495)(2187:2413:2642))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2953_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_///AND/    Pos: x115y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2954_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2071:2306:2547)(2215:2438:2664))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2954_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_///AND/    Pos: x119y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2955_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2411:2654:2903)(2594:2822:3054))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2955_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_///AND/    Pos: x123y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2956_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2152:2354:2561)(2272:2451:2633))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2956_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_///AND/    Pos: x127y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2957_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2718:2957:3199)(2877:3099:3326))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:535:608))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2957_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_///AND/    Pos: x131y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2958_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2598:2848:3102)(2759:2989:3223))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:494:558))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2958_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_///AND/    Pos: x135y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2959_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2775:3039:3312)(2955:3214:3481))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:532:596))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a2959_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:124:149))  // in 27 out 10
    )))
 // C_////Bridge    Pos: x88y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2960_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1044:1187:1333)(1065:1201:1340))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x96y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2961_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1688:1900:2114)(1751:1951:2157))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x85y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2962_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (772:872:975)(781:876:971))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x81y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2963_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1454:1612:1774)(1517:1677:1840))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x80y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2964_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (767:875:983)(769:868:969))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x80y106
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2965_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (980:1105:1233)(1009:1129:1249))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x82y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2966_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1428:1601:1777)(1506:1678:1854))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x82y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2967_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1628:1794:1965)(1671:1822:1975))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x82y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2968_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1956:2219:2488)(2035:2288:2549))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x84y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2969_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1100:1252:1406)(1147:1285:1426))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x82y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2970_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1244:1397:1552)(1289:1424:1562))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x81y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2971_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1274:1438:1606)(1269:1411:1555))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x81y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2972_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (815:912:1011)(846:942:1040))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x84y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2973_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1390:1560:1735)(1421:1578:1740))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x79y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2974_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (574:652:731)(575:639:704))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x82y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2975_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1612:1802:1995)(1706:1883:2065))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x84y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2976_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1612:1788:1969)(1632:1782:1935))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x80y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2977_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1073:1210:1350)(1094:1223:1356))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x80y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2978_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1836:2039:2248)(1862:2032:2206))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x81y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2979_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1380:1547:1719)(1383:1528:1678))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x82y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2980_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1449:1612:1779)(1499:1653:1811))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x85y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2981_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1405:1554:1707)(1429:1560:1692))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x104y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2982_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (411:467:523)(394:442:491))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x94y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2983_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1621:1793:1969)(1680:1841:2007))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x93y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2984_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1448:1597:1750)(1482:1616:1755))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x86y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2985_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (921:1021:1124)(946:1032:1119))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x94y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2986_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (977:1103:1231)(1012:1135:1261))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x94y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2987_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (544:625:706)(542:610:679))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x96y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2988_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1258:1421:1586)(1255:1397:1542))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x97y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2989_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1719:1937:2156)(1763:1961:2164))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x86y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2990_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1191:1356:1526)(1189:1331:1475))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x79y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2991_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1254:1410:1567)(1339:1491:1645))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x100y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2992_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1684:1867:2057)(1734:1907:2083))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x106y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2993_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1556:1734:1912)(1583:1745:1908))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x96y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2994_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (548:635:722)(544:615:689))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x80y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2995_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (395:455:516)(368:412:458))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x90y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2996_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1215:1373:1532)(1208:1349:1493))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x94y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2997_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1420:1570:1726)(1426:1558:1694))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x89y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2998_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2164:2395:2634)(2234:2458:2687))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x86y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a2999_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1747:1968:2194)(1781:1991:2206))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x80y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3000_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2002:2221:2447)(2064:2267:2472))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x85y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3001_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1025:1150:1281)(1009:1119:1230))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x80y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3002_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1490:1637:1788)(1506:1628:1754))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x86y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3003_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (839:951:1065)(821:912:1007))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x84y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3004_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1028:1168:1311)(1020:1142:1267))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x83y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3005_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1190:1328:1469)(1226:1349:1475))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x86y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3006_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (406:461:517)(393:440:489))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x85y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3007_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (569:646:726)(572:643:717))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x85y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3008_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1748:1957:2169)(1777:1973:2175))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x85y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3009_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1578:1772:1972)(1647:1846:2047))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x95y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3010_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1187:1352:1521)(1250:1407:1568))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x108y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3011_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1433:1619:1808)(1467:1641:1819))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x105y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3012_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1050:1208:1368)(1063:1209:1359))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x105y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3013_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1386:1564:1745)(1417:1574:1735))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x94y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3014_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1573:1764:1960)(1651:1832:2015))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x93y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3015_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (769:877:985)(795:898:1004))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x102y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3016_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (546:633:721)(544:616:689))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x103y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3017_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1283:1434:1590)(1339:1486:1635))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x111y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3018_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1390:1557:1730)(1400:1548:1701))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x111y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3019_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (926:1037:1150)(935:1038:1143))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x115y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3020_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (793:899:1006)(800:893:989))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x112y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3021_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1638:1836:2037)(1693:1886:2083))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x114y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3022_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (764:873:984)(767:868:971))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x115y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3023_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1774:1986:2203)(1772:1954:2139))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x119y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3024_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1505:1702:1904)(1530:1705:1884))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x105y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3025_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (730:839:949)(711:804:899))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x95y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3026_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1107:1255:1403)(1115:1258:1402))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x107y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3027_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1064:1191:1320)(1107:1228:1354))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x109y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3028_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1899:2106:2318)(1968:2161:2359))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x116y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3029_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2036:2277:2522)(2128:2363:2603))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x106y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3030_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (870:997:1127)(900:1017:1136))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x101y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3031_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1747:1985:2227)(1843:2066:2293))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x104y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3032_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1427:1586:1749)(1425:1565:1710))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x99y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3033_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3581:3956:4342)(3698:4057:4427))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x92y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3034_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2167:2468:2775)(2250:2535:2827))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x120y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3035_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (358:409:462)(335:376:419))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x115y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3036_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1575:1753:1937)(1669:1839:2011))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x113y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3037_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (717:826:937)(708:798:889))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x120y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3038_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2351:2599:2852)(2396:2625:2858))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x119y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3039_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1363:1528:1695)(1424:1582:1745))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x110y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3040_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1346:1500:1658)(1342:1470:1602))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x103y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3041_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1109:1244:1382)(1147:1284:1425))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x109y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3042_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1542:1728:1916)(1615:1800:1990))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x107y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3043_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1395:1567:1742)(1470:1641:1813))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x114y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3044_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (754:858:963)(766:866:968))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x86y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3045_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1256:1402:1551)(1261:1394:1529))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x118y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3046_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (948:1059:1172)(938:1035:1136))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x117y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3047_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1219:1386:1558)(1254:1415:1580))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x116y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3048_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1117:1255:1396)(1172:1303:1436))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x94y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3049_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1349:1515:1684)(1377:1528:1681))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x111y105
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3050_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (774:868:963)(766:846:928))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x119y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3051_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (932:1052:1176)(958:1076:1197))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x101y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3052_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1401:1561:1724)(1466:1613:1762))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x91y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3053_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (750:872:995)(730:822:914))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x88y104
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3054_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (640:717:795)(642:708:777))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x95y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3055_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1327:1476:1629)(1383:1534:1689))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x98y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3056_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1710:1924:2143)(1799:2017:2242))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x109y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3057_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (735:837:942)(753:848:944))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x115y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3058_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1801:2011:2230)(1836:2040:2250))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x110y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3059_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (561:644:729)(559:630:701))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x115y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3060_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1402:1604:1811)(1468:1671:1878))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x117y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3061_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1568:1760:1954)(1629:1810:1993))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x125y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3062_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (941:1063:1188)(949:1063:1179))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x126y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3063_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (906:1036:1168)(910:1027:1146))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x123y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3064_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1098:1265:1433)(1110:1251:1396))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x125y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3065_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (553:642:732)(537:603:671))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x123y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3066_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (717:826:937)(718:810:905))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x123y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3067_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (545:629:714)(545:615:686))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x123y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3068_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (924:1070:1219)(938:1064:1193))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x120y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3069_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (932:1047:1163)(929:1032:1137))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x124y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3070_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (754:859:965)(786:889:995))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x126y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3071_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1450:1621:1798)(1469:1626:1786))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x126y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3072_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1340:1490:1645)(1364:1504:1647))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x125y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3073_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (776:878:981)(810:908:1007))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x125y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3074_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (962:1083:1206)(1006:1124:1242))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x125y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3075_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (923:1047:1175)(938:1051:1166))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x125y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3076_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1120:1290:1464)(1142:1289:1439))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x125y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3077_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1151:1300:1455)(1180:1329:1482))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x126y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3078_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (917:1035:1156)(933:1048:1165))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x121y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3079_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (592:679:767)(568:639:712))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x119y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3080_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1390:1546:1706)(1406:1549:1699))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x120y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3081_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (954:1081:1209)(972:1090:1212))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x122y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3082_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (552:636:721)(534:601:670))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x126y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3083_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1425:1598:1774)(1473:1622:1774))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x123y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3084_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1392:1553:1718)(1449:1606:1765))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x120y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3085_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1094:1260:1429)(1123:1278:1435))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x126y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3086_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (385:443:501)(357:400:445))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x103y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3087_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1187:1328:1472)(1219:1349:1481))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x119y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3088_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1153:1313:1477)(1200:1355:1511))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x126y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3089_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (699:799:901)(695:784:874))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x105y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3090_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1382:1544:1707)(1473:1629:1790))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x113y109
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3091_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1257:1426:1598)(1340:1509:1680))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x118y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3092_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1814:2016:2223)(1863:2055:2251))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x121y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3093_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (944:1068:1194)(982:1100:1221))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x124y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3094_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1192:1338:1486)(1249:1388:1531))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x125y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3095_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1046:1171:1297)(1038:1144:1253))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x125y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3096_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (753:845:940)(733:817:904))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x123y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3097_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (842:951:1064)(818:907:998))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x121y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3098_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1594:1805:2020)(1617:1812:2010))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x128y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3099_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1198:1361:1526)(1198:1339:1484))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x126y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3100_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1022:1147:1274)(1060:1176:1296))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x125y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3101_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1208:1368:1531)(1243:1393:1545))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x124y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3102_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (369:430:492)(359:412:466))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x124y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3103_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1263:1431:1604)(1309:1468:1631))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x126y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3104_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1476:1648:1825)(1535:1706:1882))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x122y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3105_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1216:1361:1508)(1259:1390:1524))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x123y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3106_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (606:701:796)(595:676:758))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x118y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3107_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1592:1795:2004)(1596:1789:1986))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x117y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3108_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1465:1621:1781)(1522:1662:1804))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x111y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3109_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1641:1799:1959)(1698:1843:1990))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x115y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3110_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (946:1078:1213)(970:1089:1210))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x118y106
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3111_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1615:1829:2050)(1685:1898:2115))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x119y107
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3112_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1104:1251:1401)(1166:1310:1456))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x121y104
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3113_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1173:1336:1500)(1157:1295:1435))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x116y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3114_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (693:800:908)(690:780:871))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x114y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3115_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1712:1943:2178)(1778:2000:2225))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x120y106
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3116_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1453:1643:1837)(1522:1709:1899))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x115y105
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3117_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1302:1467:1637)(1330:1495:1663))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x124y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3118_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1071:1190:1312)(1071:1175:1282))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x113y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3119_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1706:1926:2151)(1744:1948:2158))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x115y106
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3120_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (946:1084:1225)(953:1072:1193))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x121y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3121_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (569:657:747)(557:631:706))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x122y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3122_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1381:1563:1747)(1443:1615:1791))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x125y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3123_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1249:1408:1572)(1265:1410:1561))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x126y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3124_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1385:1579:1776)(1428:1616:1806))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x125y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3125_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (928:1058:1191)(944:1066:1193))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x118y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3126_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (594:669:745)(609:676:746))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x112y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3127_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (698:814:932)(666:758:852))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x108y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3128_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1429:1609:1795)(1435:1593:1756))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x101y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3129_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1113:1256:1403)(1108:1228:1351))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x105y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3130_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1720:1878:2041)(1754:1895:2040))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x81y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3131_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1292:1444:1598)(1337:1492:1648))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x77y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3132_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (715:824:935)(706:799:895))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x78y104
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3133_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1932:2150:2373)(2015:2210:2409))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x125y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3134_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1328:1478:1632)(1348:1484:1625))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x127y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3135_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (709:823:938)(693:786:881))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x119y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3136_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1206:1389:1574)(1214:1375:1540))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x125y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3137_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (4798:5373:5959)(4912:5428:5960))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x122y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3138_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1629:1804:1983)(1684:1853:2025))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x126y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3139_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1615:1807:2001)(1675:1862:2052))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x126y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3140_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1760:1962:2169)(1854:2048:2247))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x125y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3141_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1135:1279:1426)(1144:1280:1419))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x126y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3142_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1471:1658:1851)(1526:1712:1902))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x123y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3143_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1950:2196:2447)(2097:2338:2584))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x119y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3144_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (547:639:732)(534:611:690))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x109y107
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3145_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1841:2070:2306)(1944:2177:2415))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x114y105
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3146_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1323:1499:1679)(1371:1543:1719))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x118y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3147_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (776:873:973)(798:892:988))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x117y107
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3148_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1404:1597:1791)(1468:1666:1868))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x115y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3149_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1362:1535:1713)(1371:1529:1689))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x85y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3150_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (585:657:732)(598:661:726))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x100y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3151_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1750:1964:2183)(1859:2080:2305))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x86y105
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3152_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1439:1633:1832)(1548:1745:1948))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x83y106
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3153_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (598:676:755)(595:663:734))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x104y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3154_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (574:652:731)(554:619:685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x100y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3155_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (882:987:1094)(916:1016:1117))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x108y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3156_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1353:1542:1736)(1429:1605:1784))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x100y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3157_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1630:1836:2045)(1701:1903:2108))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x94y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3158_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1573:1740:1909)(1572:1718:1868))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x103y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3159_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2055:2299:2546)(2169:2388:2611))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x97y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3160_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (586:677:769)(564:641:720))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x94y106
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3161_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1375:1536:1700)(1386:1529:1678))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x112y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3162_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1240:1391:1546)(1234:1369:1509))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x126y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3163_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (790:890:992)(822:919:1019))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x125y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3164_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (564:649:736)(570:652:736))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x119y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3165_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (771:879:988)(781:888:997))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x118y109
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3166_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (563:651:740)(565:647:732))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x80y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3167_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1955:2176:2403)(2081:2313:2550))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x77y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3168_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1448:1634:1827)(1490:1675:1866))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x82y107
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3169_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (525:612:702)(507:577:648))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x81y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3170_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (972:1075:1180)(995:1091:1191))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x81y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3171_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1214:1363:1514)(1236:1365:1498))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x78y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3172_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (704:816:930)(715:816:919))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x82y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3173_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1773:1945:2122)(1812:1978:2147))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x83y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3174_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1273:1439:1607)(1350:1515:1683))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x81y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3175_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1790:2002:2218)(1888:2102:2318))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x81y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3176_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1294:1429:1567)(1317:1442:1569))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x80y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3177_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1531:1727:1927)(1558:1729:1906))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x87y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3178_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1664:1884:2111)(1732:1944:2159))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x86y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3179_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (864:983:1105)(851:951:1053))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x105y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3180_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (389:449:510)(368:414:460))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:342:381))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x89y89
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3181_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (616:712:809)(608:693:779))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:352:392))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x93y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3182_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1314:1475:1640)(1359:1511:1666))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x99y109
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3183_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1520:1681:1846)(1568:1725:1887))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x126y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3184_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1768:1992:2220)(1808:2018:2231))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x114y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3185_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1378:1537:1702)(1385:1534:1684))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x125y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3186_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1244:1393:1547)(1292:1439:1590))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:364:404))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x121y63
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3187_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (779:877:976)(790:880:971))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x120y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3188_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (759:869:982)(784:891:999))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x107y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3189_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (927:1062:1199)(948:1077:1207))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x109y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3190_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (894:1032:1173)(902:1024:1147))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:371:410))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x103y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3191_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (559:648:739)(559:638:720))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x102y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3192_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1450:1641:1838)(1482:1665:1851))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x106y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3193_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1194:1366:1542)(1236:1406:1577))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x103y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3194_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (930:1062:1197)(945:1064:1187))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x104y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3195_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1301:1470:1642)(1340:1500:1663))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x126y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3196_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1083:1218:1354)(1112:1239:1371))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x125y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3197_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (552:636:722)(549:617:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x126y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3198_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (885:1020:1157)(905:1020:1138))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x125y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3199_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1255:1429:1608)(1321:1487:1655))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x123y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3200_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1051:1201:1355)(1065:1208:1354))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x119y105
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3201_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (954:1076:1199)(992:1111:1231))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x116y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3202_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (380:437:495)(375:426:478))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x113y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3203_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (900:1033:1169)(908:1030:1155))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x117y106
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3204_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (534:620:708)(521:587:654))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x120y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3205_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1583:1783:1989)(1593:1773:1959))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x91y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3206_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (800:902:1004)(822:913:1007))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x94y105
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3207_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1490:1661:1838)(1513:1674:1840))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x96y104
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3208_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (976:1108:1245)(1005:1131:1262))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x96y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3209_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (926:1058:1194)(936:1060:1186))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:361:399))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x96y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3210_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1136:1276:1417)(1145:1276:1409))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x103y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3211_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (888:1001:1116)(884:982:1084))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x99y76
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3212_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (582:669:756)(576:651:726))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x101y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3213_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (551:640:731)(551:625:701))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:382:421))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x90y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3214_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1560:1812:2066)(1625:1872:2124))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x86y107
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3215_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (728:830:934)(748:846:946))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x107y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3216_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1462:1638:1819)(1468:1623:1781))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x104y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3217_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1109:1249:1390)(1144:1268:1397))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:356:395))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x82y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a3218_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1377:1549:1724)(1441:1608:1778))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:373:411))  // in 1 out 2
    )))
 // C_AND///AND/    Pos: x79y60
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1847:1963:2083)(1904:2004:2106))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:477:547))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3263_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2307:2533:2768)(2446:2675:2906))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:566:639))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a3263_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT1 (0:0:0)(0:0:0))
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT1 COUTX (401:414:428)(400:391:427))  // in 26 out 3
          (IOPATH OUT1 POUTX (376:392:408)(375:368:407))  // in 26 out 6
          (IOPATH OUT2 COUTX (401:414:428)(400:391:427))  // in 27 out 3
          (IOPATH OUT2 POUTX (376:392:408)(375:368:407))  // in 27 out 6
    )))
)
// 
// 
// Min/Max-Timing
//         2952/10      1  min:  100  max:  100
//         2953/10      1  min:  100  max:  100
//         2954/10      1  min:  100  max:  100
//         2955/10      1  min:  100  max:  100
//         2956/10      1  min:  100  max:  100
//         2957/10      1  min:  100  max:  100
//         2958/10      1  min:  100  max:  100
//         2959/10      1  min:  100  max:  100
