{
  "module_name": "hw.c",
  "hash_id": "3c9b36a95b45ab601c3bee97d114f4b2c57d2014d7babb9a72038d5dd441896b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8723be/hw.c",
  "human_readable_source": "\n \n\n#include \"../wifi.h\"\n#include \"../efuse.h\"\n#include \"../base.h\"\n#include \"../regd.h\"\n#include \"../cam.h\"\n#include \"../ps.h\"\n#include \"../pci.h\"\n#include \"reg.h\"\n#include \"def.h\"\n#include \"phy.h\"\n#include \"../rtl8723com/phy_common.h\"\n#include \"dm.h\"\n#include \"../rtl8723com/dm_common.h\"\n#include \"fw.h\"\n#include \"../rtl8723com/fw_common.h\"\n#include \"led.h\"\n#include \"hw.h\"\n#include \"../pwrseqcmd.h\"\n#include \"pwrseq.h\"\n#include \"../btcoexist/rtl_btc.h\"\n#include <linux/kernel.h>\n\n#define LLT_CONFIG\t5\n\nstatic void _rtl8723be_return_beacon_queue_skb(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl8192_tx_ring *ring = &rtlpci->tx_ring[BEACON_QUEUE];\n\tstruct sk_buff_head free_list;\n\tunsigned long flags;\n\n\tskb_queue_head_init(&free_list);\n\tspin_lock_irqsave(&rtlpriv->locks.irq_th_lock, flags);\n\twhile (skb_queue_len(&ring->queue)) {\n\t\tstruct rtl_tx_desc *entry = &ring->desc[ring->idx];\n\t\tstruct sk_buff *skb = __skb_dequeue(&ring->queue);\n\n\t\tdma_unmap_single(&rtlpci->pdev->dev,\n\t\t\t\t rtlpriv->cfg->ops->get_desc(hw, (u8 *)entry,\n\t\t\t\t\t\ttrue, HW_DESC_TXBUFF_ADDR),\n\t\t\t\t skb->len, DMA_TO_DEVICE);\n\t\t__skb_queue_tail(&free_list, skb);\n\t\tring->idx = (ring->idx + 1) % ring->entries;\n\t}\n\tspin_unlock_irqrestore(&rtlpriv->locks.irq_th_lock, flags);\n\n\t__skb_queue_purge(&free_list);\n}\n\nstatic void _rtl8723be_set_bcn_ctrl_reg(struct ieee80211_hw *hw,\n\t\t\t\t\tu8 set_bits, u8 clear_bits)\n{\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\trtlpci->reg_bcn_ctrl_val |= set_bits;\n\trtlpci->reg_bcn_ctrl_val &= ~clear_bits;\n\n\trtl_write_byte(rtlpriv, REG_BCN_CTRL, (u8)rtlpci->reg_bcn_ctrl_val);\n}\n\nstatic void _rtl8723be_stop_tx_beacon(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 tmp1byte;\n\n\ttmp1byte = rtl_read_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2);\n\trtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2, tmp1byte & (~BIT(6)));\n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0x64);\n\ttmp1byte = rtl_read_byte(rtlpriv, REG_TBTT_PROHIBIT + 2);\n\ttmp1byte &= ~(BIT(0));\n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 2, tmp1byte);\n}\n\nstatic void _rtl8723be_resume_tx_beacon(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 tmp1byte;\n\n\ttmp1byte = rtl_read_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2);\n\trtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2, tmp1byte | BIT(6));\n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff);\n\ttmp1byte = rtl_read_byte(rtlpriv, REG_TBTT_PROHIBIT + 2);\n\ttmp1byte |= BIT(1);\n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 2, tmp1byte);\n}\n\nstatic void _rtl8723be_enable_bcn_sub_func(struct ieee80211_hw *hw)\n{\n\t_rtl8723be_set_bcn_ctrl_reg(hw, 0, BIT(1));\n}\n\nstatic void _rtl8723be_disable_bcn_sub_func(struct ieee80211_hw *hw)\n{\n\t_rtl8723be_set_bcn_ctrl_reg(hw, BIT(1), 0);\n}\n\nstatic void _rtl8723be_set_fw_clock_on(struct ieee80211_hw *hw, u8 rpwm_val,\n\t\t\t\t       bool b_need_turn_off_ckk)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tbool b_support_remote_wake_up;\n\tu32 count = 0, isr_regaddr, content;\n\tbool b_schedule_timer = b_need_turn_off_ckk;\n\trtlpriv->cfg->ops->get_hw_reg(hw, HAL_DEF_WOWLAN,\n\t\t\t\t      (u8 *)(&b_support_remote_wake_up));\n\n\tif (!rtlhal->fw_ready)\n\t\treturn;\n\tif (!rtlpriv->psc.fw_current_inpsmode)\n\t\treturn;\n\n\twhile (1) {\n\t\tspin_lock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\tif (rtlhal->fw_clk_change_in_progress) {\n\t\t\twhile (rtlhal->fw_clk_change_in_progress) {\n\t\t\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t\t\tcount++;\n\t\t\t\tudelay(100);\n\t\t\t\tif (count > 1000)\n\t\t\t\t\treturn;\n\t\t\t\tspin_lock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t\t}\n\t\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t} else {\n\t\t\trtlhal->fw_clk_change_in_progress = false;\n\t\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tif (IS_IN_LOW_POWER_STATE(rtlhal->fw_ps_state)) {\n\t\trtlpriv->cfg->ops->get_hw_reg(hw, HW_VAR_SET_RPWM,\n\t\t\t\t\t      (u8 *)(&rpwm_val));\n\t\tif (FW_PS_IS_ACK(rpwm_val)) {\n\t\t\tisr_regaddr = REG_HISR;\n\t\t\tcontent = rtl_read_dword(rtlpriv, isr_regaddr);\n\t\t\twhile (!(content & IMR_CPWM) && (count < 500)) {\n\t\t\t\tudelay(50);\n\t\t\t\tcount++;\n\t\t\t\tcontent = rtl_read_dword(rtlpriv, isr_regaddr);\n\t\t\t}\n\n\t\t\tif (content & IMR_CPWM) {\n\t\t\t\trtl_write_word(rtlpriv, isr_regaddr, 0x0100);\n\t\t\t\trtlhal->fw_ps_state = FW_PS_STATE_RF_ON;\n\t\t\t\trtl_dbg(rtlpriv, COMP_POWER, DBG_LOUD,\n\t\t\t\t\t\"Receive CPWM INT!!! Set pHalData->FwPSState = %X\\n\",\n\t\t\t\t\trtlhal->fw_ps_state);\n\t\t\t}\n\t\t}\n\n\t\tspin_lock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\trtlhal->fw_clk_change_in_progress = false;\n\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\tif (b_schedule_timer)\n\t\t\tmod_timer(&rtlpriv->works.fw_clockoff_timer,\n\t\t\t\t  jiffies + MSECS(10));\n\t} else  {\n\t\tspin_lock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\trtlhal->fw_clk_change_in_progress = false;\n\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t}\n}\n\nstatic void _rtl8723be_set_fw_clock_off(struct ieee80211_hw *hw, u8 rpwm_val)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl8192_tx_ring *ring;\n\tenum rf_pwrstate rtstate;\n\tbool b_schedule_timer = false;\n\tu8 queue;\n\n\tif (!rtlhal->fw_ready)\n\t\treturn;\n\tif (!rtlpriv->psc.fw_current_inpsmode)\n\t\treturn;\n\tif (!rtlhal->allow_sw_to_change_hwclc)\n\t\treturn;\n\trtlpriv->cfg->ops->get_hw_reg(hw, HW_VAR_RF_STATE, (u8 *)(&rtstate));\n\tif (rtstate == ERFOFF || rtlpriv->psc.inactive_pwrstate == ERFOFF)\n\t\treturn;\n\n\tfor (queue = 0; queue < RTL_PCI_MAX_TX_QUEUE_COUNT; queue++) {\n\t\tring = &rtlpci->tx_ring[queue];\n\t\tif (skb_queue_len(&ring->queue)) {\n\t\t\tb_schedule_timer = true;\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tif (b_schedule_timer) {\n\t\tmod_timer(&rtlpriv->works.fw_clockoff_timer,\n\t\t\t  jiffies + MSECS(10));\n\t\treturn;\n\t}\n\n\tif (FW_PS_STATE(rtlhal->fw_ps_state) != FW_PS_STATE_RF_OFF_LOW_PWR) {\n\t\tspin_lock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\tif (!rtlhal->fw_clk_change_in_progress) {\n\t\t\trtlhal->fw_clk_change_in_progress = true;\n\t\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t\trtlhal->fw_ps_state = FW_PS_STATE(rpwm_val);\n\t\t\trtl_write_word(rtlpriv, REG_HISR, 0x0100);\n\t\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SET_RPWM,\n\t\t\t\t\t\t      (u8 *)(&rpwm_val));\n\t\t\tspin_lock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t\trtlhal->fw_clk_change_in_progress = false;\n\t\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t} else {\n\t\t\tspin_unlock_bh(&rtlpriv->locks.fw_ps_lock);\n\t\t\tmod_timer(&rtlpriv->works.fw_clockoff_timer,\n\t\t\t\t  jiffies + MSECS(10));\n\t\t}\n\t}\n\n}\n\nstatic void _rtl8723be_set_fw_ps_rf_on(struct ieee80211_hw *hw)\n{\n\tu8 rpwm_val = 0;\n\trpwm_val |= (FW_PS_STATE_RF_OFF | FW_PS_ACK);\n\t_rtl8723be_set_fw_clock_on(hw, rpwm_val, true);\n}\n\nstatic void _rtl8723be_fwlps_leave(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tbool fw_current_inps = false;\n\tu8 rpwm_val = 0, fw_pwrmode = FW_PS_ACTIVE_MODE;\n\n\tif (ppsc->low_power_enable) {\n\t\trpwm_val = (FW_PS_STATE_ALL_ON | FW_PS_ACK); \n\t\t_rtl8723be_set_fw_clock_on(hw, rpwm_val, false);\n\t\trtlhal->allow_sw_to_change_hwclc = false;\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_H2C_FW_PWRMODE,\n\t\t\t\t\t      (u8 *)(&fw_pwrmode));\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_FW_PSMODE_STATUS,\n\t\t\t\t\t      (u8 *)(&fw_current_inps));\n\t} else {\n\t\trpwm_val = FW_PS_STATE_ALL_ON;\t \n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SET_RPWM,\n\t\t\t\t\t      (u8 *)(&rpwm_val));\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_H2C_FW_PWRMODE,\n\t\t\t\t\t      (u8 *)(&fw_pwrmode));\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_FW_PSMODE_STATUS,\n\t\t\t\t\t      (u8 *)(&fw_current_inps));\n\t}\n\n}\n\nstatic void _rtl8723be_fwlps_enter(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tbool fw_current_inps = true;\n\tu8 rpwm_val;\n\n\tif (ppsc->low_power_enable) {\n\t\trpwm_val = FW_PS_STATE_RF_OFF_LOW_PWR;\t \n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_FW_PSMODE_STATUS,\n\t\t\t\t\t      (u8 *)(&fw_current_inps));\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_H2C_FW_PWRMODE,\n\t\t\t\t\t      (u8 *)(&ppsc->fwctrl_psmode));\n\t\trtlhal->allow_sw_to_change_hwclc = true;\n\t\t_rtl8723be_set_fw_clock_off(hw, rpwm_val);\n\t} else {\n\t\trpwm_val = FW_PS_STATE_RF_OFF;\t \n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_FW_PSMODE_STATUS,\n\t\t\t\t\t      (u8 *)(&fw_current_inps));\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_H2C_FW_PWRMODE,\n\t\t\t\t\t      (u8 *)(&ppsc->fwctrl_psmode));\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SET_RPWM,\n\t\t\t\t\t      (u8 *)(&rpwm_val));\n\t}\n\n}\n\nvoid rtl8723be_get_hw_reg(struct ieee80211_hw *hw, u8 variable, u8 *val)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\tswitch (variable) {\n\tcase HW_VAR_RCR:\n\t\t*((u32 *)(val)) = rtlpci->receive_config;\n\t\tbreak;\n\tcase HW_VAR_RF_STATE:\n\t\t*((enum rf_pwrstate *)(val)) = ppsc->rfpwr_state;\n\t\tbreak;\n\tcase HW_VAR_FWLPS_RF_ON:{\n\t\tenum rf_pwrstate rfstate;\n\t\tu32 val_rcr;\n\n\t\trtlpriv->cfg->ops->get_hw_reg(hw, HW_VAR_RF_STATE,\n\t\t\t\t\t      (u8 *)(&rfstate));\n\t\tif (rfstate == ERFOFF) {\n\t\t\t*((bool *)(val)) = true;\n\t\t} else {\n\t\t\tval_rcr = rtl_read_dword(rtlpriv, REG_RCR);\n\t\t\tval_rcr &= 0x00070000;\n\t\t\tif (val_rcr)\n\t\t\t\t*((bool *)(val)) = false;\n\t\t\telse\n\t\t\t\t*((bool *)(val)) = true;\n\t\t}\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_FW_PSMODE_STATUS:\n\t\t*((bool *)(val)) = ppsc->fw_current_inpsmode;\n\t\tbreak;\n\tcase HW_VAR_CORRECT_TSF:{\n\t\tu64 tsf;\n\t\tu32 *ptsf_low = (u32 *)&tsf;\n\t\tu32 *ptsf_high = ((u32 *)&tsf) + 1;\n\n\t\t*ptsf_high = rtl_read_dword(rtlpriv, (REG_TSFTR + 4));\n\t\t*ptsf_low = rtl_read_dword(rtlpriv, REG_TSFTR);\n\n\t\t*((u64 *)(val)) = tsf;\n\t\t}\n\t\tbreak;\n\tcase HAL_DEF_WOWLAN:\n\t\tbreak;\n\tdefault:\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\t\"switch case %#x not processed\\n\", variable);\n\t\tbreak;\n\t}\n}\n\nstatic void _rtl8723be_download_rsvd_page(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 tmp_regcr, tmp_reg422, bcnvalid_reg;\n\tu8 count = 0, dlbcn_count = 0;\n\tbool b_recover = false;\n\n\ttmp_regcr = rtl_read_byte(rtlpriv, REG_CR + 1);\n\trtl_write_byte(rtlpriv, REG_CR + 1,\n\t\t       (tmp_regcr | BIT(0)));\n\n\t_rtl8723be_set_bcn_ctrl_reg(hw, 0, BIT(3));\n\t_rtl8723be_set_bcn_ctrl_reg(hw, BIT(4), 0);\n\n\ttmp_reg422 = rtl_read_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2);\n\trtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2, tmp_reg422 & (~BIT(6)));\n\tif (tmp_reg422 & BIT(6))\n\t\tb_recover = true;\n\n\tdo {\n\t\tbcnvalid_reg = rtl_read_byte(rtlpriv, REG_TDECTRL + 2);\n\t\trtl_write_byte(rtlpriv, REG_TDECTRL + 2,\n\t\t\t       (bcnvalid_reg | BIT(0)));\n\t\t_rtl8723be_return_beacon_queue_skb(hw);\n\n\t\trtl8723be_set_fw_rsvdpagepkt(hw, 0);\n\t\tbcnvalid_reg = rtl_read_byte(rtlpriv, REG_TDECTRL + 2);\n\t\tcount = 0;\n\t\twhile (!(bcnvalid_reg & BIT(0)) && count < 20) {\n\t\t\tcount++;\n\t\t\tudelay(10);\n\t\t\tbcnvalid_reg = rtl_read_byte(rtlpriv,\n\t\t\t\t\t\t     REG_TDECTRL + 2);\n\t\t}\n\t\tdlbcn_count++;\n\t} while (!(bcnvalid_reg & BIT(0)) && dlbcn_count < 5);\n\n\tif (bcnvalid_reg & BIT(0))\n\t\trtl_write_byte(rtlpriv, REG_TDECTRL + 2, BIT(0));\n\n\t_rtl8723be_set_bcn_ctrl_reg(hw, BIT(3), 0);\n\t_rtl8723be_set_bcn_ctrl_reg(hw, 0, BIT(4));\n\n\tif (b_recover)\n\t\trtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 2, tmp_reg422);\n\n\ttmp_regcr = rtl_read_byte(rtlpriv, REG_CR + 1);\n\trtl_write_byte(rtlpriv, REG_CR + 1, (tmp_regcr & ~(BIT(0))));\n}\n\nvoid rtl8723be_set_hw_reg(struct ieee80211_hw *hw, u8 variable, u8 *val)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tu8 idx;\n\n\tswitch (variable) {\n\tcase HW_VAR_ETHER_ADDR:\n\t\tfor (idx = 0; idx < ETH_ALEN; idx++)\n\t\t\trtl_write_byte(rtlpriv, (REG_MACID + idx), val[idx]);\n\t\tbreak;\n\tcase HW_VAR_BASIC_RATE:{\n\t\tu16 b_rate_cfg = ((u16 *)val)[0];\n\t\tu8 rate_index = 0;\n\t\tb_rate_cfg = b_rate_cfg & 0x15f;\n\t\tb_rate_cfg |= 0x01;\n\t\trtl_write_byte(rtlpriv, REG_RRSR, b_rate_cfg & 0xff);\n\t\trtl_write_byte(rtlpriv, REG_RRSR + 1, (b_rate_cfg >> 8) & 0xff);\n\t\twhile (b_rate_cfg > 0x1) {\n\t\t\tb_rate_cfg = (b_rate_cfg >> 1);\n\t\t\trate_index++;\n\t\t}\n\t\trtl_write_byte(rtlpriv, REG_INIRTS_RATE_SEL, rate_index);\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_BSSID:\n\t\tfor (idx = 0; idx < ETH_ALEN; idx++)\n\t\t\trtl_write_byte(rtlpriv, (REG_BSSID + idx), val[idx]);\n\n\t\tbreak;\n\tcase HW_VAR_SIFS:\n\t\trtl_write_byte(rtlpriv, REG_SIFS_CTX + 1, val[0]);\n\t\trtl_write_byte(rtlpriv, REG_SIFS_TRX + 1, val[1]);\n\n\t\trtl_write_byte(rtlpriv, REG_SPEC_SIFS + 1, val[0]);\n\t\trtl_write_byte(rtlpriv, REG_MAC_SPEC_SIFS + 1, val[0]);\n\n\t\tif (!mac->ht_enable)\n\t\t\trtl_write_word(rtlpriv, REG_RESP_SIFS_OFDM, 0x0e0e);\n\t\telse\n\t\t\trtl_write_word(rtlpriv, REG_RESP_SIFS_OFDM,\n\t\t\t\t       *((u16 *)val));\n\t\tbreak;\n\tcase HW_VAR_SLOT_TIME:{\n\t\tu8 e_aci;\n\n\t\trtl_dbg(rtlpriv, COMP_MLME, DBG_LOUD,\n\t\t\t\"HW_VAR_SLOT_TIME %x\\n\", val[0]);\n\n\t\trtl_write_byte(rtlpriv, REG_SLOT, val[0]);\n\n\t\tfor (e_aci = 0; e_aci < AC_MAX; e_aci++) {\n\t\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_AC_PARAM,\n\t\t\t\t\t\t      (u8 *)(&e_aci));\n\t\t}\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_ACK_PREAMBLE:{\n\t\tu8 reg_tmp;\n\t\tu8 short_preamble = (bool)(*(u8 *)val);\n\t\treg_tmp = rtl_read_byte(rtlpriv, REG_TRXPTCL_CTL + 2);\n\t\tif (short_preamble) {\n\t\t\treg_tmp |= 0x02;\n\t\t\trtl_write_byte(rtlpriv, REG_TRXPTCL_CTL + 2, reg_tmp);\n\t\t} else {\n\t\t\treg_tmp &= 0xFD;\n\t\t\trtl_write_byte(rtlpriv, REG_TRXPTCL_CTL + 2, reg_tmp);\n\t\t}\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_WPA_CONFIG:\n\t\trtl_write_byte(rtlpriv, REG_SECCFG, *((u8 *)val));\n\t\tbreak;\n\tcase HW_VAR_AMPDU_MIN_SPACE:{\n\t\tu8 min_spacing_to_set;\n\t\tu8 sec_min_space;\n\n\t\tmin_spacing_to_set = *((u8 *)val);\n\t\tif (min_spacing_to_set <= 7) {\n\t\t\tsec_min_space = 0;\n\n\t\t\tif (min_spacing_to_set < sec_min_space)\n\t\t\t\tmin_spacing_to_set = sec_min_space;\n\n\t\t\tmac->min_space_cfg = ((mac->min_space_cfg & 0xf8) |\n\t\t\t\t\t      min_spacing_to_set);\n\n\t\t\t*val = min_spacing_to_set;\n\n\t\t\trtl_dbg(rtlpriv, COMP_MLME, DBG_LOUD,\n\t\t\t\t\"Set HW_VAR_AMPDU_MIN_SPACE: %#x\\n\",\n\t\t\t\tmac->min_space_cfg);\n\n\t\t\trtl_write_byte(rtlpriv, REG_AMPDU_MIN_SPACE,\n\t\t\t\t       mac->min_space_cfg);\n\t\t}\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_SHORTGI_DENSITY:{\n\t\tu8 density_to_set;\n\n\t\tdensity_to_set = *((u8 *)val);\n\t\tmac->min_space_cfg |= (density_to_set << 3);\n\n\t\trtl_dbg(rtlpriv, COMP_MLME, DBG_LOUD,\n\t\t\t\"Set HW_VAR_SHORTGI_DENSITY: %#x\\n\",\n\t\t\tmac->min_space_cfg);\n\n\t\trtl_write_byte(rtlpriv, REG_AMPDU_MIN_SPACE,\n\t\t\t       mac->min_space_cfg);\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_AMPDU_FACTOR:{\n\t\tu8 regtoset_normal[4] = {0x41, 0xa8, 0x72, 0xb9};\n\t\tu8 factor_toset;\n\t\tu8 *p_regtoset = NULL;\n\t\tu8 index = 0;\n\n\t\tp_regtoset = regtoset_normal;\n\n\t\tfactor_toset = *((u8 *)val);\n\t\tif (factor_toset <= 3) {\n\t\t\tfactor_toset = (1 << (factor_toset + 2));\n\t\t\tif (factor_toset > 0xf)\n\t\t\t\tfactor_toset = 0xf;\n\n\t\t\tfor (index = 0; index < 4; index++) {\n\t\t\t\tif ((p_regtoset[index] & 0xf0) >\n\t\t\t\t    (factor_toset << 4))\n\t\t\t\t\tp_regtoset[index] =\n\t\t\t\t\t\t(p_regtoset[index] & 0x0f) |\n\t\t\t\t\t\t(factor_toset << 4);\n\n\t\t\t\tif ((p_regtoset[index] & 0x0f) > factor_toset)\n\t\t\t\t\tp_regtoset[index] =\n\t\t\t\t\t\t(p_regtoset[index] & 0xf0) |\n\t\t\t\t\t\t(factor_toset);\n\n\t\t\t\trtl_write_byte(rtlpriv,\n\t\t\t\t\t       (REG_AGGLEN_LMT + index),\n\t\t\t\t\t       p_regtoset[index]);\n\n\t\t\t}\n\n\t\t\trtl_dbg(rtlpriv, COMP_MLME, DBG_LOUD,\n\t\t\t\t\"Set HW_VAR_AMPDU_FACTOR: %#x\\n\",\n\t\t\t\tfactor_toset);\n\t\t}\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_AC_PARAM:{\n\t\tu8 e_aci = *((u8 *)val);\n\t\trtl8723_dm_init_edca_turbo(hw);\n\n\t\tif (rtlpci->acm_method != EACMWAY2_SW)\n\t\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_ACM_CTRL,\n\t\t\t\t\t\t      (u8 *)(&e_aci));\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_ACM_CTRL:{\n\t\tu8 e_aci = *((u8 *)val);\n\t\tunion aci_aifsn *p_aci_aifsn =\n\t\t\t\t(union aci_aifsn *)(&(mac->ac[0].aifs));\n\t\tu8 acm = p_aci_aifsn->f.acm;\n\t\tu8 acm_ctrl = rtl_read_byte(rtlpriv, REG_ACMHWCTRL);\n\n\t\tacm_ctrl =\n\t\t    acm_ctrl | ((rtlpci->acm_method == 2) ? 0x0 : 0x1);\n\n\t\tif (acm) {\n\t\t\tswitch (e_aci) {\n\t\t\tcase AC0_BE:\n\t\t\t\tacm_ctrl |= ACMHW_BEQEN;\n\t\t\t\tbreak;\n\t\t\tcase AC2_VI:\n\t\t\t\tacm_ctrl |= ACMHW_VIQEN;\n\t\t\t\tbreak;\n\t\t\tcase AC3_VO:\n\t\t\t\tacm_ctrl |= ACMHW_VOQEN;\n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\t\t\"HW_VAR_ACM_CTRL acm set failed: eACI is %d\\n\",\n\t\t\t\t\tacm);\n\t\t\t\tbreak;\n\t\t\t}\n\t\t} else {\n\t\t\tswitch (e_aci) {\n\t\t\tcase AC0_BE:\n\t\t\t\tacm_ctrl &= (~ACMHW_BEQEN);\n\t\t\t\tbreak;\n\t\t\tcase AC2_VI:\n\t\t\t\tacm_ctrl &= (~ACMHW_VIQEN);\n\t\t\t\tbreak;\n\t\t\tcase AC3_VO:\n\t\t\t\tacm_ctrl &= (~ACMHW_VOQEN);\n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\t\t\t\"switch case %#x not processed\\n\",\n\t\t\t\t\te_aci);\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\n\t\trtl_dbg(rtlpriv, COMP_QOS, DBG_TRACE,\n\t\t\t\"SetHwReg8190pci(): [HW_VAR_ACM_CTRL] Write 0x%X\\n\",\n\t\t\tacm_ctrl);\n\t\trtl_write_byte(rtlpriv, REG_ACMHWCTRL, acm_ctrl);\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_RCR:\n\t\trtl_write_dword(rtlpriv, REG_RCR, ((u32 *)(val))[0]);\n\t\trtlpci->receive_config = ((u32 *)(val))[0];\n\t\tbreak;\n\tcase HW_VAR_RETRY_LIMIT:{\n\t\tu8 retry_limit = ((u8 *)(val))[0];\n\n\t\trtl_write_word(rtlpriv, REG_RL,\n\t\t\t       retry_limit << RETRY_LIMIT_SHORT_SHIFT |\n\t\t\t       retry_limit << RETRY_LIMIT_LONG_SHIFT);\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_DUAL_TSF_RST:\n\t\trtl_write_byte(rtlpriv, REG_DUAL_TSF_RST, (BIT(0) | BIT(1)));\n\t\tbreak;\n\tcase HW_VAR_EFUSE_BYTES:\n\t\trtlefuse->efuse_usedbytes = *((u16 *)val);\n\t\tbreak;\n\tcase HW_VAR_EFUSE_USAGE:\n\t\trtlefuse->efuse_usedpercentage = *((u8 *)val);\n\t\tbreak;\n\tcase HW_VAR_IO_CMD:\n\t\trtl8723be_phy_set_io_cmd(hw, (*(enum io_type *)val));\n\t\tbreak;\n\tcase HW_VAR_SET_RPWM:{\n\t\tu8 rpwm_val;\n\n\t\trpwm_val = rtl_read_byte(rtlpriv, REG_PCIE_HRPWM);\n\t\tudelay(1);\n\n\t\tif (rpwm_val & BIT(7)) {\n\t\t\trtl_write_byte(rtlpriv, REG_PCIE_HRPWM, (*(u8 *)val));\n\t\t} else {\n\t\t\trtl_write_byte(rtlpriv, REG_PCIE_HRPWM,\n\t\t\t\t       ((*(u8 *)val) | BIT(7)));\n\t\t}\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_H2C_FW_PWRMODE:\n\t\trtl8723be_set_fw_pwrmode_cmd(hw, (*(u8 *)val));\n\t\tbreak;\n\tcase HW_VAR_FW_PSMODE_STATUS:\n\t\tppsc->fw_current_inpsmode = *((bool *)val);\n\t\tbreak;\n\tcase HW_VAR_RESUME_CLK_ON:\n\t\t_rtl8723be_set_fw_ps_rf_on(hw);\n\t\tbreak;\n\tcase HW_VAR_FW_LPS_ACTION:{\n\t\tbool b_enter_fwlps = *((bool *)val);\n\n\t\tif (b_enter_fwlps)\n\t\t\t_rtl8723be_fwlps_enter(hw);\n\t\telse\n\t\t\t_rtl8723be_fwlps_leave(hw);\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_H2C_FW_JOINBSSRPT:{\n\t\tu8 mstatus = (*(u8 *)val);\n\n\t\tif (mstatus == RT_MEDIA_CONNECT) {\n\t\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_AID, NULL);\n\t\t\t_rtl8723be_download_rsvd_page(hw);\n\t\t}\n\t\trtl8723be_set_fw_media_status_rpt_cmd(hw, mstatus);\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_H2C_FW_P2P_PS_OFFLOAD:\n\t\trtl8723be_set_p2p_ps_offload_cmd(hw, (*(u8 *)val));\n\t\tbreak;\n\tcase HW_VAR_AID:{\n\t\tu16 u2btmp;\n\t\tu2btmp = rtl_read_word(rtlpriv, REG_BCN_PSR_RPT);\n\t\tu2btmp &= 0xC000;\n\t\trtl_write_word(rtlpriv, REG_BCN_PSR_RPT,\n\t\t\t       (u2btmp | mac->assoc_id));\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_CORRECT_TSF:{\n\t\tu8 btype_ibss = ((u8 *)(val))[0];\n\n\t\tif (btype_ibss)\n\t\t\t_rtl8723be_stop_tx_beacon(hw);\n\n\t\t_rtl8723be_set_bcn_ctrl_reg(hw, 0, BIT(3));\n\n\t\trtl_write_dword(rtlpriv, REG_TSFTR,\n\t\t\t\t(u32) (mac->tsf & 0xffffffff));\n\t\trtl_write_dword(rtlpriv, REG_TSFTR + 4,\n\t\t\t\t(u32) ((mac->tsf >> 32) & 0xffffffff));\n\n\t\t_rtl8723be_set_bcn_ctrl_reg(hw, BIT(3), 0);\n\n\t\tif (btype_ibss)\n\t\t\t_rtl8723be_resume_tx_beacon(hw);\n\t\t}\n\t\tbreak;\n\tcase HW_VAR_KEEP_ALIVE:{\n\t\tu8 array[2];\n\t\tarray[0] = 0xff;\n\t\tarray[1] = *((u8 *)val);\n\t\trtl8723be_fill_h2c_cmd(hw, H2C_8723B_KEEP_ALIVE_CTRL, 2, array);\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\t\"switch case %#x not processed\\n\", variable);\n\t\tbreak;\n\t}\n}\n\nstatic bool _rtl8723be_llt_write(struct ieee80211_hw *hw, u32 address, u32 data)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tbool status = true;\n\tlong count = 0;\n\tu32 value = _LLT_INIT_ADDR(address) | _LLT_INIT_DATA(data) |\n\t\t    _LLT_OP(_LLT_WRITE_ACCESS);\n\n\trtl_write_dword(rtlpriv, REG_LLT_INIT, value);\n\n\tdo {\n\t\tvalue = rtl_read_dword(rtlpriv, REG_LLT_INIT);\n\t\tif (_LLT_NO_ACTIVE == _LLT_OP_VALUE(value))\n\t\t\tbreak;\n\n\t\tif (count > POLLING_LLT_THRESHOLD) {\n\t\t\tpr_err(\"Failed to polling write LLT done at address %d!\\n\",\n\t\t\t       address);\n\t\t\tstatus = false;\n\t\t\tbreak;\n\t\t}\n\t} while (++count);\n\n\treturn status;\n}\n\nstatic bool _rtl8723be_llt_table_init(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tunsigned short i;\n\tu8 txpktbuf_bndy;\n\tu8 maxpage;\n\tbool status;\n\n\tmaxpage = 255;\n\ttxpktbuf_bndy = 245;\n\n\trtl_write_dword(rtlpriv, REG_TRXFF_BNDY,\n\t\t\t(0x27FF0000 | txpktbuf_bndy));\n\trtl_write_byte(rtlpriv, REG_TDECTRL + 1, txpktbuf_bndy);\n\n\trtl_write_byte(rtlpriv, REG_TXPKTBUF_BCNQ_BDNY, txpktbuf_bndy);\n\trtl_write_byte(rtlpriv, REG_TXPKTBUF_MGQ_BDNY, txpktbuf_bndy);\n\n\trtl_write_byte(rtlpriv, 0x45D, txpktbuf_bndy);\n\trtl_write_byte(rtlpriv, REG_PBP, 0x31);\n\trtl_write_byte(rtlpriv, REG_RX_DRVINFO_SZ, 0x4);\n\n\tfor (i = 0; i < (txpktbuf_bndy - 1); i++) {\n\t\tstatus = _rtl8723be_llt_write(hw, i, i + 1);\n\t\tif (!status)\n\t\t\treturn status;\n\t}\n\n\tstatus = _rtl8723be_llt_write(hw, (txpktbuf_bndy - 1), 0xFF);\n\n\tif (!status)\n\t\treturn status;\n\n\tfor (i = txpktbuf_bndy; i < maxpage; i++) {\n\t\tstatus = _rtl8723be_llt_write(hw, i, (i + 1));\n\t\tif (!status)\n\t\t\treturn status;\n\t}\n\n\tstatus = _rtl8723be_llt_write(hw, maxpage, txpktbuf_bndy);\n\tif (!status)\n\t\treturn status;\n\n\trtl_write_dword(rtlpriv, REG_RQPN, 0x80e40808);\n\trtl_write_byte(rtlpriv, REG_RQPN_NPQ, 0x00);\n\n\treturn true;\n}\n\nstatic void _rtl8723be_gen_refresh_led_state(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tenum rtl_led_pin pin0 = rtlpriv->ledctl.sw_led0;\n\n\tif (rtlpriv->rtlhal.up_first_time)\n\t\treturn;\n\n\tif (ppsc->rfoff_reason == RF_CHANGE_BY_IPS)\n\t\trtl8723be_sw_led_on(hw, pin0);\n\telse if (ppsc->rfoff_reason == RF_CHANGE_BY_INIT)\n\t\trtl8723be_sw_led_on(hw, pin0);\n\telse\n\t\trtl8723be_sw_led_off(hw, pin0);\n}\n\nstatic bool _rtl8723be_init_mac(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tstruct rtl_hal *rtlhal = rtl_hal(rtlpriv);\n\tunsigned char bytetmp;\n\tunsigned short wordtmp;\n\n\trtl_write_byte(rtlpriv, REG_RSV_CTRL, 0x00);\n\n\t \n\tbytetmp = rtl_read_byte(rtlpriv, REG_APS_FSMCO + 1) & (~BIT(7));\n\trtl_write_byte(rtlpriv, REG_APS_FSMCO + 1, bytetmp);\n\n\t \n\tif (!rtl_hal_pwrseqcmdparsing(rtlpriv, PWR_CUT_ALL_MSK,\n\t\t\t\t      PWR_FAB_ALL_MSK, PWR_INTF_PCI_MSK,\n\t\t\t\t      RTL8723_NIC_ENABLE_FLOW)) {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\"init MAC Fail as power on failure\\n\");\n\t\treturn false;\n\t}\n\n\tif (rtlpriv->cfg->ops->get_btc_status())\n\t\trtlpriv->btcoexist.btc_ops->btc_power_on_setting(rtlpriv);\n\n\tbytetmp = rtl_read_byte(rtlpriv, REG_MULTI_FUNC_CTRL);\n\trtl_write_byte(rtlpriv, REG_MULTI_FUNC_CTRL, bytetmp | BIT(3));\n\n\tbytetmp = rtl_read_byte(rtlpriv, REG_APS_FSMCO) | BIT(4);\n\trtl_write_byte(rtlpriv, REG_APS_FSMCO, bytetmp);\n\n\tbytetmp = rtl_read_byte(rtlpriv, REG_CR);\n\tbytetmp = 0xff;\n\trtl_write_byte(rtlpriv, REG_CR, bytetmp);\n\tmdelay(2);\n\n\tbytetmp = rtl_read_byte(rtlpriv, REG_HWSEQ_CTRL);\n\tbytetmp |= 0x7f;\n\trtl_write_byte(rtlpriv, REG_HWSEQ_CTRL, bytetmp);\n\tmdelay(2);\n\n\tbytetmp = rtl_read_byte(rtlpriv, REG_SYS_CFG + 3);\n\tif (bytetmp & BIT(0)) {\n\t\tbytetmp = rtl_read_byte(rtlpriv, 0x7c);\n\t\trtl_write_byte(rtlpriv, 0x7c, bytetmp | BIT(6));\n\t}\n\n\tbytetmp = rtl_read_byte(rtlpriv, REG_SYS_CLKR);\n\trtl_write_byte(rtlpriv, REG_SYS_CLKR, bytetmp | BIT(3));\n\tbytetmp = rtl_read_byte(rtlpriv, REG_GPIO_MUXCFG + 1);\n\trtl_write_byte(rtlpriv, REG_GPIO_MUXCFG + 1, bytetmp & (~BIT(4)));\n\n\trtl_write_word(rtlpriv, REG_CR, 0x2ff);\n\n\tif (!rtlhal->mac_func_enable) {\n\t\tif (!_rtl8723be_llt_table_init(hw))\n\t\t\treturn false;\n\t}\n\n\trtl_write_dword(rtlpriv, REG_HISR, 0xffffffff);\n\trtl_write_dword(rtlpriv, REG_HISRE, 0xffffffff);\n\n\t \n\tbytetmp = rtl_read_byte(rtlpriv, REG_FWIMR + 3);\n\trtl_write_byte(rtlpriv, REG_FWIMR + 3, bytetmp | BIT(6));\n\n\twordtmp = rtl_read_word(rtlpriv, REG_TRXDMA_CTRL);\n\twordtmp &= 0xf;\n\twordtmp |= 0xF5B1;\n\trtl_write_word(rtlpriv, REG_TRXDMA_CTRL, wordtmp);\n\n\trtl_write_byte(rtlpriv, REG_FWHW_TXQ_CTRL + 1, 0x1F);\n\trtl_write_dword(rtlpriv, REG_RCR, rtlpci->receive_config);\n\trtl_write_word(rtlpriv, REG_RXFLTMAP2, 0xFFFF);\n\trtl_write_dword(rtlpriv, REG_TCR, rtlpci->transmit_config);\n\n\trtl_write_dword(rtlpriv, REG_BCNQ_DESA,\n\t\t\t((u64) rtlpci->tx_ring[BEACON_QUEUE].dma) &\n\t\t\tDMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_MGQ_DESA,\n\t\t\t(u64) rtlpci->tx_ring[MGNT_QUEUE].dma &\n\t\t\tDMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_VOQ_DESA,\n\t\t\t(u64) rtlpci->tx_ring[VO_QUEUE].dma & DMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_VIQ_DESA,\n\t\t\t(u64) rtlpci->tx_ring[VI_QUEUE].dma & DMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_BEQ_DESA,\n\t\t\t(u64) rtlpci->tx_ring[BE_QUEUE].dma & DMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_BKQ_DESA,\n\t\t\t(u64) rtlpci->tx_ring[BK_QUEUE].dma & DMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_HQ_DESA,\n\t\t\t(u64) rtlpci->tx_ring[HIGH_QUEUE].dma &\n\t\t\tDMA_BIT_MASK(32));\n\trtl_write_dword(rtlpriv, REG_RX_DESA,\n\t\t\t(u64) rtlpci->rx_ring[RX_MPDU_QUEUE].dma &\n\t\t\tDMA_BIT_MASK(32));\n\n\tbytetmp = rtl_read_byte(rtlpriv, REG_PCIE_CTRL_REG + 3);\n\trtl_write_byte(rtlpriv, REG_PCIE_CTRL_REG + 3, bytetmp | 0x77);\n\n\trtl_write_dword(rtlpriv, REG_INT_MIG, 0);\n\n\trtl_write_dword(rtlpriv, REG_MCUTST_1, 0x0);\n\n\trtl_write_byte(rtlpriv, REG_SECONDARY_CCA_CTRL, 0x3);\n\n\t \n\trtl_set_bbreg(hw, 0x64, BIT(20), 0x0); \n\trtl_set_bbreg(hw, 0x64, BIT(24), 0x0); \n\trtl_set_bbreg(hw, 0x40, BIT(4), 0x0) ;\n\trtl_set_bbreg(hw, 0x40, BIT(3), 0x1) ;\n\trtl_set_bbreg(hw, 0x4C, BIT(24) | BIT(23), 0x2) ;\n\trtl_set_bbreg(hw, 0x944, BIT(1) | BIT(0), 0x3) ;\n\trtl_set_bbreg(hw, 0x930, MASKBYTE0, 0x77) ;\n\trtl_set_bbreg(hw, 0x38, BIT(11), 0x1) ;\n\n\tbytetmp = rtl_read_byte(rtlpriv, REG_RXDMA_CONTROL);\n\trtl_write_byte(rtlpriv, REG_RXDMA_CONTROL, bytetmp & (~BIT(2)));\n\n\t_rtl8723be_gen_refresh_led_state(hw);\n\treturn true;\n}\n\nstatic void _rtl8723be_hw_configure(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tu32 reg_rrsr;\n\n\treg_rrsr = RATE_ALL_CCK | RATE_ALL_OFDM_AG;\n\t \n\trtl_write_dword(rtlpriv, REG_RRSR, reg_rrsr);\n\n\t \n\trtl_write_dword(rtlpriv, REG_ARFR0 + 4, 0xfffff000);\n\n\t \n\trtl_write_dword(rtlpriv, REG_ARFR1 + 4, 0x003ff000);\n\n\t \n\trtl_write_word(rtlpriv, REG_FWHW_TXQ_CTRL, 0x1F00);\n\n\t \n\trtl_write_byte(rtlpriv, REG_AMPDU_MAX_TIME, 0x70);\n\n\t \n\trtl_write_word(rtlpriv, REG_RL, 0x0707);\n\n\t \n\trtl_write_dword(rtlpriv, REG_DARFRC, 0x01000000);\n\trtl_write_dword(rtlpriv, REG_DARFRC + 4, 0x07060504);\n\trtl_write_dword(rtlpriv, REG_RARFRC, 0x01000000);\n\trtl_write_dword(rtlpriv, REG_RARFRC + 4, 0x07060504);\n\n\trtlpci->reg_bcn_ctrl_val = 0x1d;\n\trtl_write_byte(rtlpriv, REG_BCN_CTRL, rtlpci->reg_bcn_ctrl_val);\n\n\t \n\trtl_write_byte(rtlpriv, REG_TBTT_PROHIBIT + 1, 0xff);  \n\n\trtl_write_word(rtlpriv, REG_NAV_PROT_LEN, 0x0040);\n\n\t \n\trtl_write_dword(rtlpriv, REG_FAST_EDCA_CTRL, 0x03086666);\n\n\trtl_write_byte(rtlpriv, REG_HT_SINGLE_AMPDU, 0x80);\n\n\trtl_write_byte(rtlpriv, REG_RX_PKT_LIMIT, 0x20);\n\n\trtl_write_byte(rtlpriv, REG_MAX_AGGR_NUM, 0x1F);\n}\n\nstatic u8 _rtl8723be_dbi_read(struct rtl_priv *rtlpriv, u16 addr)\n{\n\tu16 read_addr = addr & 0xfffc;\n\tu8 ret = 0, tmp = 0, count = 0;\n\n\trtl_write_word(rtlpriv, REG_DBI_ADDR, read_addr);\n\trtl_write_byte(rtlpriv, REG_DBI_FLAG, 0x2);\n\ttmp = rtl_read_byte(rtlpriv, REG_DBI_FLAG);\n\tcount = 0;\n\twhile (tmp && count < 20) {\n\t\tudelay(10);\n\t\ttmp = rtl_read_byte(rtlpriv, REG_DBI_FLAG);\n\t\tcount++;\n\t}\n\tif (0 == tmp) {\n\t\tread_addr = REG_DBI_RDATA + addr % 4;\n\t\tret = rtl_read_byte(rtlpriv, read_addr);\n\t}\n\n\treturn ret;\n}\n\nstatic void _rtl8723be_dbi_write(struct rtl_priv *rtlpriv, u16 addr, u8 data)\n{\n\tu8 tmp = 0, count = 0;\n\tu16 write_addr = 0, remainder = addr % 4;\n\n\t \n\twrite_addr = REG_DBI_WDATA + remainder;\n\trtl_write_byte(rtlpriv, write_addr, data);\n\n\t \n\twrite_addr = (addr & 0xfffc) | (BIT(0) << (remainder + 12));\n\trtl_write_word(rtlpriv, REG_DBI_ADDR, write_addr);\n\n\t \n\trtl_write_byte(rtlpriv, REG_DBI_FLAG, 0x1);\n\n\ttmp = rtl_read_byte(rtlpriv, REG_DBI_FLAG);\n\tcount = 0;\n\twhile (tmp && count < 20) {\n\t\tudelay(10);\n\t\ttmp = rtl_read_byte(rtlpriv, REG_DBI_FLAG);\n\t\tcount++;\n\t}\n}\n\nstatic u16 _rtl8723be_mdio_read(struct rtl_priv *rtlpriv, u8 addr)\n{\n\tu16 ret = 0;\n\tu8 tmp = 0, count = 0;\n\n\trtl_write_byte(rtlpriv, REG_MDIO_CTL, addr | BIT(6));\n\ttmp = rtl_read_byte(rtlpriv, REG_MDIO_CTL) & BIT(6);\n\tcount = 0;\n\twhile (tmp && count < 20) {\n\t\tudelay(10);\n\t\ttmp = rtl_read_byte(rtlpriv, REG_MDIO_CTL) & BIT(6);\n\t\tcount++;\n\t}\n\n\tif (0 == tmp)\n\t\tret = rtl_read_word(rtlpriv, REG_MDIO_RDATA);\n\n\treturn ret;\n}\n\nstatic void _rtl8723be_mdio_write(struct rtl_priv *rtlpriv, u8 addr, u16 data)\n{\n\tu8 tmp = 0, count = 0;\n\n\trtl_write_word(rtlpriv, REG_MDIO_WDATA, data);\n\trtl_write_byte(rtlpriv, REG_MDIO_CTL, addr | BIT(5));\n\ttmp = rtl_read_byte(rtlpriv, REG_MDIO_CTL) & BIT(5);\n\tcount = 0;\n\twhile (tmp && count < 20) {\n\t\tudelay(10);\n\t\ttmp = rtl_read_byte(rtlpriv, REG_MDIO_CTL) & BIT(5);\n\t\tcount++;\n\t}\n}\n\nstatic void _rtl8723be_enable_aspm_back_door(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 tmp8 = 0;\n\tu16 tmp16 = 0;\n\n\t \n\ttmp16 = _rtl8723be_mdio_read(rtlpriv, 0x01);\n\tif (tmp16 != 0x0663)\n\t\t_rtl8723be_mdio_write(rtlpriv, 0x01, 0x0663);\n\n\ttmp16 = _rtl8723be_mdio_read(rtlpriv, 0x04);\n\tif (tmp16 != 0x7544)\n\t\t_rtl8723be_mdio_write(rtlpriv, 0x04, 0x7544);\n\n\ttmp16 = _rtl8723be_mdio_read(rtlpriv, 0x06);\n\tif (tmp16 != 0xB880)\n\t\t_rtl8723be_mdio_write(rtlpriv, 0x06, 0xB880);\n\n\ttmp16 = _rtl8723be_mdio_read(rtlpriv, 0x07);\n\tif (tmp16 != 0x4000)\n\t\t_rtl8723be_mdio_write(rtlpriv, 0x07, 0x4000);\n\n\ttmp16 = _rtl8723be_mdio_read(rtlpriv, 0x08);\n\tif (tmp16 != 0x9003)\n\t\t_rtl8723be_mdio_write(rtlpriv, 0x08, 0x9003);\n\n\ttmp16 = _rtl8723be_mdio_read(rtlpriv, 0x09);\n\tif (tmp16 != 0x0D03)\n\t\t_rtl8723be_mdio_write(rtlpriv, 0x09, 0x0D03);\n\n\ttmp16 = _rtl8723be_mdio_read(rtlpriv, 0x0A);\n\tif (tmp16 != 0x4037)\n\t\t_rtl8723be_mdio_write(rtlpriv, 0x0A, 0x4037);\n\n\ttmp16 = _rtl8723be_mdio_read(rtlpriv, 0x0B);\n\tif (tmp16 != 0x0070)\n\t\t_rtl8723be_mdio_write(rtlpriv, 0x0B, 0x0070);\n\n\t \n\ttmp8 = _rtl8723be_dbi_read(rtlpriv, 0x70f);\n\t_rtl8723be_dbi_write(rtlpriv, 0x70f, tmp8 | BIT(7) |\n\t\t\t     ASPM_L1_LATENCY << 3);\n\n\t \n\ttmp8 = _rtl8723be_dbi_read(rtlpriv, 0x719);\n\t_rtl8723be_dbi_write(rtlpriv, 0x719, tmp8 | BIT(3) | BIT(4));\n}\n\nvoid rtl8723be_enable_hw_security_config(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 sec_reg_value;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_DMESG,\n\t\t\"PairwiseEncAlgorithm = %d GroupEncAlgorithm = %d\\n\",\n\t\trtlpriv->sec.pairwise_enc_algorithm,\n\t\trtlpriv->sec.group_enc_algorithm);\n\n\tif (rtlpriv->cfg->mod_params->sw_crypto || rtlpriv->sec.use_sw_sec) {\n\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\t\"not open hw encryption\\n\");\n\t\treturn;\n\t}\n\n\tsec_reg_value = SCR_TXENCENABLE | SCR_RXDECENABLE;\n\n\tif (rtlpriv->sec.use_defaultkey) {\n\t\tsec_reg_value |= SCR_TXUSEDK;\n\t\tsec_reg_value |= SCR_RXUSEDK;\n\t}\n\n\tsec_reg_value |= (SCR_RXBCUSEDK | SCR_TXBCUSEDK);\n\n\trtl_write_byte(rtlpriv, REG_CR + 1, 0x02);\n\n\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\"The SECR-value %x\\n\", sec_reg_value);\n\n\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_WPA_CONFIG, &sec_reg_value);\n}\n\nstatic void _rtl8723be_poweroff_adapter(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tu8 u1b_tmp;\n\n\trtlhal->mac_func_enable = false;\n\t \n\t \n\trtl_hal_pwrseqcmdparsing(rtlpriv, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\n\t\t\t\t PWR_INTF_PCI_MSK, RTL8723_NIC_LPS_ENTER_FLOW);\n\n\t \n\t \n\t \n\tif ((rtl_read_byte(rtlpriv, REG_MCUFWDL) & BIT(7)) &&\n\t    rtlhal->fw_ready) {\n\t\trtl8723be_firmware_selfreset(hw);\n\t}\n\n\t \n\tu1b_tmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN + 1, (u1b_tmp & (~BIT(2))));\n\n\t \n\t \n\trtl_write_byte(rtlpriv, REG_MCUFWDL, 0x00);\n\n\t \n\trtl_hal_pwrseqcmdparsing(rtlpriv, PWR_CUT_ALL_MSK, PWR_FAB_ALL_MSK,\n\t\t\t\t PWR_INTF_PCI_MSK, RTL8723_NIC_DISABLE_FLOW);\n\n\t \n\tu1b_tmp = rtl_read_byte(rtlpriv, REG_RSV_CTRL + 1);\n\trtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, (u1b_tmp & (~BIT(0))));\n\tu1b_tmp = rtl_read_byte(rtlpriv, REG_RSV_CTRL + 1);\n\trtl_write_byte(rtlpriv, REG_RSV_CTRL + 1, u1b_tmp | BIT(0));\n\n\t \n\t \n\trtl_write_byte(rtlpriv, REG_RSV_CTRL, 0x0e);\n}\n\nstatic bool _rtl8723be_check_pcie_dma_hang(struct rtl_priv *rtlpriv)\n{\n\tu8 tmp;\n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_DBI_CTRL + 3);\n\tif (!(tmp & BIT(2))) {\n\t\trtl_write_byte(rtlpriv, REG_DBI_CTRL + 3, (tmp | BIT(2)));\n\t\tmdelay(100);  \n\t}\n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_DBI_CTRL + 3);\n\tif ((tmp & BIT(0)) || (tmp & BIT(1))) {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\"CheckPcieDMAHang8723BE(): true!!\\n\");\n\t\treturn true;\n\t}\n\treturn false;\n}\n\nstatic void _rtl8723be_reset_pcie_interface_dma(struct rtl_priv *rtlpriv,\n\t\t\t\t\t\tbool mac_power_on)\n{\n\tu8 tmp;\n\tbool release_mac_rx_pause;\n\tu8 backup_pcie_dma_pause;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\"ResetPcieInterfaceDMA8723BE()\\n\");\n\n\t \n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_RSV_CTRL);\n\ttmp &= ~(BIT(1) | BIT(0));\n\trtl_write_byte(rtlpriv, REG_RSV_CTRL, tmp);\n\ttmp = rtl_read_byte(rtlpriv, REG_PMC_DBG_CTRL2);\n\ttmp |= BIT(2);\n\trtl_write_byte(rtlpriv, REG_PMC_DBG_CTRL2, tmp);\n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_RXDMA_CONTROL);\n\tif (tmp & BIT(2)) {\n\t\t \n\t\trelease_mac_rx_pause = false;\n\t} else {\n\t\trtl_write_byte(rtlpriv, REG_RXDMA_CONTROL, (tmp | BIT(2)));\n\t\trelease_mac_rx_pause = true;\n\t}\n\n\tbackup_pcie_dma_pause = rtl_read_byte(rtlpriv, REG_PCIE_CTRL_REG + 1);\n\tif (backup_pcie_dma_pause != 0xFF)\n\t\trtl_write_byte(rtlpriv, REG_PCIE_CTRL_REG + 1, 0xFF);\n\n\tif (mac_power_on) {\n\t\t \n\t\trtl_write_byte(rtlpriv, REG_CR, 0);\n\t}\n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);\n\ttmp &= ~(BIT(0));\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN + 1, tmp);\n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_SYS_FUNC_EN + 1);\n\ttmp |= BIT(0);\n\trtl_write_byte(rtlpriv, REG_SYS_FUNC_EN + 1, tmp);\n\n\tif (mac_power_on) {\n\t\t \n\t\trtl_write_byte(rtlpriv, REG_CR, 0xFF);\n\n\t\t \n\t}\n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_MAC_PHY_CTRL_NORMAL + 2);\n\ttmp |= BIT(1);\n\trtl_write_byte(rtlpriv, REG_MAC_PHY_CTRL_NORMAL + 2, tmp);\n\n\t \n\tif (!mac_power_on) {\n\t\t \n\t\tif (release_mac_rx_pause) {\n\t\t\ttmp = rtl_read_byte(rtlpriv, REG_RXDMA_CONTROL);\n\t\t\trtl_write_byte(rtlpriv, REG_RXDMA_CONTROL,\n\t\t\t\t       (tmp & (~BIT(2))));\n\t\t}\n\t\trtl_write_byte(rtlpriv, REG_PCIE_CTRL_REG + 1,\n\t\t\t       backup_pcie_dma_pause);\n\t}\n\n\t \n\ttmp = rtl_read_byte(rtlpriv, REG_PMC_DBG_CTRL2);\n\ttmp &= ~(BIT(2));\n\trtl_write_byte(rtlpriv, REG_PMC_DBG_CTRL2, tmp);\n}\n\nint rtl8723be_hw_init(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tbool rtstatus = true;\n\tint err;\n\tu8 tmp_u1b;\n\tunsigned long flags;\n\n\t \n\tlocal_save_flags(flags);\n\tlocal_irq_enable();\n\n\trtlhal->fw_ready = false;\n\trtlpriv->rtlhal.being_init_adapter = true;\n\trtlpriv->intf_ops->disable_aspm(hw);\n\n\ttmp_u1b = rtl_read_byte(rtlpriv, REG_CR);\n\tif (tmp_u1b != 0 && tmp_u1b != 0xea) {\n\t\trtlhal->mac_func_enable = true;\n\t} else {\n\t\trtlhal->mac_func_enable = false;\n\t\trtlhal->fw_ps_state = FW_PS_STATE_ALL_ON;\n\t}\n\n\tif (_rtl8723be_check_pcie_dma_hang(rtlpriv)) {\n\t\t_rtl8723be_reset_pcie_interface_dma(rtlpriv,\n\t\t\t\t\t\t    rtlhal->mac_func_enable);\n\t\trtlhal->mac_func_enable = false;\n\t}\n\tif (rtlhal->mac_func_enable) {\n\t\t_rtl8723be_poweroff_adapter(hw);\n\t\trtlhal->mac_func_enable = false;\n\t}\n\trtstatus = _rtl8723be_init_mac(hw);\n\tif (!rtstatus) {\n\t\tpr_err(\"Init MAC failed\\n\");\n\t\terr = 1;\n\t\tgoto exit;\n\t}\n\n\ttmp_u1b = rtl_read_byte(rtlpriv, REG_SYS_CFG);\n\trtl_write_byte(rtlpriv, REG_SYS_CFG, tmp_u1b & 0x7F);\n\n\terr = rtl8723_download_fw(hw, true, FW_8723B_POLLING_TIMEOUT_COUNT);\n\tif (err) {\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\"Failed to download FW. Init HW without FW now..\\n\");\n\t\terr = 1;\n\t\tgoto exit;\n\t}\n\trtlhal->fw_ready = true;\n\n\trtlhal->last_hmeboxnum = 0;\n\trtl8723be_phy_mac_config(hw);\n\t \n\trtlpci->receive_config = rtl_read_dword(rtlpriv, REG_RCR);\n\trtlpci->receive_config &= ~(RCR_ACRC32 | RCR_AICV);\n\trtl_write_dword(rtlpriv, REG_RCR, rtlpci->receive_config);\n\n\trtl8723be_phy_bb_config(hw);\n\trtl8723be_phy_rf_config(hw);\n\n\trtlphy->rfreg_chnlval[0] = rtl_get_rfreg(hw, (enum radio_path)0,\n\t\t\t\t\t\t RF_CHNLBW, RFREG_OFFSET_MASK);\n\trtlphy->rfreg_chnlval[1] = rtl_get_rfreg(hw, (enum radio_path)1,\n\t\t\t\t\t\t RF_CHNLBW, RFREG_OFFSET_MASK);\n\trtlphy->rfreg_chnlval[0] &= 0xFFF03FF;\n\trtlphy->rfreg_chnlval[0] |= (BIT(10) | BIT(11));\n\n\t_rtl8723be_hw_configure(hw);\n\trtlhal->mac_func_enable = true;\n\trtl_cam_reset_all_entry(hw);\n\trtl8723be_enable_hw_security_config(hw);\n\n\tppsc->rfpwr_state = ERFON;\n\n\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_ETHER_ADDR, mac->mac_addr);\n\t_rtl8723be_enable_aspm_back_door(hw);\n\trtlpriv->intf_ops->enable_aspm(hw);\n\n\trtl8723be_bt_hw_init(hw);\n\n\tif (ppsc->rfpwr_state == ERFON) {\n\t\trtl8723be_phy_set_rfpath_switch(hw, 1);\n\t\t \n\t\tif (rtlpriv->btcoexist.btc_info.ant_num == ANT_X2 ||\n\t\t    !rtlpriv->cfg->ops->get_btc_status()) {\n\t\t\trtl8723be_phy_iq_calibrate(hw,\n\t\t\t\t\t\t   (rtlphy->iqk_initialized ?\n\t\t\t\t\t\t    true : false));\n\t\t\trtlphy->iqk_initialized = true;\n\t\t}\n\t\trtl8723be_dm_check_txpower_tracking(hw);\n\t\trtl8723be_phy_lc_calibrate(hw);\n\t}\n\trtl_write_byte(rtlpriv, REG_NAV_UPPER, ((30000 + 127) / 128));\n\n\t \n\ttmp_u1b = rtl_read_byte(rtlpriv, REG_RXDMA_CONTROL);\n\tif (tmp_u1b & BIT(2)) {\n\t\t \n\t\ttmp_u1b &= (~BIT(2));\n\t\trtl_write_byte(rtlpriv, REG_RXDMA_CONTROL, tmp_u1b);\n\t}\n\t \n\trtl_write_byte(rtlpriv, REG_PCIE_CTRL_REG + 1, 0);\n\n\trtl8723be_dm_init(hw);\nexit:\n\tlocal_irq_restore(flags);\n\trtlpriv->rtlhal.being_init_adapter = false;\n\treturn err;\n}\n\nstatic enum version_8723e _rtl8723be_read_chip_version(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tenum version_8723e version = VERSION_UNKNOWN;\n\tu32 value32;\n\n\tvalue32 = rtl_read_dword(rtlpriv, REG_SYS_CFG1);\n\tif ((value32 & (CHIP_8723B)) != CHIP_8723B)\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"unknown chip version\\n\");\n\telse\n\t\tversion = (enum version_8723e)CHIP_8723B;\n\n\trtlphy->rf_type = RF_1T1R;\n\n\t \n\tversion = (enum version_8723e)(version | NORMAL_CHIP);\n\n\tvalue32 = rtl_read_dword(rtlpriv, REG_SYS_CFG);\n\t \n\tversion |= (enum version_8723e)(value32 & CHIP_VER_RTL_MASK);\n\t \n\tif (((value32 & EXT_VENDOR_ID) >> 18) == 0x01)\n\t\tversion = (enum version_8723e)(version | CHIP_VENDOR_SMIC);\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\"Chip RF Type: %s\\n\", (rtlphy->rf_type == RF_2T2R) ?\n\t\t\"RF_2T2R\" : \"RF_1T1R\");\n\n\treturn version;\n}\n\nstatic int _rtl8723be_set_media_status(struct ieee80211_hw *hw,\n\t\t\t\t       enum nl80211_iftype type)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu8 bt_msr = rtl_read_byte(rtlpriv, MSR) & 0xfc;\n\tenum led_ctl_mode ledaction = LED_CTL_NO_LINK;\n\tu8 mode = MSR_NOLINK;\n\n\tswitch (type) {\n\tcase NL80211_IFTYPE_UNSPECIFIED:\n\t\tmode = MSR_NOLINK;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Set Network type to NO LINK!\\n\");\n\t\tbreak;\n\tcase NL80211_IFTYPE_ADHOC:\n\tcase NL80211_IFTYPE_MESH_POINT:\n\t\tmode = MSR_ADHOC;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Set Network type to Ad Hoc!\\n\");\n\t\tbreak;\n\tcase NL80211_IFTYPE_STATION:\n\t\tmode = MSR_INFRA;\n\t\tledaction = LED_CTL_LINK;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Set Network type to STA!\\n\");\n\t\tbreak;\n\tcase NL80211_IFTYPE_AP:\n\t\tmode = MSR_AP;\n\t\tledaction = LED_CTL_LINK;\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\"Set Network type to AP!\\n\");\n\t\tbreak;\n\tdefault:\n\t\tpr_err(\"Network type %d not support!\\n\", type);\n\t\treturn 1;\n\t}\n\n\t \n\tif (mode != MSR_AP && rtlpriv->mac80211.link_state < MAC80211_LINKED) {\n\t\tmode = MSR_NOLINK;\n\t\tledaction = LED_CTL_NO_LINK;\n\t}\n\n\tif (mode == MSR_NOLINK || mode == MSR_INFRA) {\n\t\t_rtl8723be_stop_tx_beacon(hw);\n\t\t_rtl8723be_enable_bcn_sub_func(hw);\n\t} else if (mode == MSR_ADHOC || mode == MSR_AP) {\n\t\t_rtl8723be_resume_tx_beacon(hw);\n\t\t_rtl8723be_disable_bcn_sub_func(hw);\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_WARNING,\n\t\t\t\"Set HW_VAR_MEDIA_STATUS: No such media status(%x).\\n\",\n\t\t\tmode);\n\t}\n\n\trtl_write_byte(rtlpriv, MSR, bt_msr | mode);\n\trtlpriv->cfg->ops->led_control(hw, ledaction);\n\tif (mode == MSR_AP)\n\t\trtl_write_byte(rtlpriv, REG_BCNTCFG + 1, 0x00);\n\telse\n\t\trtl_write_byte(rtlpriv, REG_BCNTCFG + 1, 0x66);\n\treturn 0;\n}\n\nvoid rtl8723be_set_check_bssid(struct ieee80211_hw *hw, bool check_bssid)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\tu32 reg_rcr = rtlpci->receive_config;\n\n\tif (rtlpriv->psc.rfpwr_state != ERFON)\n\t\treturn;\n\n\tif (check_bssid) {\n\t\treg_rcr |= (RCR_CBSSID_DATA | RCR_CBSSID_BCN);\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_RCR,\n\t\t\t\t\t      (u8 *)(&reg_rcr));\n\t\t_rtl8723be_set_bcn_ctrl_reg(hw, 0, BIT(4));\n\t} else if (!check_bssid) {\n\t\treg_rcr &= (~(RCR_CBSSID_DATA | RCR_CBSSID_BCN));\n\t\t_rtl8723be_set_bcn_ctrl_reg(hw, BIT(4), 0);\n\t\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_RCR,\n\t\t\t\t\t      (u8 *)(&reg_rcr));\n\t}\n\n}\n\nint rtl8723be_set_network_type(struct ieee80211_hw *hw,\n\t\t\t       enum nl80211_iftype type)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\tif (_rtl8723be_set_media_status(hw, type))\n\t\treturn -EOPNOTSUPP;\n\n\tif (rtlpriv->mac80211.link_state == MAC80211_LINKED) {\n\t\tif (type != NL80211_IFTYPE_AP)\n\t\t\trtl8723be_set_check_bssid(hw, true);\n\t} else {\n\t\trtl8723be_set_check_bssid(hw, false);\n\t}\n\n\treturn 0;\n}\n\n \nvoid rtl8723be_set_qos(struct ieee80211_hw *hw, int aci)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\trtl8723_dm_init_edca_turbo(hw);\n\tswitch (aci) {\n\tcase AC1_BK:\n\t\trtl_write_dword(rtlpriv, REG_EDCA_BK_PARAM, 0xa44f);\n\t\tbreak;\n\tcase AC0_BE:\n\t\tbreak;\n\tcase AC2_VI:\n\t\trtl_write_dword(rtlpriv, REG_EDCA_VI_PARAM, 0x5e4322);\n\t\tbreak;\n\tcase AC3_VO:\n\t\trtl_write_dword(rtlpriv, REG_EDCA_VO_PARAM, 0x2f3222);\n\t\tbreak;\n\tdefault:\n\t\tWARN_ONCE(true, \"rtl8723be: invalid aci: %d !\\n\", aci);\n\t\tbreak;\n\t}\n}\n\nvoid rtl8723be_enable_interrupt(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\trtl_write_dword(rtlpriv, REG_HIMR, rtlpci->irq_mask[0] & 0xFFFFFFFF);\n\trtl_write_dword(rtlpriv, REG_HIMRE, rtlpci->irq_mask[1] & 0xFFFFFFFF);\n\trtlpci->irq_enabled = true;\n\n\t \n\trtl_write_dword(rtlpriv, REG_HSIMR, rtlpci->sys_irq_mask & 0xFFFFFFFF);\n}\n\nvoid rtl8723be_disable_interrupt(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\trtl_write_dword(rtlpriv, REG_HIMR, IMR_DISABLED);\n\trtl_write_dword(rtlpriv, REG_HIMRE, IMR_DISABLED);\n\trtlpci->irq_enabled = false;\n\t \n}\n\nvoid rtl8723be_card_disable(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tenum nl80211_iftype opmode;\n\n\tmac->link_state = MAC80211_NOLINK;\n\topmode = NL80211_IFTYPE_UNSPECIFIED;\n\t_rtl8723be_set_media_status(hw, opmode);\n\tif (rtlpriv->rtlhal.driver_is_goingto_unload ||\n\t    ppsc->rfoff_reason > RF_CHANGE_BY_PS)\n\t\trtlpriv->cfg->ops->led_control(hw, LED_CTL_POWER_OFF);\n\tRT_SET_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC);\n\t_rtl8723be_poweroff_adapter(hw);\n\n\t \n\tif (!rtlpriv->cfg->ops->get_btc_status())\n\t\trtlpriv->phy.iqk_initialized = false;\n}\n\nvoid rtl8723be_interrupt_recognized(struct ieee80211_hw *hw,\n\t\t\t\t    struct rtl_int *intvec)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\tintvec->inta = rtl_read_dword(rtlpriv, ISR) & rtlpci->irq_mask[0];\n\trtl_write_dword(rtlpriv, ISR, intvec->inta);\n\n\tintvec->intb = rtl_read_dword(rtlpriv, REG_HISRE) &\n\t\t\t\t      rtlpci->irq_mask[1];\n\trtl_write_dword(rtlpriv, REG_HISRE, intvec->intb);\n}\n\nvoid rtl8723be_set_beacon_related_registers(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tu16 bcn_interval, atim_window;\n\n\tbcn_interval = mac->beacon_interval;\n\tatim_window = 2;\t \n\trtl8723be_disable_interrupt(hw);\n\trtl_write_word(rtlpriv, REG_ATIMWND, atim_window);\n\trtl_write_word(rtlpriv, REG_BCN_INTERVAL, bcn_interval);\n\trtl_write_word(rtlpriv, REG_BCNTCFG, 0x660f);\n\trtl_write_byte(rtlpriv, REG_RXTSF_OFFSET_CCK, 0x18);\n\trtl_write_byte(rtlpriv, REG_RXTSF_OFFSET_OFDM, 0x18);\n\trtl_write_byte(rtlpriv, 0x606, 0x30);\n\trtl8723be_enable_interrupt(hw);\n}\n\nvoid rtl8723be_set_beacon_interval(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tu16 bcn_interval = mac->beacon_interval;\n\n\trtl_dbg(rtlpriv, COMP_BEACON, DBG_DMESG,\n\t\t\"beacon_interval:%d\\n\", bcn_interval);\n\trtl8723be_disable_interrupt(hw);\n\trtl_write_word(rtlpriv, REG_BCN_INTERVAL, bcn_interval);\n\trtl8723be_enable_interrupt(hw);\n}\n\nvoid rtl8723be_update_interrupt_mask(struct ieee80211_hw *hw,\n\t\t\t\t   u32 add_msr, u32 rm_msr)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_pci *rtlpci = rtl_pcidev(rtl_pcipriv(hw));\n\n\trtl_dbg(rtlpriv, COMP_INTR, DBG_LOUD,\n\t\t\"add_msr:%x, rm_msr:%x\\n\", add_msr, rm_msr);\n\n\tif (add_msr)\n\t\trtlpci->irq_mask[0] |= add_msr;\n\tif (rm_msr)\n\t\trtlpci->irq_mask[0] &= (~rm_msr);\n\trtl8723be_disable_interrupt(hw);\n\trtl8723be_enable_interrupt(hw);\n}\n\nstatic u8 _rtl8723be_get_chnl_group(u8 chnl)\n{\n\tu8 group;\n\n\tif (chnl < 3)\n\t\tgroup = 0;\n\telse if (chnl < 9)\n\t\tgroup = 1;\n\telse\n\t\tgroup = 2;\n\treturn group;\n}\n\nstatic void _rtl8723be_read_power_value_fromprom(struct ieee80211_hw *hw,\n\t\t\t\t\tstruct txpower_info_2g *pw2g,\n\t\t\t\t\tstruct txpower_info_5g *pw5g,\n\t\t\t\t\tbool autoload_fail, u8 *hwinfo)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tu32 path, addr = EEPROM_TX_PWR_INX, group, cnt = 0;\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\"hal_ReadPowerValueFromPROM8723BE(): PROMContent[0x%x]=0x%x\\n\",\n\t\t(addr + 1), hwinfo[addr + 1]);\n\tif (0xFF == hwinfo[addr + 1])   \n\t\tautoload_fail = true;\n\n\tif (autoload_fail) {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\t\"auto load fail : Use Default value!\\n\");\n\t\tfor (path = 0; path < MAX_RF_PATH; path++) {\n\t\t\t \n\t\t\tfor (group = 0 ; group < MAX_CHNL_GROUP_24G; group++) {\n\t\t\t\tpw2g->index_cck_base[path][group] = 0x2D;\n\t\t\t\tpw2g->index_bw40_base[path][group] = 0x2D;\n\t\t\t}\n\t\t\tfor (cnt = 0; cnt < MAX_TX_COUNT; cnt++) {\n\t\t\t\tif (cnt == 0) {\n\t\t\t\t\tpw2g->bw20_diff[path][0] = 0x02;\n\t\t\t\t\tpw2g->ofdm_diff[path][0] = 0x04;\n\t\t\t\t} else {\n\t\t\t\t\tpw2g->bw20_diff[path][cnt] = 0xFE;\n\t\t\t\t\tpw2g->bw40_diff[path][cnt] = 0xFE;\n\t\t\t\t\tpw2g->cck_diff[path][cnt] = 0xFE;\n\t\t\t\t\tpw2g->ofdm_diff[path][cnt] = 0xFE;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\t\treturn;\n\t}\n\n\tfor (path = 0; path < MAX_RF_PATH; path++) {\n\t\t \n\t\tfor (group = 0; group < MAX_CHNL_GROUP_24G; group++) {\n\t\t\tpw2g->index_cck_base[path][group] = hwinfo[addr++];\n\t\t\tif (pw2g->index_cck_base[path][group] == 0xFF)\n\t\t\t\tpw2g->index_cck_base[path][group] = 0x2D;\n\n\t\t}\n\t\tfor (group = 0; group < MAX_CHNL_GROUP_24G - 1; group++) {\n\t\t\tpw2g->index_bw40_base[path][group] = hwinfo[addr++];\n\t\t\tif (pw2g->index_bw40_base[path][group] == 0xFF)\n\t\t\t\tpw2g->index_bw40_base[path][group] = 0x2D;\n\t\t}\n\t\tfor (cnt = 0; cnt < MAX_TX_COUNT; cnt++) {\n\t\t\tif (cnt == 0) {\n\t\t\t\tpw2g->bw40_diff[path][cnt] = 0;\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpw2g->bw20_diff[path][cnt] = 0x02;\n\t\t\t\t} else {\n\t\t\t\t\tpw2g->bw20_diff[path][cnt] =\n\t\t\t\t\t\t(hwinfo[addr] & 0xf0) >> 4;\n\t\t\t\t\t \n\t\t\t\t\tif (pw2g->bw20_diff[path][cnt] & BIT(3))\n\t\t\t\t\t\tpw2g->bw20_diff[path][cnt] |=\n\t\t\t\t\t\t\t\t\t  0xF0;\n\t\t\t\t}\n\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpw2g->ofdm_diff[path][cnt] = 0x04;\n\t\t\t\t} else {\n\t\t\t\t\tpw2g->ofdm_diff[path][cnt] =\n\t\t\t\t\t\t\t(hwinfo[addr] & 0x0f);\n\t\t\t\t\t \n\t\t\t\t\tif (pw2g->ofdm_diff[path][cnt] & BIT(3))\n\t\t\t\t\t\tpw2g->ofdm_diff[path][cnt] |=\n\t\t\t\t\t\t\t\t\t  0xF0;\n\t\t\t\t}\n\t\t\t\tpw2g->cck_diff[path][cnt] = 0;\n\t\t\t\taddr++;\n\t\t\t} else {\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpw2g->bw40_diff[path][cnt] = 0xFE;\n\t\t\t\t} else {\n\t\t\t\t\tpw2g->bw40_diff[path][cnt] =\n\t\t\t\t\t\t(hwinfo[addr] & 0xf0) >> 4;\n\t\t\t\t\tif (pw2g->bw40_diff[path][cnt] & BIT(3))\n\t\t\t\t\t\tpw2g->bw40_diff[path][cnt] |=\n\t\t\t\t\t\t\t\t\t  0xF0;\n\t\t\t\t}\n\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpw2g->bw20_diff[path][cnt] = 0xFE;\n\t\t\t\t} else {\n\t\t\t\t\tpw2g->bw20_diff[path][cnt] =\n\t\t\t\t\t\t\t(hwinfo[addr] & 0x0f);\n\t\t\t\t\tif (pw2g->bw20_diff[path][cnt] & BIT(3))\n\t\t\t\t\t\tpw2g->bw20_diff[path][cnt] |=\n\t\t\t\t\t\t\t\t\t  0xF0;\n\t\t\t\t}\n\t\t\t\taddr++;\n\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpw2g->ofdm_diff[path][cnt] = 0xFE;\n\t\t\t\t} else {\n\t\t\t\t\tpw2g->ofdm_diff[path][cnt] =\n\t\t\t\t\t\t(hwinfo[addr] & 0xf0) >> 4;\n\t\t\t\t\tif (pw2g->ofdm_diff[path][cnt] & BIT(3))\n\t\t\t\t\t\tpw2g->ofdm_diff[path][cnt] |=\n\t\t\t\t\t\t\t\t\t  0xF0;\n\t\t\t\t}\n\n\t\t\t\tif (hwinfo[addr] == 0xFF)\n\t\t\t\t\tpw2g->cck_diff[path][cnt] = 0xFE;\n\t\t\t\telse {\n\t\t\t\t\tpw2g->cck_diff[path][cnt] =\n\t\t\t\t\t\t\t(hwinfo[addr] & 0x0f);\n\t\t\t\t\tif (pw2g->cck_diff[path][cnt] & BIT(3))\n\t\t\t\t\t\tpw2g->cck_diff[path][cnt] |=\n\t\t\t\t\t\t\t\t\t 0xF0;\n\t\t\t\t}\n\t\t\t\taddr++;\n\t\t\t}\n\t\t}\n\n\t\t \n\t\tfor (group = 0; group < MAX_CHNL_GROUP_5G; group++) {\n\t\t\tpw5g->index_bw40_base[path][group] = hwinfo[addr++];\n\t\t\tif (pw5g->index_bw40_base[path][group] == 0xFF)\n\t\t\t\tpw5g->index_bw40_base[path][group] = 0xFE;\n\t\t}\n\n\t\tfor (cnt = 0; cnt < MAX_TX_COUNT; cnt++) {\n\t\t\tif (cnt == 0) {\n\t\t\t\tpw5g->bw40_diff[path][cnt] = 0;\n\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpw5g->bw20_diff[path][cnt] = 0;\n\t\t\t\t} else {\n\t\t\t\t\tpw5g->bw20_diff[path][0] =\n\t\t\t\t\t\t(hwinfo[addr] & 0xf0) >> 4;\n\t\t\t\t\tif (pw5g->bw20_diff[path][cnt] & BIT(3))\n\t\t\t\t\t\tpw5g->bw20_diff[path][cnt] |=\n\t\t\t\t\t\t\t\t\t  0xF0;\n\t\t\t\t}\n\n\t\t\t\tif (hwinfo[addr] == 0xFF)\n\t\t\t\t\tpw5g->ofdm_diff[path][cnt] = 0x04;\n\t\t\t\telse {\n\t\t\t\t\tpw5g->ofdm_diff[path][0] =\n\t\t\t\t\t\t\t(hwinfo[addr] & 0x0f);\n\t\t\t\t\tif (pw5g->ofdm_diff[path][cnt] & BIT(3))\n\t\t\t\t\t\tpw5g->ofdm_diff[path][cnt] |=\n\t\t\t\t\t\t\t\t\t  0xF0;\n\t\t\t\t}\n\t\t\t\taddr++;\n\t\t\t} else {\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpw5g->bw40_diff[path][cnt] = 0xFE;\n\t\t\t\t} else {\n\t\t\t\t\tpw5g->bw40_diff[path][cnt] =\n\t\t\t\t\t\t(hwinfo[addr] & 0xf0) >> 4;\n\t\t\t\t\tif (pw5g->bw40_diff[path][cnt] & BIT(3))\n\t\t\t\t\t\tpw5g->bw40_diff[path][cnt] |= 0xF0;\n\t\t\t\t}\n\n\t\t\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\t\t\tpw5g->bw20_diff[path][cnt] = 0xFE;\n\t\t\t\t} else {\n\t\t\t\t\tpw5g->bw20_diff[path][cnt] =\n\t\t\t\t\t\t\t(hwinfo[addr] & 0x0f);\n\t\t\t\t\tif (pw5g->bw20_diff[path][cnt] & BIT(3))\n\t\t\t\t\t\tpw5g->bw20_diff[path][cnt] |= 0xF0;\n\t\t\t\t}\n\t\t\t\taddr++;\n\t\t\t}\n\t\t}\n\n\t\tif (hwinfo[addr] == 0xFF) {\n\t\t\tpw5g->ofdm_diff[path][1] = 0xFE;\n\t\t\tpw5g->ofdm_diff[path][2] = 0xFE;\n\t\t} else {\n\t\t\tpw5g->ofdm_diff[path][1] = (hwinfo[addr] & 0xf0) >> 4;\n\t\t\tpw5g->ofdm_diff[path][2] = (hwinfo[addr] & 0x0f);\n\t\t}\n\t\taddr++;\n\n\t\tif (hwinfo[addr] == 0xFF)\n\t\t\tpw5g->ofdm_diff[path][3] = 0xFE;\n\t\telse\n\t\t\tpw5g->ofdm_diff[path][3] = (hwinfo[addr] & 0x0f);\n\t\taddr++;\n\n\t\tfor (cnt = 1; cnt < MAX_TX_COUNT; cnt++) {\n\t\t\tif (pw5g->ofdm_diff[path][cnt] == 0xFF)\n\t\t\t\tpw5g->ofdm_diff[path][cnt] = 0xFE;\n\t\t\telse if (pw5g->ofdm_diff[path][cnt] & BIT(3))\n\t\t\t\tpw5g->ofdm_diff[path][cnt] |= 0xF0;\n\t\t}\n\t}\n}\n\nstatic void _rtl8723be_read_txpower_info_from_hwpg(struct ieee80211_hw *hw,\n\t\t\t\t\t\t   bool autoload_fail,\n\t\t\t\t\t\t   u8 *hwinfo)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tstruct txpower_info_2g pw2g;\n\tstruct txpower_info_5g pw5g;\n\tu8 rf_path, index;\n\tu8 i;\n\n\t_rtl8723be_read_power_value_fromprom(hw, &pw2g, &pw5g, autoload_fail,\n\t\t\t\t\t     hwinfo);\n\n\tfor (rf_path = 0; rf_path < 2; rf_path++) {\n\t\tfor (i = 0; i < 14; i++) {\n\t\t\tindex = _rtl8723be_get_chnl_group(i+1);\n\n\t\t\trtlefuse->txpwrlevel_cck[rf_path][i] =\n\t\t\t\t\tpw2g.index_cck_base[rf_path][index];\n\t\t\trtlefuse->txpwrlevel_ht40_1s[rf_path][i] =\n\t\t\t\t\tpw2g.index_bw40_base[rf_path][index];\n\t\t}\n\t\tfor (i = 0; i < MAX_TX_COUNT; i++) {\n\t\t\trtlefuse->txpwr_ht20diff[rf_path][i] =\n\t\t\t\t\t\tpw2g.bw20_diff[rf_path][i];\n\t\t\trtlefuse->txpwr_ht40diff[rf_path][i] =\n\t\t\t\t\t\tpw2g.bw40_diff[rf_path][i];\n\t\t\trtlefuse->txpwr_legacyhtdiff[rf_path][i] =\n\t\t\t\t\t\tpw2g.ofdm_diff[rf_path][i];\n\t\t}\n\n\t\tfor (i = 0; i < 14; i++) {\n\t\t\tRTPRINT(rtlpriv, FINIT, INIT_TXPOWER,\n\t\t\t\t\"RF(%d)-Ch(%d) [CCK / HT40_1S ] = [0x%x / 0x%x ]\\n\",\n\t\t\t\trf_path, i,\n\t\t\t\trtlefuse->txpwrlevel_cck[rf_path][i],\n\t\t\t\trtlefuse->txpwrlevel_ht40_1s[rf_path][i]);\n\t\t}\n\t}\n\n\tif (!autoload_fail)\n\t\trtlefuse->eeprom_thermalmeter =\n\t\t\t\t\thwinfo[EEPROM_THERMAL_METER_88E];\n\telse\n\t\trtlefuse->eeprom_thermalmeter = EEPROM_DEFAULT_THERMALMETER;\n\n\tif (rtlefuse->eeprom_thermalmeter == 0xff || autoload_fail) {\n\t\trtlefuse->apk_thermalmeterignore = true;\n\t\trtlefuse->eeprom_thermalmeter = EEPROM_DEFAULT_THERMALMETER;\n\t}\n\n\trtlefuse->thermalmeter[0] = rtlefuse->eeprom_thermalmeter;\n\tRTPRINT(rtlpriv, FINIT, INIT_TXPOWER,\n\t\t\"thermalmeter = 0x%x\\n\", rtlefuse->eeprom_thermalmeter);\n\n\tif (!autoload_fail) {\n\t\trtlefuse->eeprom_regulatory =\n\t\t\thwinfo[EEPROM_RF_BOARD_OPTION_88E] & 0x07; \n\t\tif (hwinfo[EEPROM_RF_BOARD_OPTION_88E] == 0xFF)\n\t\t\trtlefuse->eeprom_regulatory = 0;\n\t} else {\n\t\trtlefuse->eeprom_regulatory = 0;\n\t}\n\tRTPRINT(rtlpriv, FINIT, INIT_TXPOWER,\n\t\t\"eeprom_regulatory = 0x%x\\n\", rtlefuse->eeprom_regulatory);\n}\n\nstatic u8 _rtl8723be_read_package_type(struct ieee80211_hw *hw)\n{\n\tu8 package_type;\n\tu8 value;\n\n\tefuse_power_switch(hw, false, true);\n\tif (!efuse_one_byte_read(hw, 0x1FB, &value))\n\t\tvalue = 0;\n\tefuse_power_switch(hw, false, false);\n\n\tswitch (value & 0x7) {\n\tcase 0x4:\n\t\tpackage_type = PACKAGE_TFBGA79;\n\t\tbreak;\n\tcase 0x5:\n\t\tpackage_type = PACKAGE_TFBGA90;\n\t\tbreak;\n\tcase 0x6:\n\t\tpackage_type = PACKAGE_QFN68;\n\t\tbreak;\n\tcase 0x7:\n\t\tpackage_type = PACKAGE_TFBGA80;\n\t\tbreak;\n\tdefault:\n\t\tpackage_type = PACKAGE_DEFAULT;\n\t\tbreak;\n\t}\n\n\treturn package_type;\n}\n\nstatic void _rtl8723be_read_adapter_info(struct ieee80211_hw *hw,\n\t\t\t\t\t bool pseudo_test)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tint params[] = {RTL8723BE_EEPROM_ID, EEPROM_VID, EEPROM_DID,\n\t\t\tEEPROM_SVID, EEPROM_SMID, EEPROM_MAC_ADDR,\n\t\t\tEEPROM_CHANNELPLAN, EEPROM_VERSION, EEPROM_CUSTOMER_ID,\n\t\t\tCOUNTRY_CODE_WORLD_WIDE_13};\n\tu8 *hwinfo;\n\tint i;\n\tbool is_toshiba_smid1 = false;\n\tbool is_toshiba_smid2 = false;\n\tbool is_samsung_smid = false;\n\tbool is_lenovo_smid = false;\n\tu16 toshiba_smid1[] = {\n\t\t0x6151, 0x6152, 0x6154, 0x6155, 0x6177, 0x6178, 0x6179, 0x6180,\n\t\t0x7151, 0x7152, 0x7154, 0x7155, 0x7177, 0x7178, 0x7179, 0x7180,\n\t\t0x8151, 0x8152, 0x8154, 0x8155, 0x8181, 0x8182, 0x8184, 0x8185,\n\t\t0x9151, 0x9152, 0x9154, 0x9155, 0x9181, 0x9182, 0x9184, 0x9185\n\t};\n\tu16 toshiba_smid2[] = {\n\t\t0x6181, 0x6184, 0x6185, 0x7181, 0x7182, 0x7184, 0x7185, 0x8181,\n\t\t0x8182, 0x8184, 0x8185, 0x9181, 0x9182, 0x9184, 0x9185\n\t};\n\tu16 samsung_smid[] = {\n\t\t0x6191, 0x6192, 0x6193, 0x7191, 0x7192, 0x7193, 0x8191, 0x8192,\n\t\t0x8193, 0x9191, 0x9192, 0x9193\n\t};\n\tu16 lenovo_smid[] = {\n\t\t0x8195, 0x9195, 0x7194, 0x8200, 0x8201, 0x8202, 0x9199, 0x9200\n\t};\n\n\tif (pseudo_test) {\n\t\t \n\t\treturn;\n\t}\n\n\thwinfo = kzalloc(HWSET_MAX_SIZE, GFP_KERNEL);\n\tif (!hwinfo)\n\t\treturn;\n\n\tif (rtl_get_hwinfo(hw, rtlpriv, HWSET_MAX_SIZE, hwinfo, params))\n\t\tgoto exit;\n\n\t \n\trtlefuse->crystalcap = hwinfo[EEPROM_XTAL_8723BE];\n\tif (rtlefuse->crystalcap == 0xFF)\n\t\trtlefuse->crystalcap = 0x20;\n\n\t_rtl8723be_read_txpower_info_from_hwpg(hw, rtlefuse->autoload_failflag,\n\t\t\t\t\t       hwinfo);\n\n\trtl8723be_read_bt_coexist_info_from_hwpg(hw,\n\t\t\t\t\t\t rtlefuse->autoload_failflag,\n\t\t\t\t\t\t hwinfo);\n\n\tif (rtlpriv->btcoexist.btc_info.btcoexist == 1)\n\t\trtlefuse->board_type |= BIT(2);  \n\n\trtlhal->board_type = rtlefuse->board_type;\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD,\n\t\t\"board_type = 0x%x\\n\", rtlefuse->board_type);\n\n\trtlhal->package_type = _rtl8723be_read_package_type(hw);\n\n\t \n\trtlefuse->channel_plan = rtlefuse->eeprom_channelplan;\n\n\tif (rtlhal->oem_id == RT_CID_DEFAULT) {\n\t\t \n\t\tfor (i = 0; i < ARRAY_SIZE(toshiba_smid1); i++) {\n\t\t\tif (rtlefuse->eeprom_smid == toshiba_smid1[i]) {\n\t\t\t\tis_toshiba_smid1 = true;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t\t \n\t\tfor (i = 0; i < ARRAY_SIZE(toshiba_smid2); i++) {\n\t\t\tif (rtlefuse->eeprom_smid == toshiba_smid2[i]) {\n\t\t\t\tis_toshiba_smid2 = true;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t\t \n\t\tfor (i = 0; i < ARRAY_SIZE(samsung_smid); i++) {\n\t\t\tif (rtlefuse->eeprom_smid == samsung_smid[i]) {\n\t\t\t\tis_samsung_smid = true;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t\t \n\t\tfor (i = 0; i < ARRAY_SIZE(lenovo_smid); i++) {\n\t\t\tif (rtlefuse->eeprom_smid == lenovo_smid[i]) {\n\t\t\t\tis_lenovo_smid = true;\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t\tswitch (rtlefuse->eeprom_oemid) {\n\t\tcase EEPROM_CID_DEFAULT:\n\t\t\tif (rtlefuse->eeprom_did == 0x8176) {\n\t\t\t\tif (rtlefuse->eeprom_svid == 0x10EC &&\n\t\t\t\t    is_toshiba_smid1) {\n\t\t\t\t\trtlhal->oem_id = RT_CID_TOSHIBA;\n\t\t\t\t} else if (rtlefuse->eeprom_svid == 0x1025) {\n\t\t\t\t\trtlhal->oem_id = RT_CID_819X_ACER;\n\t\t\t\t} else if (rtlefuse->eeprom_svid == 0x10EC &&\n\t\t\t\t\t   is_samsung_smid) {\n\t\t\t\t\trtlhal->oem_id = RT_CID_819X_SAMSUNG;\n\t\t\t\t} else if (rtlefuse->eeprom_svid == 0x10EC &&\n\t\t\t\t\t   is_lenovo_smid) {\n\t\t\t\t\trtlhal->oem_id = RT_CID_819X_LENOVO;\n\t\t\t\t} else if ((rtlefuse->eeprom_svid == 0x10EC &&\n\t\t\t\t\t    rtlefuse->eeprom_smid == 0x8197) ||\n\t\t\t\t\t   (rtlefuse->eeprom_svid == 0x10EC &&\n\t\t\t\t\t    rtlefuse->eeprom_smid == 0x9196)) {\n\t\t\t\t\trtlhal->oem_id = RT_CID_819X_CLEVO;\n\t\t\t\t} else if ((rtlefuse->eeprom_svid == 0x1028 &&\n\t\t\t\t\t    rtlefuse->eeprom_smid == 0x8194) ||\n\t\t\t\t\t   (rtlefuse->eeprom_svid == 0x1028 &&\n\t\t\t\t\t    rtlefuse->eeprom_smid == 0x8198) ||\n\t\t\t\t\t   (rtlefuse->eeprom_svid == 0x1028 &&\n\t\t\t\t\t    rtlefuse->eeprom_smid == 0x9197) ||\n\t\t\t\t\t   (rtlefuse->eeprom_svid == 0x1028 &&\n\t\t\t\t\t    rtlefuse->eeprom_smid == 0x9198)) {\n\t\t\t\t\trtlhal->oem_id = RT_CID_819X_DELL;\n\t\t\t\t} else if ((rtlefuse->eeprom_svid == 0x103C &&\n\t\t\t\t\t    rtlefuse->eeprom_smid == 0x1629)) {\n\t\t\t\t\trtlhal->oem_id = RT_CID_819X_HP;\n\t\t\t\t} else if ((rtlefuse->eeprom_svid == 0x1A32 &&\n\t\t\t\t\t   rtlefuse->eeprom_smid == 0x2315)) {\n\t\t\t\t\trtlhal->oem_id = RT_CID_819X_QMI;\n\t\t\t\t} else if ((rtlefuse->eeprom_svid == 0x10EC &&\n\t\t\t\t\t   rtlefuse->eeprom_smid == 0x8203)) {\n\t\t\t\t\trtlhal->oem_id = RT_CID_819X_PRONETS;\n\t\t\t\t} else if ((rtlefuse->eeprom_svid == 0x1043 &&\n\t\t\t\t\t   rtlefuse->eeprom_smid == 0x84B5)) {\n\t\t\t\t\trtlhal->oem_id = RT_CID_819X_EDIMAX_ASUS;\n\t\t\t\t} else {\n\t\t\t\t\trtlhal->oem_id = RT_CID_DEFAULT;\n\t\t\t\t}\n\t\t\t} else if (rtlefuse->eeprom_did == 0x8178) {\n\t\t\t\tif (rtlefuse->eeprom_svid == 0x10EC &&\n\t\t\t\t    is_toshiba_smid2)\n\t\t\t\t\trtlhal->oem_id = RT_CID_TOSHIBA;\n\t\t\t\telse if (rtlefuse->eeprom_svid == 0x1025)\n\t\t\t\t\trtlhal->oem_id = RT_CID_819X_ACER;\n\t\t\t\telse if ((rtlefuse->eeprom_svid == 0x10EC &&\n\t\t\t\t\t  rtlefuse->eeprom_smid == 0x8186))\n\t\t\t\t\trtlhal->oem_id = RT_CID_819X_PRONETS;\n\t\t\t\telse if ((rtlefuse->eeprom_svid == 0x1043 &&\n\t\t\t\t\t  rtlefuse->eeprom_smid == 0x84B6))\n\t\t\t\t\trtlhal->oem_id =\n\t\t\t\t\t\t\tRT_CID_819X_EDIMAX_ASUS;\n\t\t\t\telse\n\t\t\t\t\trtlhal->oem_id = RT_CID_DEFAULT;\n\t\t\t} else {\n\t\t\t\t\trtlhal->oem_id = RT_CID_DEFAULT;\n\t\t\t}\n\t\t\tbreak;\n\t\tcase EEPROM_CID_TOSHIBA:\n\t\t\trtlhal->oem_id = RT_CID_TOSHIBA;\n\t\t\tbreak;\n\t\tcase EEPROM_CID_CCX:\n\t\t\trtlhal->oem_id = RT_CID_CCX;\n\t\t\tbreak;\n\t\tcase EEPROM_CID_QMI:\n\t\t\trtlhal->oem_id = RT_CID_819X_QMI;\n\t\t\tbreak;\n\t\tcase EEPROM_CID_WHQL:\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trtlhal->oem_id = RT_CID_DEFAULT;\n\t\t\tbreak;\n\t\t}\n\t}\nexit:\n\tkfree(hwinfo);\n}\n\nstatic void _rtl8723be_hal_customized_behavior(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\n\trtlpriv->ledctl.led_opendrain = true;\n\tswitch (rtlhal->oem_id) {\n\tcase RT_CID_819X_HP:\n\t\trtlpriv->ledctl.led_opendrain = true;\n\t\tbreak;\n\tcase RT_CID_819X_LENOVO:\n\tcase RT_CID_DEFAULT:\n\tcase RT_CID_TOSHIBA:\n\tcase RT_CID_CCX:\n\tcase RT_CID_819X_ACER:\n\tcase RT_CID_WHQL:\n\tdefault:\n\t\tbreak;\n\t}\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_DMESG,\n\t\t\"RT Customized ID: 0x%02X\\n\", rtlhal->oem_id);\n}\n\nvoid rtl8723be_read_eeprom_info(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_hal *rtlhal = rtl_hal(rtl_priv(hw));\n\tu8 tmp_u1b;\n\n\trtlhal->version = _rtl8723be_read_chip_version(hw);\n\tif (get_rf_type(rtlphy) == RF_1T1R)\n\t\trtlpriv->dm.rfpath_rxenable[0] = true;\n\telse\n\t\trtlpriv->dm.rfpath_rxenable[0] =\n\t\t    rtlpriv->dm.rfpath_rxenable[1] = true;\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"VersionID = 0x%4x\\n\",\n\t\trtlhal->version);\n\ttmp_u1b = rtl_read_byte(rtlpriv, REG_9346CR);\n\tif (tmp_u1b & BIT(4)) {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_DMESG, \"Boot from EEPROM\\n\");\n\t\trtlefuse->epromtype = EEPROM_93C46;\n\t} else {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_DMESG, \"Boot from EFUSE\\n\");\n\t\trtlefuse->epromtype = EEPROM_BOOT_EFUSE;\n\t}\n\tif (tmp_u1b & BIT(5)) {\n\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_LOUD, \"Autoload OK\\n\");\n\t\trtlefuse->autoload_failflag = false;\n\t\t_rtl8723be_read_adapter_info(hw, false);\n\t} else {\n\t\tpr_err(\"Autoload ERR!!\\n\");\n\t}\n\t_rtl8723be_hal_customized_behavior(hw);\n}\n\nstatic u8 _rtl8723be_mrate_idx_to_arfr_id(struct ieee80211_hw *hw,\n\t\t\t\t\t  u8 rate_index)\n{\n\tu8 ret = 0;\n\tswitch (rate_index) {\n\tcase RATR_INX_WIRELESS_NGB:\n\t\tret = 1;\n\t\tbreak;\n\tcase RATR_INX_WIRELESS_N:\n\tcase RATR_INX_WIRELESS_NG:\n\t\tret = 5;\n\t\tbreak;\n\tcase RATR_INX_WIRELESS_NB:\n\t\tret = 3;\n\t\tbreak;\n\tcase RATR_INX_WIRELESS_GB:\n\t\tret = 6;\n\t\tbreak;\n\tcase RATR_INX_WIRELESS_G:\n\t\tret = 7;\n\t\tbreak;\n\tcase RATR_INX_WIRELESS_B:\n\t\tret = 8;\n\t\tbreak;\n\tdefault:\n\t\tret = 0;\n\t\tbreak;\n\t}\n\treturn ret;\n}\n\nstatic void rtl8723be_update_hal_rate_mask(struct ieee80211_hw *hw,\n\t\t\t\t\t   struct ieee80211_sta *sta,\n\t\t\t\t\t   u8 rssi_level, bool update_bw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_sta_info *sta_entry = NULL;\n\tu32 ratr_bitmap;\n\tu8 ratr_index;\n\tu8 curtxbw_40mhz = (sta->deflink.ht_cap.cap &\n\t\t\t      IEEE80211_HT_CAP_SUP_WIDTH_20_40) ? 1 : 0;\n\tu8 curshortgi_40mhz = (sta->deflink.ht_cap.cap & IEEE80211_HT_CAP_SGI_40) ?\n\t\t\t\t1 : 0;\n\tu8 curshortgi_20mhz = (sta->deflink.ht_cap.cap & IEEE80211_HT_CAP_SGI_20) ?\n\t\t\t\t1 : 0;\n\tenum wireless_mode wirelessmode = 0;\n\tbool shortgi = false;\n\tu8 rate_mask[7];\n\tu8 macid = 0;\n\n\tsta_entry = (struct rtl_sta_info *)sta->drv_priv;\n\twirelessmode = sta_entry->wireless_mode;\n\tif (mac->opmode == NL80211_IFTYPE_STATION ||\n\t    mac->opmode == NL80211_IFTYPE_MESH_POINT)\n\t\tcurtxbw_40mhz = mac->bw_40;\n\telse if (mac->opmode == NL80211_IFTYPE_AP ||\n\t\t mac->opmode == NL80211_IFTYPE_ADHOC)\n\t\tmacid = sta->aid + 1;\n\n\tratr_bitmap = sta->deflink.supp_rates[0];\n\n\tif (mac->opmode == NL80211_IFTYPE_ADHOC)\n\t\tratr_bitmap = 0xfff;\n\n\tratr_bitmap |= (sta->deflink.ht_cap.mcs.rx_mask[1] << 20 |\n\t\t\tsta->deflink.ht_cap.mcs.rx_mask[0] << 12);\n\tswitch (wirelessmode) {\n\tcase WIRELESS_MODE_B:\n\t\tratr_index = RATR_INX_WIRELESS_B;\n\t\tif (ratr_bitmap & 0x0000000c)\n\t\t\tratr_bitmap &= 0x0000000d;\n\t\telse\n\t\t\tratr_bitmap &= 0x0000000f;\n\t\tbreak;\n\tcase WIRELESS_MODE_G:\n\t\tratr_index = RATR_INX_WIRELESS_GB;\n\n\t\tif (rssi_level == 1)\n\t\t\tratr_bitmap &= 0x00000f00;\n\t\telse if (rssi_level == 2)\n\t\t\tratr_bitmap &= 0x00000ff0;\n\t\telse\n\t\t\tratr_bitmap &= 0x00000ff5;\n\t\tbreak;\n\tcase WIRELESS_MODE_N_24G:\n\tcase WIRELESS_MODE_N_5G:\n\t\tratr_index = RATR_INX_WIRELESS_NGB;\n\t\tif (rtlphy->rf_type == RF_1T1R) {\n\t\t\tif (curtxbw_40mhz) {\n\t\t\t\tif (rssi_level == 1)\n\t\t\t\t\tratr_bitmap &= 0x000f0000;\n\t\t\t\telse if (rssi_level == 2)\n\t\t\t\t\tratr_bitmap &= 0x000ff000;\n\t\t\t\telse\n\t\t\t\t\tratr_bitmap &= 0x000ff015;\n\t\t\t} else {\n\t\t\t\tif (rssi_level == 1)\n\t\t\t\t\tratr_bitmap &= 0x000f0000;\n\t\t\t\telse if (rssi_level == 2)\n\t\t\t\t\tratr_bitmap &= 0x000ff000;\n\t\t\t\telse\n\t\t\t\t\tratr_bitmap &= 0x000ff005;\n\t\t\t}\n\t\t} else {\n\t\t\tif (curtxbw_40mhz) {\n\t\t\t\tif (rssi_level == 1)\n\t\t\t\t\tratr_bitmap &= 0x0f8f0000;\n\t\t\t\telse if (rssi_level == 2)\n\t\t\t\t\tratr_bitmap &= 0x0f8ff000;\n\t\t\t\telse\n\t\t\t\t\tratr_bitmap &= 0x0f8ff015;\n\t\t\t} else {\n\t\t\t\tif (rssi_level == 1)\n\t\t\t\t\tratr_bitmap &= 0x0f8f0000;\n\t\t\t\telse if (rssi_level == 2)\n\t\t\t\t\tratr_bitmap &= 0x0f8ff000;\n\t\t\t\telse\n\t\t\t\t\tratr_bitmap &= 0x0f8ff005;\n\t\t\t}\n\t\t}\n\t\tif ((curtxbw_40mhz && curshortgi_40mhz) ||\n\t\t    (!curtxbw_40mhz && curshortgi_20mhz)) {\n\t\t\tif (macid == 0)\n\t\t\t\tshortgi = true;\n\t\t\telse if (macid == 1)\n\t\t\t\tshortgi = false;\n\t\t}\n\t\tbreak;\n\tdefault:\n\t\tratr_index = RATR_INX_WIRELESS_NGB;\n\n\t\tif (rtlphy->rf_type == RF_1T2R)\n\t\t\tratr_bitmap &= 0x000ff0ff;\n\t\telse\n\t\t\tratr_bitmap &= 0x0f0ff0ff;\n\t\tbreak;\n\t}\n\n\tsta_entry->ratr_index = ratr_index;\n\n\trtl_dbg(rtlpriv, COMP_RATR, DBG_DMESG,\n\t\t\"ratr_bitmap :%x\\n\", ratr_bitmap);\n\t*(u32 *)&rate_mask = (ratr_bitmap & 0x0fffffff) |\n\t\t\t\t       (ratr_index << 28);\n\trate_mask[0] = macid;\n\trate_mask[1] = _rtl8723be_mrate_idx_to_arfr_id(hw, ratr_index) |\n\t\t\t\t\t\t      (shortgi ? 0x80 : 0x00);\n\trate_mask[2] = curtxbw_40mhz | ((!update_bw) << 3);\n\n\trate_mask[3] = (u8)(ratr_bitmap & 0x000000ff);\n\trate_mask[4] = (u8)((ratr_bitmap & 0x0000ff00) >> 8);\n\trate_mask[5] = (u8)((ratr_bitmap & 0x00ff0000) >> 16);\n\trate_mask[6] = (u8)((ratr_bitmap & 0xff000000) >> 24);\n\n\trtl_dbg(rtlpriv, COMP_RATR, DBG_DMESG,\n\t\t\"Rate_index:%x, ratr_val:%x, %x:%x:%x:%x:%x:%x:%x\\n\",\n\t\tratr_index, ratr_bitmap,\n\t\trate_mask[0], rate_mask[1],\n\t\trate_mask[2], rate_mask[3],\n\t\trate_mask[4], rate_mask[5],\n\t\trate_mask[6]);\n\trtl8723be_fill_h2c_cmd(hw, H2C_8723B_RA_MASK, 7, rate_mask);\n\t_rtl8723be_set_bcn_ctrl_reg(hw, BIT(3), 0);\n}\n\nvoid rtl8723be_update_hal_rate_tbl(struct ieee80211_hw *hw,\n\t\t\t\t   struct ieee80211_sta *sta,\n\t\t\t\t   u8 rssi_level, bool update_bw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tif (rtlpriv->dm.useramask)\n\t\trtl8723be_update_hal_rate_mask(hw, sta, rssi_level, update_bw);\n}\n\nvoid rtl8723be_update_channel_access_setting(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tu16 sifs_timer;\n\n\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SLOT_TIME, &mac->slot_time);\n\tif (!mac->ht_enable)\n\t\tsifs_timer = 0x0a0a;\n\telse\n\t\tsifs_timer = 0x0e0e;\n\trtlpriv->cfg->ops->set_hw_reg(hw, HW_VAR_SIFS, (u8 *)&sifs_timer);\n}\n\nbool rtl8723be_gpio_radio_on_off_checking(struct ieee80211_hw *hw, u8 *valid)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_ps_ctl *ppsc = rtl_psc(rtl_priv(hw));\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tenum rf_pwrstate e_rfpowerstate_toset;\n\tu8 u1tmp;\n\tbool b_actuallyset = false;\n\n\tif (rtlpriv->rtlhal.being_init_adapter)\n\t\treturn false;\n\n\tif (ppsc->swrf_processing)\n\t\treturn false;\n\n\tspin_lock(&rtlpriv->locks.rf_ps_lock);\n\tif (ppsc->rfchange_inprogress) {\n\t\tspin_unlock(&rtlpriv->locks.rf_ps_lock);\n\t\treturn false;\n\t} else {\n\t\tppsc->rfchange_inprogress = true;\n\t\tspin_unlock(&rtlpriv->locks.rf_ps_lock);\n\t}\n\n\trtl_write_byte(rtlpriv, REG_GPIO_IO_SEL_2,\n\t\t       rtl_read_byte(rtlpriv, REG_GPIO_IO_SEL_2) & ~(BIT(1)));\n\n\tu1tmp = rtl_read_byte(rtlpriv, REG_GPIO_PIN_CTRL_2);\n\n\tif (rtlphy->polarity_ctl)\n\t\te_rfpowerstate_toset = (u1tmp & BIT(1)) ? ERFOFF : ERFON;\n\telse\n\t\te_rfpowerstate_toset = (u1tmp & BIT(1)) ? ERFON : ERFOFF;\n\n\tif ((ppsc->hwradiooff) && (e_rfpowerstate_toset == ERFON)) {\n\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\"GPIOChangeRF  - HW Radio ON, RF ON\\n\");\n\n\t\te_rfpowerstate_toset = ERFON;\n\t\tppsc->hwradiooff = false;\n\t\tb_actuallyset = true;\n\t} else if (!ppsc->hwradiooff && (e_rfpowerstate_toset == ERFOFF)) {\n\t\trtl_dbg(rtlpriv, COMP_RF, DBG_DMESG,\n\t\t\t\"GPIOChangeRF  - HW Radio OFF, RF OFF\\n\");\n\n\t\te_rfpowerstate_toset = ERFOFF;\n\t\tppsc->hwradiooff = true;\n\t\tb_actuallyset = true;\n\t}\n\n\tif (b_actuallyset) {\n\t\tspin_lock(&rtlpriv->locks.rf_ps_lock);\n\t\tppsc->rfchange_inprogress = false;\n\t\tspin_unlock(&rtlpriv->locks.rf_ps_lock);\n\t} else {\n\t\tif (ppsc->reg_rfps_level & RT_RF_OFF_LEVL_HALT_NIC)\n\t\t\tRT_SET_PS_LEVEL(ppsc, RT_RF_OFF_LEVL_HALT_NIC);\n\n\t\tspin_lock(&rtlpriv->locks.rf_ps_lock);\n\t\tppsc->rfchange_inprogress = false;\n\t\tspin_unlock(&rtlpriv->locks.rf_ps_lock);\n\t}\n\n\t*valid = 1;\n\treturn !ppsc->hwradiooff;\n\n}\n\nvoid rtl8723be_set_key(struct ieee80211_hw *hw, u32 key_index,\n\t\t       u8 *p_macaddr, bool is_group, u8 enc_algo,\n\t\t       bool is_wepkey, bool clear_all)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu8 *macaddr = p_macaddr;\n\tu32 entry_id = 0;\n\tbool is_pairwise = false;\n\n\tstatic u8 cam_const_addr[4][6] = {\n\t\t{0x00, 0x00, 0x00, 0x00, 0x00, 0x00},\n\t\t{0x00, 0x00, 0x00, 0x00, 0x00, 0x01},\n\t\t{0x00, 0x00, 0x00, 0x00, 0x00, 0x02},\n\t\t{0x00, 0x00, 0x00, 0x00, 0x00, 0x03}\n\t};\n\tstatic u8 cam_const_broad[] = {\n\t\t0xff, 0xff, 0xff, 0xff, 0xff, 0xff\n\t};\n\n\tif (clear_all) {\n\t\tu8 idx = 0;\n\t\tu8 cam_offset = 0;\n\t\tu8 clear_number = 5;\n\n\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG, \"clear_all\\n\");\n\n\t\tfor (idx = 0; idx < clear_number; idx++) {\n\t\t\trtl_cam_mark_invalid(hw, cam_offset + idx);\n\t\t\trtl_cam_empty_entry(hw, cam_offset + idx);\n\n\t\t\tif (idx < 5) {\n\t\t\t\tmemset(rtlpriv->sec.key_buf[idx], 0,\n\t\t\t\t       MAX_KEY_LEN);\n\t\t\t\trtlpriv->sec.key_len[idx] = 0;\n\t\t\t}\n\t\t}\n\n\t} else {\n\t\tswitch (enc_algo) {\n\t\tcase WEP40_ENCRYPTION:\n\t\t\tenc_algo = CAM_WEP40;\n\t\t\tbreak;\n\t\tcase WEP104_ENCRYPTION:\n\t\t\tenc_algo = CAM_WEP104;\n\t\t\tbreak;\n\t\tcase TKIP_ENCRYPTION:\n\t\t\tenc_algo = CAM_TKIP;\n\t\t\tbreak;\n\t\tcase AESCCMP_ENCRYPTION:\n\t\t\tenc_algo = CAM_AES;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trtl_dbg(rtlpriv, COMP_ERR, DBG_LOUD,\n\t\t\t\t\"switch case %#x not processed\\n\", enc_algo);\n\t\t\tenc_algo = CAM_TKIP;\n\t\t\tbreak;\n\t\t}\n\n\t\tif (is_wepkey || rtlpriv->sec.use_defaultkey) {\n\t\t\tmacaddr = cam_const_addr[key_index];\n\t\t\tentry_id = key_index;\n\t\t} else {\n\t\t\tif (is_group) {\n\t\t\t\tmacaddr = cam_const_broad;\n\t\t\t\tentry_id = key_index;\n\t\t\t} else {\n\t\t\t\tif (mac->opmode == NL80211_IFTYPE_AP) {\n\t\t\t\t\tentry_id = rtl_cam_get_free_entry(hw,\n\t\t\t\t\t\t\t\tp_macaddr);\n\t\t\t\t\tif (entry_id >=  TOTAL_CAM_ENTRY) {\n\t\t\t\t\t\tpr_err(\"Can not find free hw security cam entry\\n\");\n\t\t\t\t\t\treturn;\n\t\t\t\t\t}\n\t\t\t\t} else {\n\t\t\t\t\tentry_id = CAM_PAIRWISE_KEY_POSITION;\n\t\t\t\t}\n\n\t\t\t\tkey_index = PAIRWISE_KEYIDX;\n\t\t\t\tis_pairwise = true;\n\t\t\t}\n\t\t}\n\n\t\tif (rtlpriv->sec.key_len[key_index] == 0) {\n\t\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\t\t\"delete one entry, entry_id is %d\\n\",\n\t\t\t\tentry_id);\n\t\t\tif (mac->opmode == NL80211_IFTYPE_AP)\n\t\t\t\trtl_cam_del_entry(hw, p_macaddr);\n\t\t\trtl_cam_delete_one_entry(hw, p_macaddr, entry_id);\n\t\t} else {\n\t\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\t\t\"add one entry\\n\");\n\t\t\tif (is_pairwise) {\n\t\t\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\t\t\t\"set Pairwise key\\n\");\n\n\t\t\t\trtl_cam_add_one_entry(hw, macaddr, key_index,\n\t\t\t\t\t       entry_id, enc_algo,\n\t\t\t\t\t       CAM_CONFIG_NO_USEDK,\n\t\t\t\t\t       rtlpriv->sec.key_buf[key_index]);\n\t\t\t} else {\n\t\t\t\trtl_dbg(rtlpriv, COMP_SEC, DBG_DMESG,\n\t\t\t\t\t\"set group key\\n\");\n\n\t\t\t\tif (mac->opmode == NL80211_IFTYPE_ADHOC) {\n\t\t\t\t\trtl_cam_add_one_entry(hw,\n\t\t\t\t\t\trtlefuse->dev_addr,\n\t\t\t\t\t\tPAIRWISE_KEYIDX,\n\t\t\t\t\t\tCAM_PAIRWISE_KEY_POSITION,\n\t\t\t\t\t\tenc_algo,\n\t\t\t\t\t\tCAM_CONFIG_NO_USEDK,\n\t\t\t\t\t\trtlpriv->sec.key_buf\n\t\t\t\t\t\t[entry_id]);\n\t\t\t\t}\n\n\t\t\t\trtl_cam_add_one_entry(hw, macaddr, key_index,\n\t\t\t\t\t\tentry_id, enc_algo,\n\t\t\t\t\t\tCAM_CONFIG_NO_USEDK,\n\t\t\t\t\t\trtlpriv->sec.key_buf[entry_id]);\n\t\t\t}\n\t\t}\n\t}\n}\n\nvoid rtl8723be_read_bt_coexist_info_from_hwpg(struct ieee80211_hw *hw,\n\t\t\t\t\t      bool auto_load_fail, u8 *hwinfo)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_mod_params *mod_params = rtlpriv->cfg->mod_params;\n\tu8 value;\n\tu32 tmpu_32;\n\n\tif (!auto_load_fail) {\n\t\ttmpu_32 = rtl_read_dword(rtlpriv, REG_MULTI_FUNC_CTRL);\n\t\tif (tmpu_32 & BIT(18))\n\t\t\trtlpriv->btcoexist.btc_info.btcoexist = 1;\n\t\telse\n\t\t\trtlpriv->btcoexist.btc_info.btcoexist = 0;\n\t\tvalue = hwinfo[EEPROM_RF_BT_SETTING_8723B];\n\t\trtlpriv->btcoexist.btc_info.bt_type = BT_RTL8723B;\n\t\trtlpriv->btcoexist.btc_info.ant_num = (value & 0x1);\n\t\trtlpriv->btcoexist.btc_info.single_ant_path =\n\t\t\t (value & 0x40 ? ANT_AUX : ANT_MAIN);\t \n\t} else {\n\t\trtlpriv->btcoexist.btc_info.btcoexist = 0;\n\t\trtlpriv->btcoexist.btc_info.bt_type = BT_RTL8723B;\n\t\trtlpriv->btcoexist.btc_info.ant_num = ANT_X2;\n\t\trtlpriv->btcoexist.btc_info.single_ant_path = ANT_MAIN;\n\t}\n\n\t \n\tif (mod_params->ant_sel) {\n\t\trtlpriv->btcoexist.btc_info.ant_num =\n\t\t\t(mod_params->ant_sel == 1 ? ANT_X1 : ANT_X2);\n\n\t\trtlpriv->btcoexist.btc_info.single_ant_path =\n\t\t\t(mod_params->ant_sel == 1 ? ANT_AUX : ANT_MAIN);\n\t}\n}\n\nvoid rtl8723be_bt_reg_init(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\t \n\trtlpriv->btcoexist.reg_bt_iso = 2;\n\t \n\trtlpriv->btcoexist.reg_bt_sco = 3;\n\t \n\trtlpriv->btcoexist.reg_bt_sco = 0;\n}\n\nvoid rtl8723be_bt_hw_init(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\n\tif (rtlpriv->cfg->ops->get_btc_status())\n\t\trtlpriv->btcoexist.btc_ops->btc_init_hw_config(rtlpriv);\n\n}\n\nvoid rtl8723be_suspend(struct ieee80211_hw *hw)\n{\n}\n\nvoid rtl8723be_resume(struct ieee80211_hw *hw)\n{\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}