// Seed: 1173586316
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  localparam id_4 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd98,
    parameter id_4 = 32'd24,
    parameter id_5 = 32'd15,
    parameter id_6 = 32'd70,
    parameter id_9 = 32'd13
) (
    output logic id_0
    , id_13, id_14,
    output uwire id_1,
    input uwire id_2,
    output wire _id_3,
    input supply1 _id_4,
    input supply1 _id_5,
    input supply0 _id_6,
    input supply0 id_7,
    input wor id_8,
    input wire _id_9,
    input supply1 id_10,
    output tri id_11
);
  tri [id_6 : 1] id_15;
  wire id_16;
  assign id_15 = -1 ? -1 : -1;
  assign id_14[id_5] = id_5;
  logic [id_9 : id_3  &&  (  -1  )  ==  -1] id_17;
  logic [7:0] id_18;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
  parameter time id_19 = 1 < (1);
  assign id_15 = -1;
  logic [1 'b0 : 1] id_20;
  initial begin : LABEL_0
    if (id_19) id_17[-1] <= id_5;
    else begin : LABEL_1
      id_0 = id_7 ^ -1;
    end
  end
  assign id_15 = -1'b0;
  assign id_18[1] = id_2;
  wire [id_4 : 1] id_21;
endmodule
