<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-at91 › include › mach › at91sam9_ddrsdr.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>at91sam9_ddrsdr.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Header file for the Atmel DDR/SDR SDRAM Controller</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Atmel Corporation</span>
<span class="cm"> *	Nicolas Ferre &lt;nicolas.ferre@atmel.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef AT91SAM9_DDRSDR_H</span>
<span class="cp">#define AT91SAM9_DDRSDR_H</span>

<span class="cp">#define AT91_DDRSDRC_MR		0x00	</span><span class="cm">/* Mode Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_MODE	(0x7 &lt;&lt; 0)		</span><span class="cm">/* Command Mode */</span><span class="cp"></span>
<span class="cp">#define			AT91_DDRSDRC_MODE_NORMAL	0</span>
<span class="cp">#define			AT91_DDRSDRC_MODE_NOP		1</span>
<span class="cp">#define			AT91_DDRSDRC_MODE_PRECHARGE	2</span>
<span class="cp">#define			AT91_DDRSDRC_MODE_LMR		3</span>
<span class="cp">#define			AT91_DDRSDRC_MODE_REFRESH	4</span>
<span class="cp">#define			AT91_DDRSDRC_MODE_EXT_LMR	5</span>
<span class="cp">#define			AT91_DDRSDRC_MODE_DEEP		6</span>

<span class="cp">#define AT91_DDRSDRC_RTR	0x04	</span><span class="cm">/* Refresh Timer Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_COUNT	(0xfff &lt;&lt; 0)		</span><span class="cm">/* Refresh Timer Counter */</span><span class="cp"></span>

<span class="cp">#define AT91_DDRSDRC_CR		0x08	</span><span class="cm">/* Configuration Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_NC		(3 &lt;&lt; 0)		</span><span class="cm">/* Number of Column Bits */</span><span class="cp"></span>
<span class="cp">#define			AT91_DDRSDRC_NC_SDR8	(0 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_DDRSDRC_NC_SDR9	(1 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_DDRSDRC_NC_SDR10	(2 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_DDRSDRC_NC_SDR11	(3 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_DDRSDRC_NC_DDR9	(0 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_DDRSDRC_NC_DDR10	(1 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_DDRSDRC_NC_DDR11	(2 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_DDRSDRC_NC_DDR12	(3 &lt;&lt; 0)</span>
<span class="cp">#define		AT91_DDRSDRC_NR		(3 &lt;&lt; 2)		</span><span class="cm">/* Number of Row Bits */</span><span class="cp"></span>
<span class="cp">#define			AT91_DDRSDRC_NR_11	(0 &lt;&lt; 2)</span>
<span class="cp">#define			AT91_DDRSDRC_NR_12	(1 &lt;&lt; 2)</span>
<span class="cp">#define			AT91_DDRSDRC_NR_13	(2 &lt;&lt; 2)</span>
<span class="cp">#define			AT91_DDRSDRC_NR_14	(3 &lt;&lt; 2)</span>
<span class="cp">#define		AT91_DDRSDRC_CAS	(7 &lt;&lt; 4)		</span><span class="cm">/* CAS Latency */</span><span class="cp"></span>
<span class="cp">#define			AT91_DDRSDRC_CAS_2	(2 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_DDRSDRC_CAS_3	(3 &lt;&lt; 4)</span>
<span class="cp">#define			AT91_DDRSDRC_CAS_25	(6 &lt;&lt; 4)</span>
<span class="cp">#define		AT91_DDRSDRC_RST_DLL	(1 &lt;&lt; 7)		</span><span class="cm">/* Reset DLL */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_DICDS	(1 &lt;&lt; 8)		</span><span class="cm">/* Output impedance control */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_DIS_DLL	(1 &lt;&lt; 9)		</span><span class="cm">/* Disable DLL [SAM9 Only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_OCD	(1 &lt;&lt; 12)		</span><span class="cm">/* Off-Chip Driver [SAM9 Only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_DQMS	(1 &lt;&lt; 16)		</span><span class="cm">/* Mask Data is Shared [SAM9 Only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_ACTBST	(1 &lt;&lt; 18)		</span><span class="cm">/* Active Bank X to Burst Stop Read Access Bank Y [SAM9 Only] */</span><span class="cp"></span>

<span class="cp">#define AT91_DDRSDRC_T0PR	0x0C	</span><span class="cm">/* Timing 0 Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TRAS	(0xf &lt;&lt;  0)		</span><span class="cm">/* Active to Precharge delay */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TRCD	(0xf &lt;&lt;  4)		</span><span class="cm">/* Row to Column delay */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TWR	(0xf &lt;&lt;  8)		</span><span class="cm">/* Write recovery delay */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TRC	(0xf &lt;&lt; 12)		</span><span class="cm">/* Row cycle delay */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TRP	(0xf &lt;&lt; 16)		</span><span class="cm">/* Row precharge delay */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TRRD	(0xf &lt;&lt; 20)		</span><span class="cm">/* Active BankA to BankB */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TWTR	(0x7 &lt;&lt; 24)		</span><span class="cm">/* Internal Write to Read delay */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_RED_WRRD	(0x1 &lt;&lt; 27)		</span><span class="cm">/* Reduce Write to Read Delay [SAM9 Only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TMRD	(0xf &lt;&lt; 28)		</span><span class="cm">/* Load mode to active/refresh delay */</span><span class="cp"></span>

<span class="cp">#define AT91_DDRSDRC_T1PR	0x10	</span><span class="cm">/* Timing 1 Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TRFC	(0x1f &lt;&lt; 0)		</span><span class="cm">/* Row Cycle Delay */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TXSNR	(0xff &lt;&lt; 8)		</span><span class="cm">/* Exit self-refresh to non-read */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TXSRD	(0xff &lt;&lt; 16)		</span><span class="cm">/* Exit self-refresh to read */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TXP	(0xf  &lt;&lt; 24)		</span><span class="cm">/* Exit power-down delay */</span><span class="cp"></span>

<span class="cp">#define AT91_DDRSDRC_T2PR	0x14	</span><span class="cm">/* Timing 2 Register [SAM9 Only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TXARD	(0xf  &lt;&lt; 0)		</span><span class="cm">/* Exit active power down delay to read command in mode &quot;Fast Exit&quot; */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TXARDS	(0xf  &lt;&lt; 4)		</span><span class="cm">/* Exit active power down delay to read command in mode &quot;Slow Exit&quot; */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TRPA	(0xf  &lt;&lt; 8)		</span><span class="cm">/* Row Precharge All delay */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TRTP	(0x7  &lt;&lt; 12)		</span><span class="cm">/* Read to Precharge delay */</span><span class="cp"></span>

<span class="cp">#define AT91_DDRSDRC_LPR	0x1C	</span><span class="cm">/* Low Power Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_LPCB	(3 &lt;&lt; 0)		</span><span class="cm">/* Low-power Configurations */</span><span class="cp"></span>
<span class="cp">#define			AT91_DDRSDRC_LPCB_DISABLE		0</span>
<span class="cp">#define			AT91_DDRSDRC_LPCB_SELF_REFRESH		1</span>
<span class="cp">#define			AT91_DDRSDRC_LPCB_POWER_DOWN		2</span>
<span class="cp">#define			AT91_DDRSDRC_LPCB_DEEP_POWER_DOWN	3</span>
<span class="cp">#define		AT91_DDRSDRC_CLKFR	(1 &lt;&lt; 2)	</span><span class="cm">/* Clock Frozen */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_PASR	(7 &lt;&lt; 4)	</span><span class="cm">/* Partial Array Self Refresh */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TCSR	(3 &lt;&lt; 8)	</span><span class="cm">/* Temperature Compensated Self Refresh */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_DS		(3 &lt;&lt; 10)	</span><span class="cm">/* Drive Strength */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_TIMEOUT	(3 &lt;&lt; 12)	</span><span class="cm">/* Time to define when Low Power Mode is enabled */</span><span class="cp"></span>
<span class="cp">#define			AT91_DDRSDRC_TIMEOUT_0_CLK_CYCLES	(0 &lt;&lt; 12)</span>
<span class="cp">#define			AT91_DDRSDRC_TIMEOUT_64_CLK_CYCLES	(1 &lt;&lt; 12)</span>
<span class="cp">#define			AT91_DDRSDRC_TIMEOUT_128_CLK_CYCLES	(2 &lt;&lt; 12)</span>
<span class="cp">#define		AT91_DDRSDRC_APDE	(1 &lt;&lt; 16)	 </span><span class="cm">/* Active power down exit time */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_UPD_MR	(3 &lt;&lt; 20)	 </span><span class="cm">/* Update load mode register and extended mode register */</span><span class="cp"></span>

<span class="cp">#define AT91_DDRSDRC_MDR	0x20	</span><span class="cm">/* Memory Device Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_MD		(3 &lt;&lt; 0)		</span><span class="cm">/* Memory Device Type */</span><span class="cp"></span>
<span class="cp">#define			AT91_DDRSDRC_MD_SDR		0</span>
<span class="cp">#define			AT91_DDRSDRC_MD_LOW_POWER_SDR	1</span>
<span class="cp">#define			AT91_DDRSDRC_MD_LOW_POWER_DDR	3</span>
<span class="cp">#define			AT91_DDRSDRC_MD_DDR2		6	</span><span class="cm">/* [SAM9 Only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_DBW	(1 &lt;&lt; 4)		</span><span class="cm">/* Data Bus Width */</span><span class="cp"></span>
<span class="cp">#define			AT91_DDRSDRC_DBW_32BITS		(0 &lt;&lt;  4)</span>
<span class="cp">#define			AT91_DDRSDRC_DBW_16BITS		(1 &lt;&lt;  4)</span>

<span class="cp">#define AT91_DDRSDRC_DLL	0x24	</span><span class="cm">/* DLL Information Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_MDINC	(1 &lt;&lt; 0)		</span><span class="cm">/* Master Delay increment */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_MDDEC	(1 &lt;&lt; 1)		</span><span class="cm">/* Master Delay decrement */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_MDOVF	(1 &lt;&lt; 2)		</span><span class="cm">/* Master Delay Overflow */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_MDVAL	(0xff &lt;&lt;  8)		</span><span class="cm">/* Master Delay value */</span><span class="cp"></span>

<span class="cp">#define AT91_DDRSDRC_HS		0x2C	</span><span class="cm">/* High Speed Register [SAM9 Only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_DIS_ATCP_RD	(1 &lt;&lt; 2)	</span><span class="cm">/* Anticip read access is disabled */</span><span class="cp"></span>

<span class="cp">#define AT91_DDRSDRC_DELAY(n)	(0x30 + (0x4 * (n)))	</span><span class="cm">/* Delay I/O Register n */</span><span class="cp"></span>

<span class="cp">#define AT91_DDRSDRC_WPMR	0xE4	</span><span class="cm">/* Write Protect Mode Register [SAM9 Only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_WP		(1 &lt;&lt; 0)		</span><span class="cm">/* Write protect enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_WPKEY	(0xffffff &lt;&lt; 8)		</span><span class="cm">/* Write protect key */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_KEY	(0x444452 &lt;&lt; 8)		</span><span class="cm">/* Write protect key = &quot;DDR&quot; */</span><span class="cp"></span>

<span class="cp">#define AT91_DDRSDRC_WPSR	0xE8	</span><span class="cm">/* Write Protect Status Register [SAM9 Only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_WPVS	(1 &lt;&lt; 0)		</span><span class="cm">/* Write protect violation status */</span><span class="cp"></span>
<span class="cp">#define		AT91_DDRSDRC_WPVSRC	(0xffff &lt;&lt; 8)		</span><span class="cm">/* Write protect violation source */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
