TimeQuest Timing Analyzer report for top_level
Tue Dec 29 17:12:29 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top_level                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 53.12 MHz ; 53.12 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -17.824 ; -86918.249    ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.391 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.627 ; -16500.124            ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                     ;
+---------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                           ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.824 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.009     ; 18.851     ;
; -17.814 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.009     ; 18.841     ;
; -17.800 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.009     ; 18.827     ;
; -17.799 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.009     ; 18.826     ;
; -17.590 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.012     ; 18.614     ;
; -17.589 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.012     ; 18.613     ;
; -17.589 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.617     ;
; -17.579 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.607     ;
; -17.565 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.593     ;
; -17.564 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.592     ;
; -17.446 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.474     ;
; -17.436 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.464     ;
; -17.422 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.450     ;
; -17.421 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.449     ;
; -17.355 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 18.380     ;
; -17.354 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 18.379     ;
; -17.325 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.353     ;
; -17.315 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.343     ;
; -17.301 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.329     ;
; -17.300 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.328     ;
; -17.249 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.277     ;
; -17.239 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.267     ;
; -17.225 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.253     ;
; -17.224 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.008     ; 18.252     ;
; -17.212 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 18.237     ;
; -17.211 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 18.236     ;
; -17.168 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.012     ; 18.192     ;
; -17.091 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 18.116     ;
; -17.090 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 18.115     ;
; -17.015 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 18.040     ;
; -17.014 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 18.039     ;
; -16.958 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[630].processing_element_j|register_value[3] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.018     ; 17.976     ;
; -16.933 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 17.958     ;
; -16.931 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[622].processing_element_j|register_value[7] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.029     ; 17.938     ;
; -16.917 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[630].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.018     ; 17.935     ;
; -16.916 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[632].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.029     ; 17.923     ;
; -16.790 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 17.815     ;
; -16.760 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[621].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 17.754     ;
; -16.752 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[621].processing_element_j|register_value[3] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 17.746     ;
; -16.750 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[622].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.029     ; 17.757     ;
; -16.735 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[632].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.029     ; 17.742     ;
; -16.728 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[629].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.017     ; 17.747     ;
; -16.698 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[608].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.039     ; 17.695     ;
; -16.697 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[629].processing_element_j|register_value[7] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.017     ; 17.716     ;
; -16.694 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[633].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.034     ; 17.696     ;
; -16.692 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[625].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; 0.001      ; 17.729     ;
; -16.689 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[630].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.018     ; 17.707     ;
; -16.687 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[630].processing_element_j|register_value[7] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.018     ; 17.705     ;
; -16.669 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 17.694     ;
; -16.666 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[622].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.038     ; 17.664     ;
; -16.663 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[623].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.039     ; 17.660     ;
; -16.663 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[608].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.039     ; 17.660     ;
; -16.656 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[630].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.018     ; 17.674     ;
; -16.653 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[626].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 17.689     ;
; -16.639 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[622].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.029     ; 17.646     ;
; -16.632 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[621].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 17.626     ;
; -16.632 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[623].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.039     ; 17.629     ;
; -16.627 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[627].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; 0.011      ; 17.674     ;
; -16.622 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[621].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 17.616     ;
; -16.621 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[632].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.029     ; 17.628     ;
; -16.621 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[626].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 17.657     ;
; -16.620 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[625].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; 0.001      ; 17.657     ;
; -16.619 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[632].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.029     ; 17.626     ;
; -16.614 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[633].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.034     ; 17.616     ;
; -16.608 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[628].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.017     ; 17.627     ;
; -16.605 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[620].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 17.598     ;
; -16.595 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[621].processing_element_j|register_value[7] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 17.589     ;
; -16.593 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 17.618     ;
; -16.576 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[632].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.029     ; 17.583     ;
; -16.573 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[628].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.017     ; 17.592     ;
; -16.564 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[620].processing_element_j|register_value[3] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 17.557     ;
; -16.553 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[625].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; 0.001      ; 17.590     ;
; -16.549 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[608].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.039     ; 17.546     ;
; -16.547 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[630].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.018     ; 17.565     ;
; -16.544 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[630].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.018     ; 17.562     ;
; -16.544 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[626].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 17.580     ;
; -16.543 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[608].processing_element_j|register_value[3] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.039     ; 17.540     ;
; -16.537 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[608].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.039     ; 17.534     ;
; -16.532 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[633].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.034     ; 17.534     ;
; -16.532 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[625].processing_element_j|register_value[7] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; 0.001      ; 17.569     ;
; -16.530 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[628].processing_element_j|register_value[7] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.017     ; 17.549     ;
; -16.529 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[617].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.035     ; 17.530     ;
; -16.521 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[615].processing_element_j|register_value[7] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.028     ; 17.529     ;
; -16.521 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[625].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; 0.001      ; 17.558     ;
; -16.520 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[633].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.034     ; 17.522     ;
; -16.516 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[622].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.038     ; 17.514     ;
; -16.516 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[623].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.039     ; 17.513     ;
; -16.513 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[623].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.039     ; 17.510     ;
; -16.512 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[631].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.015     ; 17.533     ;
; -16.509 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[622].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.029     ; 17.516     ;
; -16.504 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[626].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 17.540     ;
; -16.496 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[633].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.034     ; 17.498     ;
; -16.496 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[613].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.024     ; 17.508     ;
; -16.493 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[621].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 17.487     ;
; -16.489 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[620].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 17.482     ;
; -16.488 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[620].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 17.481     ;
; -16.487 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[632].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.029     ; 17.494     ;
; -16.486 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[617].processing_element_j|register_value[3] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.035     ; 17.487     ;
; -16.485 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[621].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 17.479     ;
; -16.484 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[622].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.038     ; 17.482     ;
+---------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; async_receiver:UART_Rx|BaudTickGen:tickgen|BaudGeneratorAcc[1]         ; async_receiver:UART_Rx|BaudTickGen:tickgen|BaudGeneratorAcc[1]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; async_receiver:UART_Rx|RxD_state[0]                                    ; async_receiver:UART_Rx|RxD_state[0]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; async_receiver:UART_Rx|RxD_state[1]                                    ; async_receiver:UART_Rx|RxD_state[1]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; async_receiver:UART_Rx|SamplingStart                                   ; async_receiver:UART_Rx|SamplingStart                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; async_receiver:UART_Rx|RxD_state[2]                                    ; async_receiver:UART_Rx|RxD_state[2]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[0]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[0]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[1]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[1]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[2]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[2]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[3]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[3]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[4]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[4]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[5]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[5]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[6]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[6]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sendComplete                                                           ; sendComplete                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[3]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[3]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[4]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[4]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[5]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[5]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[6]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[6]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[7]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[7]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[8]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[8]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[1]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[1]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[2]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[2]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.000      ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.000                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.001      ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.001                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.010      ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.010                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.516 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[51][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[408]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.782      ;
; 0.517 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[64][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[517]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[44][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[353]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[8][0]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[64]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.518 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[1][6]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[14]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[49][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[393]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[6][7]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[55]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[51][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[415]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[59][4]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[476]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[59][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[474]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[59][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[472]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.000      ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.001                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[72][4]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[580]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[75][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[606]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[39][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[317]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[9][5]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[77]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[58][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[464]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[48][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[385]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; topLevel_withoutUART:top_level|control_unit:controlUnit|RAMtoRead[8]   ; topLevel_withoutUART:top_level|control_unit:controlUnit|RAMtoRead[8]                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[73][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[584]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[78][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[624]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[68][3]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[547]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[66][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[535]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[51][4]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[412]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; topLevel_withoutUART:top_level|control_unit:controlUnit|rowTemplate[6] ; topLevel_withoutUART:top_level|control_unit:controlUnit|rowTemplate[6]                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[38][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[309]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[5][1]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[41]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[147]                      ; topLevel_withoutUART:top_level|RAM:RAM0|ram_rtl_0_bypass[166]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[70][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[561]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[11][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[90]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[7][2]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[58]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[9][1]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[73]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[59][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[479]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[38][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[310]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; topLevel_withoutUART:top_level|control_unit:controlUnit|colTemplate[5] ; topLevel_withoutUART:top_level|control_unit:controlUnit|colTemplate[5]                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[21][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[169]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[6][2]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[50]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[58][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[465]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[56][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[448]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[5][3]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[43]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[53][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[430]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; topLevel_withoutUART:top_level|RAM:RAM0|addr[3]                        ; topLevel_withoutUART:top_level|RAM:RAM0|ram_rtl_0_bypass[7]                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[58][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[466]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.799      ;
; 0.533 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[10][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[86]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[24][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[198]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; topLevel_withoutUART:top_level|RAM:RAM0|addr[7]                        ; topLevel_withoutUART:top_level|RAM:RAM0|ram_rtl_0_bypass[15]                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[14][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[117]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[6][1]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[49]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.802      ;
; 0.539 ; topLevel_withoutUART:top_level|RAM:RAM0|addr[0]                        ; topLevel_withoutUART:top_level|RAM:RAM0|ram_rtl_0_bypass[1]                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[66][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[534]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.544 ; topLevel_withoutUART:top_level|RAM:RAM0|writeAddr[2]                   ; topLevel_withoutUART:top_level|RAM:RAM0|addr[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.810      ;
; 0.556 ; async_receiver:UART_Rx|SamplingStart                                   ; async_receiver:UART_Rx|RxD_state[0]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.822      ;
; 0.584 ; async_receiver:UART_Rx|RxD_state[3]                                    ; async_receiver:UART_Rx|RxD_data_ready                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.850      ;
; 0.639 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[615]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a47~porta_datain_reg5  ; clock        ; clock       ; 0.000        ; 0.059      ; 0.932      ;
; 0.640 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[113]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a113~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.932      ;
; 0.640 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[331]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a75~porta_datain_reg3  ; clock        ; clock       ; 0.000        ; 0.058      ; 0.932      ;
; 0.640 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[75]                       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a75~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.058      ; 0.932      ;
; 0.640 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[177]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a107~porta_datain_reg2 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.932      ;
; 0.640 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[546]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a542~porta_datain_reg4 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.932      ;
; 0.640 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[539]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a533~porta_datain_reg6 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.932      ;
; 0.640 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[449]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a443~porta_datain_reg6 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.932      ;
; 0.640 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[316]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a312~porta_datain_reg2 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.932      ;
; 0.640 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[68]                       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a62~porta_datain_reg6  ; clock        ; clock       ; 0.000        ; 0.058      ; 0.932      ;
; 0.641 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[622]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a612~porta_datain_reg5 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.933      ;
; 0.641 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[179]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a73~porta_datain_reg1  ; clock        ; clock       ; 0.000        ; 0.058      ; 0.933      ;
; 0.641 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[185]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a75~porta_datain_reg2  ; clock        ; clock       ; 0.000        ; 0.058      ; 0.933      ;
; 0.641 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[583]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a55~porta_datain_reg7  ; clock        ; clock       ; 0.000        ; 0.058      ; 0.933      ;
; 0.641 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[440]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a434~porta_datain_reg6 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.933      ;
; 0.641 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[190]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a180~porta_datain_reg6 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.933      ;
; 0.641 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[66]                       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a62~porta_datain_reg4  ; clock        ; clock       ; 0.000        ; 0.058      ; 0.933      ;
; 0.643 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[614]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a612~porta_datain_reg1 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.935      ;
; 0.643 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[490]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a488~porta_datain_reg2 ; clock        ; clock       ; 0.000        ; 0.055      ; 0.932      ;
; 0.643 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[340]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a330~porta_datain_reg5 ; clock        ; clock       ; 0.000        ; 0.055      ; 0.932      ;
; 0.643 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[46]                       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a40~porta_datain_reg2  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.932      ;
; 0.644 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[593]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a107~porta_datain_reg8 ; clock        ; clock       ; 0.000        ; 0.058      ; 0.936      ;
; 0.644 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[104]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a104~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.054      ; 0.932      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a100~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a100~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a101~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a101~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a102~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a102~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg5 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RxD       ; clock      ; 4.766  ; 4.766  ; Rise       ; clock           ;
; notReset  ; clock      ; 11.690 ; 11.690 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RxD       ; clock      ; -3.755 ; -3.755 ; Rise       ; clock           ;
; notReset  ; clock      ; -3.292 ; -3.292 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; segmentx0[*]  ; clock      ; 9.186  ; 9.186  ; Rise       ; clock           ;
;  segmentx0[0] ; clock      ; 7.980  ; 7.980  ; Rise       ; clock           ;
;  segmentx0[1] ; clock      ; 8.819  ; 8.819  ; Rise       ; clock           ;
;  segmentx0[2] ; clock      ; 9.186  ; 9.186  ; Rise       ; clock           ;
;  segmentx0[3] ; clock      ; 8.113  ; 8.113  ; Rise       ; clock           ;
;  segmentx0[4] ; clock      ; 8.854  ; 8.854  ; Rise       ; clock           ;
;  segmentx0[5] ; clock      ; 8.623  ; 8.623  ; Rise       ; clock           ;
;  segmentx0[6] ; clock      ; 8.560  ; 8.560  ; Rise       ; clock           ;
; segmentx1[*]  ; clock      ; 9.454  ; 9.454  ; Rise       ; clock           ;
;  segmentx1[0] ; clock      ; 8.044  ; 8.044  ; Rise       ; clock           ;
;  segmentx1[1] ; clock      ; 9.025  ; 9.025  ; Rise       ; clock           ;
;  segmentx1[2] ; clock      ; 9.012  ; 9.012  ; Rise       ; clock           ;
;  segmentx1[3] ; clock      ; 9.022  ; 9.022  ; Rise       ; clock           ;
;  segmentx1[4] ; clock      ; 8.923  ; 8.923  ; Rise       ; clock           ;
;  segmentx1[5] ; clock      ; 8.492  ; 8.492  ; Rise       ; clock           ;
;  segmentx1[6] ; clock      ; 9.454  ; 9.454  ; Rise       ; clock           ;
; segmentx2[*]  ; clock      ; 8.913  ; 8.913  ; Rise       ; clock           ;
;  segmentx2[0] ; clock      ; 8.011  ; 8.011  ; Rise       ; clock           ;
;  segmentx2[1] ; clock      ; 8.381  ; 8.381  ; Rise       ; clock           ;
;  segmentx2[2] ; clock      ; 8.913  ; 8.913  ; Rise       ; clock           ;
;  segmentx2[3] ; clock      ; 8.275  ; 8.275  ; Rise       ; clock           ;
;  segmentx2[4] ; clock      ; 8.041  ; 8.041  ; Rise       ; clock           ;
;  segmentx2[5] ; clock      ; 8.728  ; 8.728  ; Rise       ; clock           ;
;  segmentx2[6] ; clock      ; 8.145  ; 8.145  ; Rise       ; clock           ;
; segmenty0[*]  ; clock      ; 9.571  ; 9.571  ; Rise       ; clock           ;
;  segmenty0[0] ; clock      ; 9.491  ; 9.491  ; Rise       ; clock           ;
;  segmenty0[1] ; clock      ; 9.458  ; 9.458  ; Rise       ; clock           ;
;  segmenty0[2] ; clock      ; 7.802  ; 7.802  ; Rise       ; clock           ;
;  segmenty0[3] ; clock      ; 9.343  ; 9.343  ; Rise       ; clock           ;
;  segmenty0[4] ; clock      ; 7.910  ; 7.910  ; Rise       ; clock           ;
;  segmenty0[5] ; clock      ; 9.571  ; 9.571  ; Rise       ; clock           ;
;  segmenty0[6] ; clock      ; 9.449  ; 9.449  ; Rise       ; clock           ;
; segmenty1[*]  ; clock      ; 11.851 ; 11.851 ; Rise       ; clock           ;
;  segmenty1[0] ; clock      ; 8.471  ; 8.471  ; Rise       ; clock           ;
;  segmenty1[1] ; clock      ; 11.360 ; 11.360 ; Rise       ; clock           ;
;  segmenty1[2] ; clock      ; 9.921  ; 9.921  ; Rise       ; clock           ;
;  segmenty1[3] ; clock      ; 10.884 ; 10.884 ; Rise       ; clock           ;
;  segmenty1[4] ; clock      ; 11.851 ; 11.851 ; Rise       ; clock           ;
;  segmenty1[5] ; clock      ; 11.363 ; 11.363 ; Rise       ; clock           ;
;  segmenty1[6] ; clock      ; 10.631 ; 10.631 ; Rise       ; clock           ;
; segmenty2[*]  ; clock      ; 10.588 ; 10.588 ; Rise       ; clock           ;
;  segmenty2[0] ; clock      ; 9.402  ; 9.402  ; Rise       ; clock           ;
;  segmenty2[1] ; clock      ; 9.728  ; 9.728  ; Rise       ; clock           ;
;  segmenty2[2] ; clock      ; 9.875  ; 9.875  ; Rise       ; clock           ;
;  segmenty2[3] ; clock      ; 9.008  ; 9.008  ; Rise       ; clock           ;
;  segmenty2[4] ; clock      ; 9.526  ; 9.526  ; Rise       ; clock           ;
;  segmenty2[5] ; clock      ; 10.253 ; 10.253 ; Rise       ; clock           ;
;  segmenty2[6] ; clock      ; 10.588 ; 10.588 ; Rise       ; clock           ;
; valid         ; clock      ; 8.511  ; 8.511  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                               ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; segmentx0[*]  ; clock      ; 7.980  ; 7.980  ; Rise       ; clock           ;
;  segmentx0[0] ; clock      ; 7.980  ; 7.980  ; Rise       ; clock           ;
;  segmentx0[1] ; clock      ; 8.819  ; 8.819  ; Rise       ; clock           ;
;  segmentx0[2] ; clock      ; 9.186  ; 9.186  ; Rise       ; clock           ;
;  segmentx0[3] ; clock      ; 8.113  ; 8.113  ; Rise       ; clock           ;
;  segmentx0[4] ; clock      ; 8.854  ; 8.854  ; Rise       ; clock           ;
;  segmentx0[5] ; clock      ; 8.623  ; 8.623  ; Rise       ; clock           ;
;  segmentx0[6] ; clock      ; 8.560  ; 8.560  ; Rise       ; clock           ;
; segmentx1[*]  ; clock      ; 8.044  ; 8.044  ; Rise       ; clock           ;
;  segmentx1[0] ; clock      ; 8.044  ; 8.044  ; Rise       ; clock           ;
;  segmentx1[1] ; clock      ; 9.025  ; 9.025  ; Rise       ; clock           ;
;  segmentx1[2] ; clock      ; 9.012  ; 9.012  ; Rise       ; clock           ;
;  segmentx1[3] ; clock      ; 9.022  ; 9.022  ; Rise       ; clock           ;
;  segmentx1[4] ; clock      ; 8.923  ; 8.923  ; Rise       ; clock           ;
;  segmentx1[5] ; clock      ; 8.492  ; 8.492  ; Rise       ; clock           ;
;  segmentx1[6] ; clock      ; 9.454  ; 9.454  ; Rise       ; clock           ;
; segmentx2[*]  ; clock      ; 8.011  ; 8.011  ; Rise       ; clock           ;
;  segmentx2[0] ; clock      ; 8.011  ; 8.011  ; Rise       ; clock           ;
;  segmentx2[1] ; clock      ; 8.381  ; 8.381  ; Rise       ; clock           ;
;  segmentx2[2] ; clock      ; 8.913  ; 8.913  ; Rise       ; clock           ;
;  segmentx2[3] ; clock      ; 8.275  ; 8.275  ; Rise       ; clock           ;
;  segmentx2[4] ; clock      ; 8.041  ; 8.041  ; Rise       ; clock           ;
;  segmentx2[5] ; clock      ; 8.728  ; 8.728  ; Rise       ; clock           ;
;  segmentx2[6] ; clock      ; 8.145  ; 8.145  ; Rise       ; clock           ;
; segmenty0[*]  ; clock      ; 7.802  ; 7.802  ; Rise       ; clock           ;
;  segmenty0[0] ; clock      ; 9.491  ; 9.491  ; Rise       ; clock           ;
;  segmenty0[1] ; clock      ; 9.458  ; 9.458  ; Rise       ; clock           ;
;  segmenty0[2] ; clock      ; 7.802  ; 7.802  ; Rise       ; clock           ;
;  segmenty0[3] ; clock      ; 9.343  ; 9.343  ; Rise       ; clock           ;
;  segmenty0[4] ; clock      ; 7.910  ; 7.910  ; Rise       ; clock           ;
;  segmenty0[5] ; clock      ; 9.571  ; 9.571  ; Rise       ; clock           ;
;  segmenty0[6] ; clock      ; 9.449  ; 9.449  ; Rise       ; clock           ;
; segmenty1[*]  ; clock      ; 8.471  ; 8.471  ; Rise       ; clock           ;
;  segmenty1[0] ; clock      ; 8.471  ; 8.471  ; Rise       ; clock           ;
;  segmenty1[1] ; clock      ; 11.360 ; 11.360 ; Rise       ; clock           ;
;  segmenty1[2] ; clock      ; 9.921  ; 9.921  ; Rise       ; clock           ;
;  segmenty1[3] ; clock      ; 10.884 ; 10.884 ; Rise       ; clock           ;
;  segmenty1[4] ; clock      ; 11.851 ; 11.851 ; Rise       ; clock           ;
;  segmenty1[5] ; clock      ; 11.363 ; 11.363 ; Rise       ; clock           ;
;  segmenty1[6] ; clock      ; 10.631 ; 10.631 ; Rise       ; clock           ;
; segmenty2[*]  ; clock      ; 9.008  ; 9.008  ; Rise       ; clock           ;
;  segmenty2[0] ; clock      ; 9.402  ; 9.402  ; Rise       ; clock           ;
;  segmenty2[1] ; clock      ; 9.728  ; 9.728  ; Rise       ; clock           ;
;  segmenty2[2] ; clock      ; 9.875  ; 9.875  ; Rise       ; clock           ;
;  segmenty2[3] ; clock      ; 9.008  ; 9.008  ; Rise       ; clock           ;
;  segmenty2[4] ; clock      ; 9.526  ; 9.526  ; Rise       ; clock           ;
;  segmenty2[5] ; clock      ; 10.253 ; 10.253 ; Rise       ; clock           ;
;  segmenty2[6] ; clock      ; 10.588 ; 10.588 ; Rise       ; clock           ;
; valid         ; clock      ; 8.511  ; 8.511  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -7.165 ; -36539.361    ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.627 ; -16500.124            ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.165 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 8.186      ;
; -7.158 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 8.179      ;
; -7.151 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 8.172      ;
; -7.150 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 8.171      ;
; -7.055 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 8.076      ;
; -7.053 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 8.074      ;
; -7.051 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 8.073      ;
; -7.044 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 8.066      ;
; -7.037 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 8.059      ;
; -7.036 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 8.058      ;
; -6.964 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.986      ;
; -6.957 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.979      ;
; -6.950 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.972      ;
; -6.949 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.971      ;
; -6.941 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.963      ;
; -6.939 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.961      ;
; -6.907 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.929      ;
; -6.900 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.922      ;
; -6.893 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.915      ;
; -6.892 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.914      ;
; -6.871 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.893      ;
; -6.864 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.886      ;
; -6.857 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.879      ;
; -6.856 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.878      ;
; -6.854 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.876      ;
; -6.853 ; topLevel_withoutUART:top_level|x_out[5]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 7.874      ;
; -6.852 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.874      ;
; -6.797 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.819      ;
; -6.795 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.817      ;
; -6.761 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[6]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.783      ;
; -6.759 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[5]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.781      ;
; -6.739 ; topLevel_withoutUART:top_level|x_out[6]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.761      ;
; -6.689 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[622].processing_element_j|register_value[7] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.031     ; 7.690      ;
; -6.659 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[632].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.031     ; 7.660      ;
; -6.652 ; topLevel_withoutUART:top_level|x_out[7]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.674      ;
; -6.650 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[630].processing_element_j|register_value[3] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.021     ; 7.661      ;
; -6.640 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[630].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.021     ; 7.651      ;
; -6.632 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[621].processing_element_j|register_value[3] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 7.621      ;
; -6.619 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[621].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 7.608      ;
; -6.601 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[622].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.031     ; 7.602      ;
; -6.595 ; topLevel_withoutUART:top_level|x_out[8]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.617      ;
; -6.595 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[608].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.040     ; 7.587      ;
; -6.580 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[608].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.040     ; 7.572      ;
; -6.576 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[623].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.041     ; 7.567      ;
; -6.571 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[632].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.031     ; 7.572      ;
; -6.564 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[623].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.041     ; 7.555      ;
; -6.559 ; topLevel_withoutUART:top_level|x_out[9]                                                                             ; segmentx1[2]~reg0                       ; clock        ; clock       ; 1.000        ; -0.010     ; 7.581      ;
; -6.558 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[622].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.031     ; 7.559      ;
; -6.558 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[621].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 7.547      ;
; -6.554 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[622].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.039     ; 7.547      ;
; -6.549 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[621].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 7.538      ;
; -6.546 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[620].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.044     ; 7.534      ;
; -6.546 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[629].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.020     ; 7.558      ;
; -6.545 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[633].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.035     ; 7.542      ;
; -6.541 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[621].processing_element_j|register_value[7] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 7.530      ;
; -6.534 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[620].processing_element_j|register_value[3] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.044     ; 7.522      ;
; -6.534 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[629].processing_element_j|register_value[7] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.020     ; 7.546      ;
; -6.533 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[608].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.040     ; 7.525      ;
; -6.530 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[633].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.035     ; 7.527      ;
; -6.525 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[632].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.031     ; 7.526      ;
; -6.519 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[630].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.021     ; 7.530      ;
; -6.517 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[630].processing_element_j|register_value[7] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.021     ; 7.528      ;
; -6.517 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[608].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.040     ; 7.509      ;
; -6.514 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[623].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.041     ; 7.505      ;
; -6.509 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[617].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.036     ; 7.505      ;
; -6.508 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[626].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.005     ; 7.535      ;
; -6.506 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[632].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.031     ; 7.507      ;
; -6.506 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[608].processing_element_j|register_value[3] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.040     ; 7.498      ;
; -6.505 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[630].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.021     ; 7.516      ;
; -6.502 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[625].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.003     ; 7.531      ;
; -6.500 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[621].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 7.489      ;
; -6.498 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[613].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.025     ; 7.505      ;
; -6.498 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[623].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.041     ; 7.489      ;
; -6.497 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[621].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 7.486      ;
; -6.497 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[622].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.039     ; 7.490      ;
; -6.496 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[615].processing_element_j|register_value[7] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.029     ; 7.499      ;
; -6.495 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[617].processing_element_j|register_value[3] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.036     ; 7.491      ;
; -6.494 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[628].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.020     ; 7.506      ;
; -6.494 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[627].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; 0.007      ; 7.533      ;
; -6.494 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[626].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.005     ; 7.521      ;
; -6.493 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[4]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 7.514      ;
; -6.492 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[622].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.039     ; 7.485      ;
; -6.491 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[632].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.031     ; 7.492      ;
; -6.490 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[625].processing_element_j|register_value[0] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.003     ; 7.519      ;
; -6.489 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[630].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.021     ; 7.500      ;
; -6.489 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[613].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.025     ; 7.496      ;
; -6.488 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[620].processing_element_j|register_value[2] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.044     ; 7.476      ;
; -6.486 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[0]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 7.507      ;
; -6.484 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[622].processing_element_j|register_value[6] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.031     ; 7.485      ;
; -6.484 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[623].processing_element_j|register_value[3] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.041     ; 7.475      ;
; -6.480 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[620].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.044     ; 7.468      ;
; -6.480 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[628].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.020     ; 7.492      ;
; -6.479 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[3]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 7.500      ;
; -6.478 ; topLevel_withoutUART:top_level|x_out[4]                                                                             ; segmentx1[1]~reg0                       ; clock        ; clock       ; 1.000        ; -0.011     ; 7.499      ;
; -6.477 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[608].processing_element_j|register_value[7] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.040     ; 7.469      ;
; -6.474 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[620].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.044     ; 7.462      ;
; -6.471 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[615].processing_element_j|register_value[4] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.029     ; 7.474      ;
; -6.468 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[637].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.036     ; 7.464      ;
; -6.468 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[633].processing_element_j|register_value[5] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.035     ; 7.465      ;
; -6.463 ; topLevel_withoutUART:top_level|vertical_processor:PE0|pe:pe_without_sad[633].processing_element_j|register_value[1] ; topLevel_withoutUART:top_level|x_out[3] ; clock        ; clock       ; 1.000        ; -0.035     ; 7.460      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                              ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; async_receiver:UART_Rx|BaudTickGen:tickgen|BaudGeneratorAcc[1]         ; async_receiver:UART_Rx|BaudTickGen:tickgen|BaudGeneratorAcc[1]                                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; async_receiver:UART_Rx|RxD_state[0]                                    ; async_receiver:UART_Rx|RxD_state[0]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; async_receiver:UART_Rx|RxD_state[1]                                    ; async_receiver:UART_Rx|RxD_state[1]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; async_receiver:UART_Rx|SamplingStart                                   ; async_receiver:UART_Rx|SamplingStart                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; async_receiver:UART_Rx|RxD_state[2]                                    ; async_receiver:UART_Rx|RxD_state[2]                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[0]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[0]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[1]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[1]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[2]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[2]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[3]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[3]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[4]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[4]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[5]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[5]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[6]    ; topLevel_withoutUART:top_level|BufferSerial:buffer0|fifo_counter[6]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sendComplete                                                           ; sendComplete                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[3]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[3]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[4]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[4]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[5]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[5]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[6]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[6]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[7]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[7]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[8]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[8]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[1]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[1]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[2]  ; topLevel_withoutUART:top_level|control_unit:controlUnit|currentRow[2]                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.000      ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.000                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.001      ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.001                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.010      ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.010                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[51][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[408]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[44][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[353]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[64][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[517]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[49][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[393]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[8][0]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[64]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[1][6]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[14]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[6][7]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[55]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[51][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[415]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[48][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[385]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; topLevel_withoutUART:top_level|control_unit:controlUnit|rowTemplate[6] ; topLevel_withoutUART:top_level|control_unit:controlUnit|rowTemplate[6]                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; topLevel_withoutUART:top_level|control_unit:controlUnit|RAMtoRead[8]   ; topLevel_withoutUART:top_level|control_unit:controlUnit|RAMtoRead[8]                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[58][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[464]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[68][3]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[547]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[5][1]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[41]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[59][4]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[476]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[51][4]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[412]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[9][5]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[77]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.000      ; topLevel_withoutUART:top_level|control_unit:controlUnit|state.001                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[73][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[584]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[72][4]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[580]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[75][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[606]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[39][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[317]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[59][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[474]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[59][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[472]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[147]                      ; topLevel_withoutUART:top_level|RAM:RAM0|ram_rtl_0_bypass[166]                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; topLevel_withoutUART:top_level|control_unit:controlUnit|colTemplate[5] ; topLevel_withoutUART:top_level|control_unit:controlUnit|colTemplate[5]                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[78][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[624]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[58][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[465]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[38][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[309]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[70][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[561]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[66][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[535]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[59][7]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[479]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[56][0]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[448]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[38][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[310]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[11][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[90]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; topLevel_withoutUART:top_level|RAM:RAM0|addr[3]                        ; topLevel_withoutUART:top_level|RAM:RAM0|ram_rtl_0_bypass[7]                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[58][2]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[466]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[9][1]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[73]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[21][1]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[169]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[5][3]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[43]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[10][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[86]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[7][2]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[58]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[6][2]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[50]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[53][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[430]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[6][1]      ; topLevel_withoutUART:top_level|RAM:RAM0|temp[49]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[14][5]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[117]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; topLevel_withoutUART:top_level|RAM:RAM0|addr[7]                        ; topLevel_withoutUART:top_level|RAM:RAM0|ram_rtl_0_bypass[15]                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[24][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[198]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; topLevel_withoutUART:top_level|RAM:RAM0|addr[0]                        ; topLevel_withoutUART:top_level|RAM:RAM0|ram_rtl_0_bypass[1]                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; topLevel_withoutUART:top_level|BufferSerial:buffer0|buf_mem[66][6]     ; topLevel_withoutUART:top_level|RAM:RAM0|temp[534]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.254 ; topLevel_withoutUART:top_level|RAM:RAM0|writeAddr[2]                   ; topLevel_withoutUART:top_level|RAM:RAM0|addr[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[546]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a542~porta_datain_reg4 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.454      ;
; 0.255 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[316]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a312~porta_datain_reg2 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.454      ;
; 0.255 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[68]                       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a62~porta_datain_reg6  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.454      ;
; 0.256 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[622]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a612~porta_datain_reg5 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.455      ;
; 0.256 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[179]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a73~porta_datain_reg1  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.455      ;
; 0.256 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[113]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a113~porta_datain_reg0 ; clock        ; clock       ; 0.000        ; 0.060      ; 0.454      ;
; 0.256 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[331]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a75~porta_datain_reg3  ; clock        ; clock       ; 0.000        ; 0.060      ; 0.454      ;
; 0.256 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[75]                       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a75~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.060      ; 0.454      ;
; 0.256 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[583]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a55~porta_datain_reg7  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.455      ;
; 0.256 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[539]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a533~porta_datain_reg6 ; clock        ; clock       ; 0.000        ; 0.060      ; 0.454      ;
; 0.256 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[449]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a443~porta_datain_reg6 ; clock        ; clock       ; 0.000        ; 0.060      ; 0.454      ;
; 0.256 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[190]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a180~porta_datain_reg6 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.455      ;
; 0.256 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[66]                       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a62~porta_datain_reg4  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.455      ;
; 0.257 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[615]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a47~porta_datain_reg5  ; clock        ; clock       ; 0.000        ; 0.061      ; 0.456      ;
; 0.257 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[185]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a75~porta_datain_reg2  ; clock        ; clock       ; 0.000        ; 0.060      ; 0.455      ;
; 0.257 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[593]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a107~porta_datain_reg8 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.456      ;
; 0.257 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[440]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a434~porta_datain_reg6 ; clock        ; clock       ; 0.000        ; 0.060      ; 0.455      ;
; 0.258 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[177]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a107~porta_datain_reg2 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.457      ;
; 0.258 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[32]                       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a28~porta_datain_reg4  ; clock        ; clock       ; 0.000        ; 0.058      ; 0.454      ;
; 0.259 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[340]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a330~porta_datain_reg5 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.454      ;
; 0.259 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[34]                       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a28~porta_datain_reg6  ; clock        ; clock       ; 0.000        ; 0.058      ; 0.455      ;
; 0.260 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[614]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a612~porta_datain_reg1 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.459      ;
; 0.260 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[554]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a542~porta_datain_reg7 ; clock        ; clock       ; 0.000        ; 0.061      ; 0.459      ;
; 0.260 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[264]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a256~porta_datain_reg8 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.455      ;
; 0.260 ; topLevel_withoutUART:top_level|RAM:RAM0|temp[151]                      ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a145~porta_datain_reg6 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.455      ;
+-------+------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a100~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a100~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a101~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a101~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a102~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a102~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; topLevel_withoutUART:top_level|RAM:RAM0|altsyncram:ram_rtl_0|altsyncram_4fc1:auto_generated|ram_block1a103~portb_address_reg5 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; RxD       ; clock      ; 2.538 ; 2.538 ; Rise       ; clock           ;
; notReset  ; clock      ; 6.000 ; 6.000 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RxD       ; clock      ; -2.089 ; -2.089 ; Rise       ; clock           ;
; notReset  ; clock      ; -1.773 ; -1.773 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; segmentx0[*]  ; clock      ; 4.970 ; 4.970 ; Rise       ; clock           ;
;  segmentx0[0] ; clock      ; 4.422 ; 4.422 ; Rise       ; clock           ;
;  segmentx0[1] ; clock      ; 4.751 ; 4.751 ; Rise       ; clock           ;
;  segmentx0[2] ; clock      ; 4.970 ; 4.970 ; Rise       ; clock           ;
;  segmentx0[3] ; clock      ; 4.431 ; 4.431 ; Rise       ; clock           ;
;  segmentx0[4] ; clock      ; 4.733 ; 4.733 ; Rise       ; clock           ;
;  segmentx0[5] ; clock      ; 4.646 ; 4.646 ; Rise       ; clock           ;
;  segmentx0[6] ; clock      ; 4.599 ; 4.599 ; Rise       ; clock           ;
; segmentx1[*]  ; clock      ; 5.035 ; 5.035 ; Rise       ; clock           ;
;  segmentx1[0] ; clock      ; 4.436 ; 4.436 ; Rise       ; clock           ;
;  segmentx1[1] ; clock      ; 4.819 ; 4.819 ; Rise       ; clock           ;
;  segmentx1[2] ; clock      ; 4.809 ; 4.809 ; Rise       ; clock           ;
;  segmentx1[3] ; clock      ; 4.802 ; 4.802 ; Rise       ; clock           ;
;  segmentx1[4] ; clock      ; 4.781 ; 4.781 ; Rise       ; clock           ;
;  segmentx1[5] ; clock      ; 4.586 ; 4.586 ; Rise       ; clock           ;
;  segmentx1[6] ; clock      ; 5.035 ; 5.035 ; Rise       ; clock           ;
; segmentx2[*]  ; clock      ; 4.771 ; 4.771 ; Rise       ; clock           ;
;  segmentx2[0] ; clock      ; 4.411 ; 4.411 ; Rise       ; clock           ;
;  segmentx2[1] ; clock      ; 4.540 ; 4.540 ; Rise       ; clock           ;
;  segmentx2[2] ; clock      ; 4.771 ; 4.771 ; Rise       ; clock           ;
;  segmentx2[3] ; clock      ; 4.536 ; 4.536 ; Rise       ; clock           ;
;  segmentx2[4] ; clock      ; 4.442 ; 4.442 ; Rise       ; clock           ;
;  segmentx2[5] ; clock      ; 4.719 ; 4.719 ; Rise       ; clock           ;
;  segmentx2[6] ; clock      ; 4.472 ; 4.472 ; Rise       ; clock           ;
; segmenty0[*]  ; clock      ; 5.225 ; 5.225 ; Rise       ; clock           ;
;  segmenty0[0] ; clock      ; 5.225 ; 5.225 ; Rise       ; clock           ;
;  segmenty0[1] ; clock      ; 5.139 ; 5.139 ; Rise       ; clock           ;
;  segmenty0[2] ; clock      ; 4.428 ; 4.428 ; Rise       ; clock           ;
;  segmenty0[3] ; clock      ; 5.067 ; 5.067 ; Rise       ; clock           ;
;  segmenty0[4] ; clock      ; 4.463 ; 4.463 ; Rise       ; clock           ;
;  segmenty0[5] ; clock      ; 5.158 ; 5.158 ; Rise       ; clock           ;
;  segmenty0[6] ; clock      ; 5.127 ; 5.127 ; Rise       ; clock           ;
; segmenty1[*]  ; clock      ; 6.228 ; 6.228 ; Rise       ; clock           ;
;  segmenty1[0] ; clock      ; 4.781 ; 4.781 ; Rise       ; clock           ;
;  segmenty1[1] ; clock      ; 6.042 ; 6.042 ; Rise       ; clock           ;
;  segmenty1[2] ; clock      ; 5.509 ; 5.509 ; Rise       ; clock           ;
;  segmenty1[3] ; clock      ; 5.826 ; 5.826 ; Rise       ; clock           ;
;  segmenty1[4] ; clock      ; 6.228 ; 6.228 ; Rise       ; clock           ;
;  segmenty1[5] ; clock      ; 6.045 ; 6.045 ; Rise       ; clock           ;
;  segmenty1[6] ; clock      ; 5.727 ; 5.727 ; Rise       ; clock           ;
; segmenty2[*]  ; clock      ; 5.758 ; 5.758 ; Rise       ; clock           ;
;  segmenty2[0] ; clock      ; 5.156 ; 5.156 ; Rise       ; clock           ;
;  segmenty2[1] ; clock      ; 5.269 ; 5.269 ; Rise       ; clock           ;
;  segmenty2[2] ; clock      ; 5.414 ; 5.414 ; Rise       ; clock           ;
;  segmenty2[3] ; clock      ; 4.992 ; 4.992 ; Rise       ; clock           ;
;  segmenty2[4] ; clock      ; 5.247 ; 5.247 ; Rise       ; clock           ;
;  segmenty2[5] ; clock      ; 5.525 ; 5.525 ; Rise       ; clock           ;
;  segmenty2[6] ; clock      ; 5.758 ; 5.758 ; Rise       ; clock           ;
; valid         ; clock      ; 4.675 ; 4.675 ; Rise       ; clock           ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; segmentx0[*]  ; clock      ; 4.422 ; 4.422 ; Rise       ; clock           ;
;  segmentx0[0] ; clock      ; 4.422 ; 4.422 ; Rise       ; clock           ;
;  segmentx0[1] ; clock      ; 4.751 ; 4.751 ; Rise       ; clock           ;
;  segmentx0[2] ; clock      ; 4.970 ; 4.970 ; Rise       ; clock           ;
;  segmentx0[3] ; clock      ; 4.431 ; 4.431 ; Rise       ; clock           ;
;  segmentx0[4] ; clock      ; 4.733 ; 4.733 ; Rise       ; clock           ;
;  segmentx0[5] ; clock      ; 4.646 ; 4.646 ; Rise       ; clock           ;
;  segmentx0[6] ; clock      ; 4.599 ; 4.599 ; Rise       ; clock           ;
; segmentx1[*]  ; clock      ; 4.436 ; 4.436 ; Rise       ; clock           ;
;  segmentx1[0] ; clock      ; 4.436 ; 4.436 ; Rise       ; clock           ;
;  segmentx1[1] ; clock      ; 4.819 ; 4.819 ; Rise       ; clock           ;
;  segmentx1[2] ; clock      ; 4.809 ; 4.809 ; Rise       ; clock           ;
;  segmentx1[3] ; clock      ; 4.802 ; 4.802 ; Rise       ; clock           ;
;  segmentx1[4] ; clock      ; 4.781 ; 4.781 ; Rise       ; clock           ;
;  segmentx1[5] ; clock      ; 4.586 ; 4.586 ; Rise       ; clock           ;
;  segmentx1[6] ; clock      ; 5.035 ; 5.035 ; Rise       ; clock           ;
; segmentx2[*]  ; clock      ; 4.411 ; 4.411 ; Rise       ; clock           ;
;  segmentx2[0] ; clock      ; 4.411 ; 4.411 ; Rise       ; clock           ;
;  segmentx2[1] ; clock      ; 4.540 ; 4.540 ; Rise       ; clock           ;
;  segmentx2[2] ; clock      ; 4.771 ; 4.771 ; Rise       ; clock           ;
;  segmentx2[3] ; clock      ; 4.536 ; 4.536 ; Rise       ; clock           ;
;  segmentx2[4] ; clock      ; 4.442 ; 4.442 ; Rise       ; clock           ;
;  segmentx2[5] ; clock      ; 4.719 ; 4.719 ; Rise       ; clock           ;
;  segmentx2[6] ; clock      ; 4.472 ; 4.472 ; Rise       ; clock           ;
; segmenty0[*]  ; clock      ; 4.428 ; 4.428 ; Rise       ; clock           ;
;  segmenty0[0] ; clock      ; 5.225 ; 5.225 ; Rise       ; clock           ;
;  segmenty0[1] ; clock      ; 5.139 ; 5.139 ; Rise       ; clock           ;
;  segmenty0[2] ; clock      ; 4.428 ; 4.428 ; Rise       ; clock           ;
;  segmenty0[3] ; clock      ; 5.067 ; 5.067 ; Rise       ; clock           ;
;  segmenty0[4] ; clock      ; 4.463 ; 4.463 ; Rise       ; clock           ;
;  segmenty0[5] ; clock      ; 5.158 ; 5.158 ; Rise       ; clock           ;
;  segmenty0[6] ; clock      ; 5.127 ; 5.127 ; Rise       ; clock           ;
; segmenty1[*]  ; clock      ; 4.781 ; 4.781 ; Rise       ; clock           ;
;  segmenty1[0] ; clock      ; 4.781 ; 4.781 ; Rise       ; clock           ;
;  segmenty1[1] ; clock      ; 6.042 ; 6.042 ; Rise       ; clock           ;
;  segmenty1[2] ; clock      ; 5.509 ; 5.509 ; Rise       ; clock           ;
;  segmenty1[3] ; clock      ; 5.826 ; 5.826 ; Rise       ; clock           ;
;  segmenty1[4] ; clock      ; 6.228 ; 6.228 ; Rise       ; clock           ;
;  segmenty1[5] ; clock      ; 6.045 ; 6.045 ; Rise       ; clock           ;
;  segmenty1[6] ; clock      ; 5.727 ; 5.727 ; Rise       ; clock           ;
; segmenty2[*]  ; clock      ; 4.992 ; 4.992 ; Rise       ; clock           ;
;  segmenty2[0] ; clock      ; 5.156 ; 5.156 ; Rise       ; clock           ;
;  segmenty2[1] ; clock      ; 5.269 ; 5.269 ; Rise       ; clock           ;
;  segmenty2[2] ; clock      ; 5.414 ; 5.414 ; Rise       ; clock           ;
;  segmenty2[3] ; clock      ; 4.992 ; 4.992 ; Rise       ; clock           ;
;  segmenty2[4] ; clock      ; 5.247 ; 5.247 ; Rise       ; clock           ;
;  segmenty2[5] ; clock      ; 5.525 ; 5.525 ; Rise       ; clock           ;
;  segmenty2[6] ; clock      ; 5.758 ; 5.758 ; Rise       ; clock           ;
; valid         ; clock      ; 4.675 ; 4.675 ; Rise       ; clock           ;
+---------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -17.824    ; 0.215 ; N/A      ; N/A     ; -1.627              ;
;  clock           ; -17.824    ; 0.215 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -86918.249 ; 0.0   ; 0.0      ; 0.0     ; -16500.124          ;
;  clock           ; -86918.249 ; 0.000 ; N/A      ; N/A     ; -16500.124          ;
+------------------+------------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RxD       ; clock      ; 4.766  ; 4.766  ; Rise       ; clock           ;
; notReset  ; clock      ; 11.690 ; 11.690 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; RxD       ; clock      ; -2.089 ; -2.089 ; Rise       ; clock           ;
; notReset  ; clock      ; -1.773 ; -1.773 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Clock to Output Times                                                       ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; segmentx0[*]  ; clock      ; 9.186  ; 9.186  ; Rise       ; clock           ;
;  segmentx0[0] ; clock      ; 7.980  ; 7.980  ; Rise       ; clock           ;
;  segmentx0[1] ; clock      ; 8.819  ; 8.819  ; Rise       ; clock           ;
;  segmentx0[2] ; clock      ; 9.186  ; 9.186  ; Rise       ; clock           ;
;  segmentx0[3] ; clock      ; 8.113  ; 8.113  ; Rise       ; clock           ;
;  segmentx0[4] ; clock      ; 8.854  ; 8.854  ; Rise       ; clock           ;
;  segmentx0[5] ; clock      ; 8.623  ; 8.623  ; Rise       ; clock           ;
;  segmentx0[6] ; clock      ; 8.560  ; 8.560  ; Rise       ; clock           ;
; segmentx1[*]  ; clock      ; 9.454  ; 9.454  ; Rise       ; clock           ;
;  segmentx1[0] ; clock      ; 8.044  ; 8.044  ; Rise       ; clock           ;
;  segmentx1[1] ; clock      ; 9.025  ; 9.025  ; Rise       ; clock           ;
;  segmentx1[2] ; clock      ; 9.012  ; 9.012  ; Rise       ; clock           ;
;  segmentx1[3] ; clock      ; 9.022  ; 9.022  ; Rise       ; clock           ;
;  segmentx1[4] ; clock      ; 8.923  ; 8.923  ; Rise       ; clock           ;
;  segmentx1[5] ; clock      ; 8.492  ; 8.492  ; Rise       ; clock           ;
;  segmentx1[6] ; clock      ; 9.454  ; 9.454  ; Rise       ; clock           ;
; segmentx2[*]  ; clock      ; 8.913  ; 8.913  ; Rise       ; clock           ;
;  segmentx2[0] ; clock      ; 8.011  ; 8.011  ; Rise       ; clock           ;
;  segmentx2[1] ; clock      ; 8.381  ; 8.381  ; Rise       ; clock           ;
;  segmentx2[2] ; clock      ; 8.913  ; 8.913  ; Rise       ; clock           ;
;  segmentx2[3] ; clock      ; 8.275  ; 8.275  ; Rise       ; clock           ;
;  segmentx2[4] ; clock      ; 8.041  ; 8.041  ; Rise       ; clock           ;
;  segmentx2[5] ; clock      ; 8.728  ; 8.728  ; Rise       ; clock           ;
;  segmentx2[6] ; clock      ; 8.145  ; 8.145  ; Rise       ; clock           ;
; segmenty0[*]  ; clock      ; 9.571  ; 9.571  ; Rise       ; clock           ;
;  segmenty0[0] ; clock      ; 9.491  ; 9.491  ; Rise       ; clock           ;
;  segmenty0[1] ; clock      ; 9.458  ; 9.458  ; Rise       ; clock           ;
;  segmenty0[2] ; clock      ; 7.802  ; 7.802  ; Rise       ; clock           ;
;  segmenty0[3] ; clock      ; 9.343  ; 9.343  ; Rise       ; clock           ;
;  segmenty0[4] ; clock      ; 7.910  ; 7.910  ; Rise       ; clock           ;
;  segmenty0[5] ; clock      ; 9.571  ; 9.571  ; Rise       ; clock           ;
;  segmenty0[6] ; clock      ; 9.449  ; 9.449  ; Rise       ; clock           ;
; segmenty1[*]  ; clock      ; 11.851 ; 11.851 ; Rise       ; clock           ;
;  segmenty1[0] ; clock      ; 8.471  ; 8.471  ; Rise       ; clock           ;
;  segmenty1[1] ; clock      ; 11.360 ; 11.360 ; Rise       ; clock           ;
;  segmenty1[2] ; clock      ; 9.921  ; 9.921  ; Rise       ; clock           ;
;  segmenty1[3] ; clock      ; 10.884 ; 10.884 ; Rise       ; clock           ;
;  segmenty1[4] ; clock      ; 11.851 ; 11.851 ; Rise       ; clock           ;
;  segmenty1[5] ; clock      ; 11.363 ; 11.363 ; Rise       ; clock           ;
;  segmenty1[6] ; clock      ; 10.631 ; 10.631 ; Rise       ; clock           ;
; segmenty2[*]  ; clock      ; 10.588 ; 10.588 ; Rise       ; clock           ;
;  segmenty2[0] ; clock      ; 9.402  ; 9.402  ; Rise       ; clock           ;
;  segmenty2[1] ; clock      ; 9.728  ; 9.728  ; Rise       ; clock           ;
;  segmenty2[2] ; clock      ; 9.875  ; 9.875  ; Rise       ; clock           ;
;  segmenty2[3] ; clock      ; 9.008  ; 9.008  ; Rise       ; clock           ;
;  segmenty2[4] ; clock      ; 9.526  ; 9.526  ; Rise       ; clock           ;
;  segmenty2[5] ; clock      ; 10.253 ; 10.253 ; Rise       ; clock           ;
;  segmenty2[6] ; clock      ; 10.588 ; 10.588 ; Rise       ; clock           ;
; valid         ; clock      ; 8.511  ; 8.511  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; segmentx0[*]  ; clock      ; 4.422 ; 4.422 ; Rise       ; clock           ;
;  segmentx0[0] ; clock      ; 4.422 ; 4.422 ; Rise       ; clock           ;
;  segmentx0[1] ; clock      ; 4.751 ; 4.751 ; Rise       ; clock           ;
;  segmentx0[2] ; clock      ; 4.970 ; 4.970 ; Rise       ; clock           ;
;  segmentx0[3] ; clock      ; 4.431 ; 4.431 ; Rise       ; clock           ;
;  segmentx0[4] ; clock      ; 4.733 ; 4.733 ; Rise       ; clock           ;
;  segmentx0[5] ; clock      ; 4.646 ; 4.646 ; Rise       ; clock           ;
;  segmentx0[6] ; clock      ; 4.599 ; 4.599 ; Rise       ; clock           ;
; segmentx1[*]  ; clock      ; 4.436 ; 4.436 ; Rise       ; clock           ;
;  segmentx1[0] ; clock      ; 4.436 ; 4.436 ; Rise       ; clock           ;
;  segmentx1[1] ; clock      ; 4.819 ; 4.819 ; Rise       ; clock           ;
;  segmentx1[2] ; clock      ; 4.809 ; 4.809 ; Rise       ; clock           ;
;  segmentx1[3] ; clock      ; 4.802 ; 4.802 ; Rise       ; clock           ;
;  segmentx1[4] ; clock      ; 4.781 ; 4.781 ; Rise       ; clock           ;
;  segmentx1[5] ; clock      ; 4.586 ; 4.586 ; Rise       ; clock           ;
;  segmentx1[6] ; clock      ; 5.035 ; 5.035 ; Rise       ; clock           ;
; segmentx2[*]  ; clock      ; 4.411 ; 4.411 ; Rise       ; clock           ;
;  segmentx2[0] ; clock      ; 4.411 ; 4.411 ; Rise       ; clock           ;
;  segmentx2[1] ; clock      ; 4.540 ; 4.540 ; Rise       ; clock           ;
;  segmentx2[2] ; clock      ; 4.771 ; 4.771 ; Rise       ; clock           ;
;  segmentx2[3] ; clock      ; 4.536 ; 4.536 ; Rise       ; clock           ;
;  segmentx2[4] ; clock      ; 4.442 ; 4.442 ; Rise       ; clock           ;
;  segmentx2[5] ; clock      ; 4.719 ; 4.719 ; Rise       ; clock           ;
;  segmentx2[6] ; clock      ; 4.472 ; 4.472 ; Rise       ; clock           ;
; segmenty0[*]  ; clock      ; 4.428 ; 4.428 ; Rise       ; clock           ;
;  segmenty0[0] ; clock      ; 5.225 ; 5.225 ; Rise       ; clock           ;
;  segmenty0[1] ; clock      ; 5.139 ; 5.139 ; Rise       ; clock           ;
;  segmenty0[2] ; clock      ; 4.428 ; 4.428 ; Rise       ; clock           ;
;  segmenty0[3] ; clock      ; 5.067 ; 5.067 ; Rise       ; clock           ;
;  segmenty0[4] ; clock      ; 4.463 ; 4.463 ; Rise       ; clock           ;
;  segmenty0[5] ; clock      ; 5.158 ; 5.158 ; Rise       ; clock           ;
;  segmenty0[6] ; clock      ; 5.127 ; 5.127 ; Rise       ; clock           ;
; segmenty1[*]  ; clock      ; 4.781 ; 4.781 ; Rise       ; clock           ;
;  segmenty1[0] ; clock      ; 4.781 ; 4.781 ; Rise       ; clock           ;
;  segmenty1[1] ; clock      ; 6.042 ; 6.042 ; Rise       ; clock           ;
;  segmenty1[2] ; clock      ; 5.509 ; 5.509 ; Rise       ; clock           ;
;  segmenty1[3] ; clock      ; 5.826 ; 5.826 ; Rise       ; clock           ;
;  segmenty1[4] ; clock      ; 6.228 ; 6.228 ; Rise       ; clock           ;
;  segmenty1[5] ; clock      ; 6.045 ; 6.045 ; Rise       ; clock           ;
;  segmenty1[6] ; clock      ; 5.727 ; 5.727 ; Rise       ; clock           ;
; segmenty2[*]  ; clock      ; 4.992 ; 4.992 ; Rise       ; clock           ;
;  segmenty2[0] ; clock      ; 5.156 ; 5.156 ; Rise       ; clock           ;
;  segmenty2[1] ; clock      ; 5.269 ; 5.269 ; Rise       ; clock           ;
;  segmenty2[2] ; clock      ; 5.414 ; 5.414 ; Rise       ; clock           ;
;  segmenty2[3] ; clock      ; 4.992 ; 4.992 ; Rise       ; clock           ;
;  segmenty2[4] ; clock      ; 5.247 ; 5.247 ; Rise       ; clock           ;
;  segmenty2[5] ; clock      ; 5.525 ; 5.525 ; Rise       ; clock           ;
;  segmenty2[6] ; clock      ; 5.758 ; 5.758 ; Rise       ; clock           ;
; valid         ; clock      ; 4.675 ; 4.675 ; Rise       ; clock           ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+----------+------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+------------+----------+----------+----------+
; clock      ; clock    ; 1634274311 ; 0        ; 0        ; 0        ;
+------------+----------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+----------+------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+------------+----------+----------+----------+
; clock      ; clock    ; 1634274311 ; 0        ; 0        ; 0        ;
+------------+----------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 5862  ; 5862 ;
; Unconstrained Output Ports      ; 43    ; 43   ;
; Unconstrained Output Port Paths ; 43    ; 43   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 29 17:12:20 2015
Info: Command: quartus_sta template_matching -c top_level
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_level.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.824
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.824    -86918.249 clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627    -16500.124 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.165
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.165    -36539.361 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627    -16500.124 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 714 megabytes
    Info: Processing ended: Tue Dec 29 17:12:29 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


