"""
Low-level hardware interface for PiEEG-16.

Manages two ADS1299 ADC chips via SPI (8 channels each = 16 total)
and GPIO lines for chip-select and data-ready signaling.

Requires: spidev (pip), Linux GPIO chardev (kernel, no pip package needed)
Must run on Raspberry Pi with SPI enabled and PiEEG-16 shield connected.
"""

import logging
import os
import struct
import sys

try:
    import fcntl
except ImportError:
    fcntl = None  # not on Linux — hardware methods will fail, mock mode still works

logger = logging.getLogger("pieeg.hardware")

try:
    import spidev
except ImportError:
    spidev = None


def _require_hardware_libs():
    """Check that spidev is available, exit with a clear message if not."""
    if spidev is None:
        print(
            "\n  ERROR: Missing hardware library: spidev\n\n"
            "  This is a Raspberry Pi-only package.\n"
            "  Install it inside the project venv:\n"
            "    cd PiEEG-16-server && ./setup.sh\n\n"
            "  Or for testing without hardware:\n"
            "    pieeg-server --mock\n",
            file=sys.stderr,
        )
        sys.exit(1)

# --- ADC register addresses ---
WHO_I_AM = 0x00
CONFIG1 = 0x01
CONFIG2 = 0x02
CONFIG3 = 0x03
CH1SET = 0x05
CH2SET = 0x06
CH3SET = 0x07
CH4SET = 0x08
CH5SET = 0x09
CH6SET = 0x0A
CH7SET = 0x0B
CH8SET = 0x0C

# --- ADC commands ---
CMD_WAKEUP = 0x02
CMD_RESET = 0x06
CMD_START = 0x08
CMD_STOP = 0x0A
CMD_RDATAC = 0x10
CMD_SDATAC = 0x11
CMD_RDATA = 0x12

# --- Conversion constants ---
# 24-bit ADC: 2^23 - 1 = 0x7FFFFF, 2^24 - 1 = 0xFFFFFF
SIGN_TEST = 0x7FFFFF
FULL_SCALE = 0xFFFFFF
FULL_SCALE_PLUS_1 = 16777215
NEGATIVE_OFFSET = 16777214
VREF_UV = 4.5e6  # 4.5V reference in microvolts

# --- GPIO pins ---
CS_PIN = 19
DRDY_PIN = 26

# --- SPI settings ---
SPI_SPEED_HZ = 1_000_000
SPI_MODE = 0b01
SPI_BITS = 8
BYTES_PER_READ = 27  # 3 status + 8 channels * 3 bytes

# --- Expected status header from ADC chip 2 ---
EXPECTED_STATUS = (192, 0, 8)  # 0xC0, 0x00, 0x08

# --- Spike detection (matches not_spike script) ---
SPIKE_THRESHOLD = 5000  # max allowed jump in raw 24-bit signed value

# --- Linux GPIO chardev v1 ioctl constants ---
# See include/uapi/linux/gpio.h in the Linux kernel source.
# ioctl numbers: _IOWR(type=0xB4, nr, size) = (3<<30)|(size<<16)|(0xB4<<8)|nr
_GPIO_GET_LINEHANDLE  = 0xC16CB403   # _IOWR(0xB4, 0x03, 364) – gpiohandle_request
_GPIOHANDLE_GET_VALUES = 0xC040B408  # _IOWR(0xB4, 0x08, 64)  – gpiohandle_data
_GPIOHANDLE_SET_VALUES = 0xC040B409  # _IOWR(0xB4, 0x09, 64)  – gpiohandle_data
_GPIOHANDLE_REQUEST_INPUT  = 1 << 0
_GPIOHANDLE_REQUEST_OUTPUT = 1 << 1
_HANDLE_REQUEST_SIZE = 364  # sizeof(struct gpiohandle_request)
_HANDLE_DATA_SIZE    = 64   # sizeof(struct gpiohandle_data)


class PiEEGHardware:
    """Hardware abstraction for the PiEEG-16 shield."""

    def __init__(self, gpio_chip: str = "/dev/gpiochip4"):
        self._gpio_chip_name = gpio_chip
        self._chip_fd = -1
        self._cs_fd = -1
        self._drdy_fd = -1
        self._spi1 = None
        self._spi2 = None
        self._last_valid_value: int | None = None
        self._spike_count = 0

    # --- lifecycle ---

    def open(self):
        """Initialize GPIO and SPI, configure both ADC chips."""
        _require_hardware_libs()
        self._init_gpio()
        self._init_spi()
        self._configure_adc(chip_num=1)
        self._configure_adc(chip_num=2)

    def close(self):
        """Release all hardware resources."""
        if self._spi1:
            self._spi1.close()
        if self._spi2:
            self._spi2.close()
        if self._cs_fd >= 0:
            os.close(self._cs_fd)
            self._cs_fd = -1
        if self._drdy_fd >= 0:
            os.close(self._drdy_fd)
            self._drdy_fd = -1
        if self._chip_fd >= 0:
            os.close(self._chip_fd)
            self._chip_fd = -1

    def __enter__(self):
        self.open()
        return self

    def __exit__(self, *exc):
        self.close()

    # --- public API ---

    def read_sample(self):
        """
        Read one 16-channel sample from the ADC.

        Returns None on status header mismatch.
        Returns a list of 16 floats (microvolts) on success.

        Caller (acquisition loop) is responsible for DRDY polling.
        """
        # Read 27 bytes from each ADC chip
        raw1 = self._spi1.readbytes(BYTES_PER_READ)

        self._cs_set(0)
        raw2 = self._spi2.readbytes(BYTES_PER_READ)
        self._cs_set(1)

        # Spike detection: check last channel of chip 2 (bytes 24-26)
        if not self._is_valid_frame(raw2):
            return None

        # Validate status bytes from chip 2
        if (raw2[0], raw2[1], raw2[2]) != EXPECTED_STATUS:
            return None

        channels = []
        channels.extend(self._decode_channels(raw1))
        channels.extend(self._decode_channels(raw2))
        return channels

    def _is_valid_frame(self, raw: list[int]) -> bool:
        """Spike detection matching the original not_spike script.

        Checks the last 3 bytes (bytes 24-26) of the SPI read as a signed
        24-bit integer. If the jump from the previous valid value exceeds
        SPIKE_THRESHOLD, the frame is considered corrupted.
        """
        combined = (raw[24] << 16) | (raw[25] << 8) | raw[26]
        if raw[24] & 0x80:
            combined -= 1 << 24

        if self._last_valid_value is None:
            self._last_valid_value = combined
            return False  # first frame is always skipped, matching original

        if abs(combined - self._last_valid_value) > SPIKE_THRESHOLD:
            self._spike_count += 1
            logger.debug("Spike detected (count: %d)", self._spike_count)
            return False

        self._last_valid_value = combined
        return True

    def wait_for_drdy(self):
        """
        Block until DRDY goes high (pre-condition for a valid read).
        Returns True when DRDY is high, meaning data will be ready
        on the next low transition.
        """
        return self._drdy_get() == 1

    # --- GPIO helpers (direct Linux chardev ioctl) ---

    def _cs_set(self, value: int):
        """Set chip-select line: 1 = high (deselect), 0 = low (select)."""
        buf = bytearray(_HANDLE_DATA_SIZE)
        buf[0] = value & 1
        fcntl.ioctl(self._cs_fd, _GPIOHANDLE_SET_VALUES, buf)

    def _drdy_get(self) -> int:
        """Read data-ready line. Returns 1 when high."""
        buf = bytearray(_HANDLE_DATA_SIZE)
        fcntl.ioctl(self._drdy_fd, _GPIOHANDLE_GET_VALUES, buf)
        return buf[0]

    # --- private helpers ---

    def _init_gpio(self):
        """Initialize GPIO via Linux chardev v1 ioctl (no gpiod dependency)."""
        logger.info("Opening GPIO chip %s", self._gpio_chip_name)
        self._chip_fd = os.open(self._gpio_chip_name, os.O_RDWR | os.O_CLOEXEC)

        # Chip-select line (output, default high)
        self._cs_fd = self._request_line(
            self._chip_fd, CS_PIN, _GPIOHANDLE_REQUEST_OUTPUT,
            default_value=1, consumer=b"pieeg_cs")

        # Data-ready line (input)
        self._drdy_fd = self._request_line(
            self._chip_fd, DRDY_PIN, _GPIOHANDLE_REQUEST_INPUT,
            consumer=b"pieeg_drdy")

    @staticmethod
    def _request_line(chip_fd: int, pin: int, flags: int,
                      default_value: int = 0, consumer: bytes = b"pieeg") -> int:
        """Request a single GPIO line via GPIO_GET_LINEHANDLE_IOCTL.

        Returns the file descriptor for the requested line handle.
        """
        # struct gpiohandle_request layout (364 bytes):
        #   0..255   lineoffsets[64]   (u32 × 64)
        #   256..259 flags             (u32)
        #   260..323 default_values[64](u8 × 64)
        #   324..355 consumer_label[32](char × 32)
        #   356..359 lines             (u32)
        #   360..363 fd                (i32)
        buf = bytearray(_HANDLE_REQUEST_SIZE)
        struct.pack_into("I", buf, 0, pin)          # lineoffsets[0]
        struct.pack_into("I", buf, 256, flags)       # flags
        buf[260] = default_value & 1                  # default_values[0]
        label = consumer[:32]
        buf[324:324 + len(label)] = label             # consumer_label
        struct.pack_into("I", buf, 356, 1)           # lines = 1
        fcntl.ioctl(chip_fd, _GPIO_GET_LINEHANDLE, buf)
        return struct.unpack_from("i", buf, 360)[0]  # fd

    def _init_spi(self):
        self._spi1 = spidev.SpiDev()
        self._spi1.open(0, 0)
        self._spi1.max_speed_hz = SPI_SPEED_HZ
        self._spi1.lsbfirst = False
        self._spi1.mode = SPI_MODE
        self._spi1.bits_per_word = SPI_BITS

        self._spi2 = spidev.SpiDev()
        self._spi2.open(0, 1)
        self._spi2.max_speed_hz = SPI_SPEED_HZ
        self._spi2.lsbfirst = False
        self._spi2.mode = SPI_MODE
        self._spi2.bits_per_word = SPI_BITS

    def _send_command(self, chip_num: int, command: int):
        if chip_num == 1:
            self._spi1.xfer([command])
        else:
            self._cs_set(0)
            self._spi2.xfer([command])
            self._cs_set(1)

    def _write_register(self, chip_num: int, register: int, value: int):
        data = [0x40 | register, 0x00, value]
        if chip_num == 1:
            self._spi1.xfer(data)
        else:
            self._cs_set(0)
            self._spi2.xfer(data)
            self._cs_set(1)

    def _configure_adc(self, chip_num: int):
        """Send the full initialization sequence to one ADC chip."""
        self._send_command(chip_num, CMD_WAKEUP)
        self._send_command(chip_num, CMD_STOP)
        self._send_command(chip_num, CMD_RESET)
        self._send_command(chip_num, CMD_SDATAC)

        # Register configuration (matches original PiEEG-16 scripts)
        self._write_register(chip_num, 0x14, 0x80)  # GPIO
        self._write_register(chip_num, CONFIG1, 0x96)
        self._write_register(chip_num, CONFIG2, 0xD4)
        self._write_register(chip_num, CONFIG3, 0xFF)
        self._write_register(chip_num, 0x04, 0x00)
        self._write_register(chip_num, 0x0D, 0x00)
        self._write_register(chip_num, 0x0E, 0x00)
        self._write_register(chip_num, 0x0F, 0x00)
        self._write_register(chip_num, 0x10, 0x00)
        self._write_register(chip_num, 0x11, 0x00)
        self._write_register(chip_num, 0x15, 0x20)
        self._write_register(chip_num, 0x17, 0x00)

        # Enable all 8 channels with default gain
        for ch_reg in (CH1SET, CH2SET, CH3SET, CH4SET,
                       CH5SET, CH6SET, CH7SET, CH8SET):
            self._write_register(chip_num, ch_reg, 0x00)

        self._send_command(chip_num, CMD_RDATAC)
        self._send_command(chip_num, CMD_START)

    @staticmethod
    def _decode_channels(raw: list[int]) -> list[float]:
        """
        Decode 8 channels from a 27-byte SPI read.

        Bytes 0-2: status
        Bytes 3-26: 8 channels × 3 bytes (24-bit signed, MSB first)
        """
        channels = []
        for i in range(3, 25, 3):
            raw_val = (raw[i] << 16) | (raw[i + 1] << 8) | raw[i + 2]

            # Two's complement conversion for 24-bit signed values
            if raw_val | SIGN_TEST == FULL_SCALE:
                signed_val = raw_val - NEGATIVE_OFFSET
            else:
                signed_val = raw_val

            # Convert to microvolts: µV = 1e6 * 4.5 * (raw / (2^24 - 1))
            uv = round(VREF_UV * (signed_val / FULL_SCALE_PLUS_1), 2)
            channels.append(uv)

        return channels
