{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651509958761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651509958771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 12:45:58 2022 " "Processing started: Mon May 02 12:45:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651509958771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509958771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_vga_ball_sprites -c de10_vga_ball " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_vga_ball_sprites -c de10_vga_ball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509958771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651509962310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651509962311 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hps.qsys " "Elaborating Platform Designer system entity \"hps.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651509972296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:16 Progress: Loading de10_vga_ball_sprites_testing/hps.qsys " "2022.05.02.12:46:16 Progress: Loading de10_vga_ball_sprites_testing/hps.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509976102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:16 Progress: Reading input file " "2022.05.02.12:46:16 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509976760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:16 Progress: Adding button_down \[altera_avalon_pio 18.1\] " "2022.05.02.12:46:16 Progress: Adding button_down \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509976862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:16 Progress: Parameterizing module button_down " "2022.05.02.12:46:16 Progress: Parameterizing module button_down" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509976941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:16 Progress: Adding button_left \[altera_avalon_pio 18.1\] " "2022.05.02.12:46:16 Progress: Adding button_left \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509976943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:16 Progress: Parameterizing module button_left " "2022.05.02.12:46:16 Progress: Parameterizing module button_left" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509976944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:16 Progress: Adding button_right \[altera_avalon_pio 18.1\] " "2022.05.02.12:46:16 Progress: Adding button_right \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509976944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:16 Progress: Parameterizing module button_right " "2022.05.02.12:46:16 Progress: Parameterizing module button_right" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509976944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:16 Progress: Adding button_up \[altera_avalon_pio 18.1\] " "2022.05.02.12:46:16 Progress: Adding button_up \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509976945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:16 Progress: Parameterizing module button_up " "2022.05.02.12:46:16 Progress: Parameterizing module button_up" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509976945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:16 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.05.02.12:46:16 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509976947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:17 Progress: Parameterizing module clk_0 " "2022.05.02.12:46:17 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509977774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:17 Progress: Adding de10_vga_raster_sprites_0 \[de10_vga_raster_sprites 1.6\] " "2022.05.02.12:46:17 Progress: Adding de10_vga_raster_sprites_0 \[de10_vga_raster_sprites 1.6\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509977774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:18 Progress: Parameterizing module de10_vga_raster_sprites_0 " "2022.05.02.12:46:18 Progress: Parameterizing module de10_vga_raster_sprites_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509978229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:18 Progress: Adding hex0 \[altera_avalon_pio 18.1\] " "2022.05.02.12:46:18 Progress: Adding hex0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509978230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:18 Progress: Parameterizing module hex0 " "2022.05.02.12:46:18 Progress: Parameterizing module hex0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509978230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:18 Progress: Adding hex1 \[altera_avalon_pio 18.1\] " "2022.05.02.12:46:18 Progress: Adding hex1 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509978230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:18 Progress: Parameterizing module hex1 " "2022.05.02.12:46:18 Progress: Parameterizing module hex1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509978231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:18 Progress: Adding hex2 \[altera_avalon_pio 18.1\] " "2022.05.02.12:46:18 Progress: Adding hex2 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509978231 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:18 Progress: Parameterizing module hex2 " "2022.05.02.12:46:18 Progress: Parameterizing module hex2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509978232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:18 Progress: Adding hps_0 \[altera_hps 18.1\] " "2022.05.02.12:46:18 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509978233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:19 Progress: Parameterizing module hps_0 " "2022.05.02.12:46:19 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509979475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:19 Progress: Adding reset_switch \[altera_avalon_pio 18.1\] " "2022.05.02.12:46:19 Progress: Adding reset_switch \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509979506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:19 Progress: Parameterizing module reset_switch " "2022.05.02.12:46:19 Progress: Parameterizing module reset_switch" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509979506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:19 Progress: Building connections " "2022.05.02.12:46:19 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509979508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:19 Progress: Parameterizing connections " "2022.05.02.12:46:19 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509979532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:19 Progress: Validating " "2022.05.02.12:46:19 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509979533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.02.12:46:30 Progress: Done reading input file " "2022.05.02.12:46:30 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509990139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.button_down: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.button_down: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509992442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.button_left: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.button_left: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509992442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.button_right: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.button_right: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509992443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.button_up: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.button_up: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509992443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509992443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509992443 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509992443 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509992443 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps.reset_switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Hps.reset_switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509992445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: Generating hps \"hps\" for QUARTUS_SYNTH " "Hps: Generating hps \"hps\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651509994253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_down: Starting RTL generation for module 'hps_button_down' " "Button_down: Starting RTL generation for module 'hps_button_down'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510003928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_down:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_button_down --dir=C:/Users/gdona/AppData/Local/Temp/alt9114_4052178569836767697.dir/0002_button_down_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gdona/AppData/Local/Temp/alt9114_4052178569836767697.dir/0002_button_down_gen//hps_button_down_component_configuration.pl  --do_build_sim=0  \] " "Button_down:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_button_down --dir=C:/Users/gdona/AppData/Local/Temp/alt9114_4052178569836767697.dir/0002_button_down_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gdona/AppData/Local/Temp/alt9114_4052178569836767697.dir/0002_button_down_gen//hps_button_down_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510003928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_down: Done RTL generation for module 'hps_button_down' " "Button_down: Done RTL generation for module 'hps_button_down'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510004654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_down: \"hps\" instantiated altera_avalon_pio \"button_down\" " "Button_down: \"hps\" instantiated altera_avalon_pio \"button_down\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510004663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10_vga_raster_sprites_0: \"hps\" instantiated de10_vga_raster_sprites \"de10_vga_raster_sprites_0\" " "De10_vga_raster_sprites_0: \"hps\" instantiated de10_vga_raster_sprites \"de10_vga_raster_sprites_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510004665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Starting RTL generation for module 'hps_hex0' " "Hex0: Starting RTL generation for module 'hps_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510004670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_hex0 --dir=C:/Users/gdona/AppData/Local/Temp/alt9114_4052178569836767697.dir/0004_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gdona/AppData/Local/Temp/alt9114_4052178569836767697.dir/0004_hex0_gen//hps_hex0_component_configuration.pl  --do_build_sim=0  \] " "Hex0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_hex0 --dir=C:/Users/gdona/AppData/Local/Temp/alt9114_4052178569836767697.dir/0004_hex0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/gdona/AppData/Local/Temp/alt9114_4052178569836767697.dir/0004_hex0_gen//hps_hex0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510004670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: Done RTL generation for module 'hps_hex0' " "Hex0: Done RTL generation for module 'hps_hex0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510004911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex0: \"hps\" instantiated altera_avalon_pio \"hex0\" " "Hex0: \"hps\" instantiated altera_avalon_pio \"hex0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510004918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510004920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510005417 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510005802 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510005806 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510005806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"hps\" instantiated altera_hps \"hps_0\" " "Hps_0: \"hps\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510008349 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510012760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510013124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510013486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510013861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510014222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510014585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510014947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510015316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510015674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510019436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hps\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hps\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510019460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510019488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10_vga_raster_sprites_0_avalon_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"de10_vga_raster_sprites_0_avalon_slave_0_translator\" " "De10_vga_raster_sprites_0_avalon_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"de10_vga_raster_sprites_0_avalon_slave_0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10_vga_raster_sprites_0_avalon_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"de10_vga_raster_sprites_0_avalon_slave_0_agent\" " "De10_vga_raster_sprites_0_avalon_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"de10_vga_raster_sprites_0_avalon_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo\" " "De10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\" " "Hps_0_h2f_lw_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_lw_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10_vga_raster_sprites_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter\" " "De10_vga_raster_sprites_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020414 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter\" " "De10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020476 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510020482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510021160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510021833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510040904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510040937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510040943 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps: Done \"hps\" with 28 modules, 85 files " "Hps: Done \"hps\" with 28 modules, 85 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510040943 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hps.qsys " "Finished elaborating Platform Designer system entity \"hps.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510042473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-logic_function " "Found design unit 1: sevenseg-logic_function" {  } { { "sevenseg.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/sevenseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046685 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/sevenseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_vga_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de10_vga_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de10_vga_ball-rtl " "Found design unit 1: de10_vga_ball-rtl" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046690 ""} { "Info" "ISGN_ENTITY_NAME" "1 de10_vga_ball " "Found entity 1: de10_vga_ball" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_sprite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file player_sprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 player_sprite-imp " "Found design unit 1: player_sprite-imp" {  } { { "player_sprite.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/player_sprite.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046700 ""} { "Info" "ISGN_ENTITY_NAME" "1 player_sprite " "Found entity 1: player_sprite" {  } { { "player_sprite.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/player_sprite.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enemy_sprite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enemy_sprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enemy_sprite-imp " "Found design unit 1: enemy_sprite-imp" {  } { { "enemy_sprite.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/enemy_sprite.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046710 ""} { "Info" "ISGN_ENTITY_NAME" "1 enemy_sprite " "Found entity 1: enemy_sprite" {  } { { "enemy_sprite.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/enemy_sprite.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps " "Found entity 1: hps" {  } { { "db/ip/hps/hps.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/hps.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/hps/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/hps/submodules/altera_default_burst_converter.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/hps/submodules/altera_incr_burst_converter.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/hps/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/hps/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046811 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/hps/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046851 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046851 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046851 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046851 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651510046867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/hps/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046891 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/hps/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/hps/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/hps/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/hps/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/hps/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/hps/submodules/altera_reset_controller.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/hps/submodules/altera_reset_synchronizer.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/hps/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651510046963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/hps/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/de10_vga_raster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/hps/submodules/de10_vga_raster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_vga_raster-rtl " "Found design unit 1: de2_vga_raster-rtl" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/de10_vga_raster.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046975 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_vga_raster " "Found entity 1: de2_vga_raster" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/de10_vga_raster.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_button_down.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_button_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_button_down " "Found entity 1: hps_button_down" {  } { { "db/ip/hps/submodules/hps_button_down.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_button_down.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hex0 " "Found entity 1: hps_hex0" {  } { { "db/ip/hps/submodules/hps_hex0.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510046992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510046992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0 " "Found entity 1: hps_hps_0" {  } { { "db/ip/hps/submodules/hps_hps_0.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0_fpga_interfaces " "Found entity 1: hps_hps_0_fpga_interfaces" {  } { { "db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0_hps_io " "Found entity 1: hps_hps_0_hps_io" {  } { { "db/ip/hps/submodules/hps_hps_0_hps_io.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_hps_0_hps_io_border " "Found entity 1: hps_hps_0_hps_io_border" {  } { { "db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0 " "Found entity 1: hps_mm_interconnect_0" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_demux " "Found entity 1: hps_mm_interconnect_0_cmd_demux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_cmd_mux " "Found entity 1: hps_mm_interconnect_0_cmd_mux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651510047136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651510047136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_default_decode " "Found entity 1: hps_mm_interconnect_0_router_default_decode" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047142 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router " "Found entity 2: hps_mm_interconnect_0_router" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651510047149 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651510047150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_002_default_decode " "Found entity 1: hps_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047155 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router_002 " "Found entity 2: hps_mm_interconnect_0_router_002" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651510047158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at hps_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1651510047159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_router_003_default_decode " "Found entity 1: hps_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047164 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_mm_interconnect_0_router_003 " "Found entity 2: hps_mm_interconnect_0_router_003" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_demux " "Found entity 1: hps_mm_interconnect_0_rsp_demux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_mm_interconnect_0_rsp_mux " "Found entity 1: hps_mm_interconnect_0_rsp_mux" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/hps/submodules/hps_sdram.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/hps/submodules/hps_sdram_p0.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/hps/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/hps/submodules/hps_sdram_p0_reset.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/hps/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/hps/submodules/hps_sdram_pll.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510047362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047362 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/hps/submodules/hps_sdram_pll.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510047372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de10_vga_ball " "Elaborating entity \"de10_vga_ball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651510047567 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR de10_vga_ball.vhd(34) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(34): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047573 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA de10_vga_ball.vhd(35) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(35): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047573 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N de10_vga_ball.vhd(36) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(36): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047573 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE de10_vga_ball.vhd(37) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(37): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047573 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK de10_vga_ball.vhd(38) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(38): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047573 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N de10_vga_ball.vhd(39) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(39): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047573 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM de10_vga_ball.vhd(41) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(41): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047573 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N de10_vga_ball.vhd(42) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(42): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047573 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM de10_vga_ball.vhd(43) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(43): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047573 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N de10_vga_ball.vhd(44) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(44): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047573 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_FLASH_DCLK de10_vga_ball.vhd(84) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(84): used implicit default value for signal \"HPS_FLASH_DCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047574 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_FLASH_NCSO de10_vga_ball.vhd(85) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(85): used implicit default value for signal \"HPS_FLASH_NCSO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047574 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_LCM_SPIM_CLK de10_vga_ball.vhd(96) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(96): used implicit default value for signal \"HPS_LCM_SPIM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047574 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_LCM_SPIM_MOSI de10_vga_ball.vhd(98) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(98): used implicit default value for signal \"HPS_LCM_SPIM_MOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047574 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_LCM_SPIM_SS de10_vga_ball.vhd(99) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(99): used implicit default value for signal \"HPS_LCM_SPIM_SS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047574 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_CLK de10_vga_ball.vhd(105) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(105): used implicit default value for signal \"HPS_SPIM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047574 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_MOSI de10_vga_ball.vhd(107) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(107): used implicit default value for signal \"HPS_SPIM_MOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 107 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047574 "|de10_vga_ball"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_SS de10_vga_ball.vhd(108) " "VHDL Signal Declaration warning at de10_vga_ball.vhd(108): used implicit default value for signal \"HPS_SPIM_SS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510047574 "|de10_vga_ball"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps hps:u0 " "Elaborating entity \"hps\" for hierarchy \"hps:u0\"" {  } { { "de10_vga_ball.vhd" "u0" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510047612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_button_down hps:u0\|hps_button_down:button_down " "Elaborating entity \"hps_button_down\" for hierarchy \"hps:u0\|hps_button_down:button_down\"" {  } { { "db/ip/hps/hps.v" "button_down" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/hps.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510047642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_vga_raster hps:u0\|de2_vga_raster:de10_vga_raster_sprites_0 " "Elaborating entity \"de2_vga_raster\" for hierarchy \"hps:u0\|de2_vga_raster:de10_vga_raster_sprites_0\"" {  } { { "db/ip/hps/hps.v" "de10_vga_raster_sprites_0" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/hps.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510047670 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset de10_vga_raster.vhd(771) " "VHDL Process Statement warning at de10_vga_raster.vhd(771): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/de10_vga_raster.vhd" 771 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651510047679 "|de10_vga_ball|hps:u0|de2_vga_raster:de10_vga_raster_sprites_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_sprite_data de10_vga_raster.vhd(835) " "VHDL Process Statement warning at de10_vga_raster.vhd(835): signal \"player_sprite_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/de10_vga_raster.vhd" 835 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651510047681 "|de10_vga_ball|hps:u0|de2_vga_raster:de10_vga_raster_sprites_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemy_sprite_0_data de10_vga_raster.vhd(837) " "VHDL Process Statement warning at de10_vga_raster.vhd(837): signal \"enemy_sprite_0_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/de10_vga_raster.vhd" 837 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651510047681 "|de10_vga_ball|hps:u0|de2_vga_raster:de10_vga_raster_sprites_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemy_sprite_1_data de10_vga_raster.vhd(839) " "VHDL Process Statement warning at de10_vga_raster.vhd(839): signal \"enemy_sprite_1_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/de10_vga_raster.vhd" 839 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651510047681 "|de10_vga_ball|hps:u0|de2_vga_raster:de10_vga_raster_sprites_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemy_sprite_2_data de10_vga_raster.vhd(841) " "VHDL Process Statement warning at de10_vga_raster.vhd(841): signal \"enemy_sprite_2_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/de10_vga_raster.vhd" 841 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651510047681 "|de10_vga_ball|hps:u0|de2_vga_raster:de10_vga_raster_sprites_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemy_sprite_3_data de10_vga_raster.vhd(843) " "VHDL Process Statement warning at de10_vga_raster.vhd(843): signal \"enemy_sprite_3_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/de10_vga_raster.vhd" 843 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651510047681 "|de10_vga_ball|hps:u0|de2_vga_raster:de10_vga_raster_sprites_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemy_sprite_4_data de10_vga_raster.vhd(845) " "VHDL Process Statement warning at de10_vga_raster.vhd(845): signal \"enemy_sprite_4_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/de10_vga_raster.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651510047681 "|de10_vga_ball|hps:u0|de2_vga_raster:de10_vga_raster_sprites_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemy_sprite_5_data de10_vga_raster.vhd(847) " "VHDL Process Statement warning at de10_vga_raster.vhd(847): signal \"enemy_sprite_5_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/de10_vga_raster.vhd" 847 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651510047681 "|de10_vga_ball|hps:u0|de2_vga_raster:de10_vga_raster_sprites_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_sprite hps:u0\|de2_vga_raster:de10_vga_raster_sprites_0\|player_sprite:player_sprite_inst " "Elaborating entity \"player_sprite\" for hierarchy \"hps:u0\|de2_vga_raster:de10_vga_raster_sprites_0\|player_sprite:player_sprite_inst\"" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "player_sprite_inst" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/de10_vga_raster.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510047778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_sprite hps:u0\|de2_vga_raster:de10_vga_raster_sprites_0\|enemy_sprite:enemy0_sprite_inst " "Elaborating entity \"enemy_sprite\" for hierarchy \"hps:u0\|de2_vga_raster:de10_vga_raster_sprites_0\|enemy_sprite:enemy0_sprite_inst\"" {  } { { "db/ip/hps/submodules/de10_vga_raster.vhd" "enemy0_sprite_inst" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/de10_vga_raster.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510047793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_hex0 hps:u0\|hps_hex0:hex0 " "Elaborating entity \"hps_hex0\" for hierarchy \"hps:u0\|hps_hex0:hex0\"" {  } { { "db/ip/hps/hps.v" "hex0" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/hps.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510047815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_hps_0 hps:u0\|hps_hps_0:hps_0 " "Elaborating entity \"hps_hps_0\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\"" {  } { { "db/ip/hps/hps.v" "hps_0" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/hps.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510047838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_hps_0_fpga_interfaces hps:u0\|hps_hps_0:hps_0\|hps_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"hps_hps_0_fpga_interfaces\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/hps/submodules/hps_hps_0.v" "fpga_interfaces" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_hps_0.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510047854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_hps_0_hps_io hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io " "Elaborating entity \"hps_hps_0_hps_io\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\"" {  } { { "db/ip/hps/submodules/hps_hps_0.v" "hps_io" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_hps_0.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510047883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_hps_0_hps_io_border hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border " "Elaborating entity \"hps_hps_0_hps_io_border\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\"" {  } { { "db/ip/hps/submodules/hps_hps_0_hps_io.v" "border" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_hps_0_hps_io.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510047896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_hps_0_hps_io_border.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510047917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "pll" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510047959 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/hps/submodules/hps_sdram_pll.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651510047959 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_pll.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651510047960 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "p0" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510047974 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/hps/submodules/hps_sdram_p0.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510047975 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510048014 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1651510048017 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651510048017 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1651510048022 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651510048022 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510048098 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651510048099 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651510048099 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510048115 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651510048122 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651510048122 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651510048122 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651510048122 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510048143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510048333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510048369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510048385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510048406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510048583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510048594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651510048595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651510048595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651510048595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651510048595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651510048595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651510048595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651510048595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651510048595 ""}  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651510048595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510048671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510048671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510048678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510048711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510048727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510048742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "seq" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510049080 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/hps/submodules/hps_sdram.v" "seq" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1651510049081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "c0" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510049091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651510049119 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651510049120 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651510049120 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651510049120 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651510049120 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651510049120 "|de10_vga_ball|hps:u0|hps_hps_0:hps_0|hps_hps_0_hps_io:hps_io|hps_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "oct" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510049451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"hps:u0\|hps_hps_0:hps_0\|hps_hps_0_hps_io:hps_io\|hps_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/hps/submodules/hps_sdram.v" "dll" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510049462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"hps_mm_interconnect_0\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/hps/hps.v" "mm_interconnect_0" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/hps.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510049480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:de10_vga_raster_sprites_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:de10_vga_raster_sprites_0_avalon_slave_0_translator\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "de10_vga_raster_sprites_0_avalon_slave_0_translator" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510049805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex0_s1_translator\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "hex0_s1_translator" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510049821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 1557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510049864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510049891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:de10_vga_raster_sprites_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:de10_vga_raster_sprites_0_avalon_slave_0_agent\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "de10_vga_raster_sprites_0_avalon_slave_0_agent" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510049912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:de10_vga_raster_sprites_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:de10_vga_raster_sprites_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/hps/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510049934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "de10_vga_raster_sprites_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510049952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "de10_vga_raster_sprites_0_avalon_slave_0_agent_rdata_fifo" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510049983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex0_s1_agent\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "hex0_s1_agent" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hex0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/hps/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex0_s1_agent_rsp_fifo\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "hex0_s1_agent_rsp_fifo" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 1848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hex0_s1_agent_rdata_fifo\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "hex0_s1_agent_rdata_fifo" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 1889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router " "Elaborating entity \"hps_mm_interconnect_0_router\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "router" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 3067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_default_decode hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\|hps_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"hps_mm_interconnect_0_router_default_decode\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router:router\|hps_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_002 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"hps_mm_interconnect_0_router_002\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "router_002" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 3099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_002_default_decode hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\|hps_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"hps_mm_interconnect_0_router_002_default_decode\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_002:router_002\|hps_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_003 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"hps_mm_interconnect_0_router_003\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "router_003" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 3115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_router_003_default_decode hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_003:router_003\|hps_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"hps_mm_interconnect_0_router_003_default_decode\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_router_003:router_003\|hps_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 3277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 3377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:de10_vga_raster_sprites_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex0_s1_burst_adapter\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "hex0_s1_burst_adapter" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 3427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hex0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510050581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_cmd_demux hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"hps_mm_interconnect_0_cmd_demux\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "cmd_demux" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 3842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_cmd_mux hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"hps_mm_interconnect_0_cmd_mux\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "cmd_mux" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 3930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/hps/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_rsp_demux hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"hps_mm_interconnect_0_rsp_demux\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "rsp_demux" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 4137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_rsp_mux hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"hps_mm_interconnect_0_rsp_mux\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "rsp_mux" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 4386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/hps/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 4517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051336 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/hps/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651510051344 "|de10_vga_ball|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/hps/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651510051345 "|de10_vga_ball|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/hps/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651510051345 "|de10_vga_ball|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:de10_vga_raster_sprites_0_avalon_slave_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 4583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051386 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/hps/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651510051398 "|de10_vga_ball|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/hps/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651510051398 "|de10_vga_ball|hps:u0|hps_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:de10_vga_raster_sprites_0_avalon_slave_0_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/hps/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 4612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter_001 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0.v" 4641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"hps:u0\|hps_mm_interconnect_0:mm_interconnect_0\|hps_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|hps_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller hps:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"hps:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/hps/hps.v" "rst_controller" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/hps.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/hps/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/hps/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/hps/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:hex0_hps " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:hex0_hps\"" {  } { { "de10_vga_ball.vhd" "hex0_hps" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510051597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ql84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ql84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ql84 " "Found entity 1: altsyncram_ql84" {  } { { "db/altsyncram_ql84.tdf" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/altsyncram_ql84.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510057331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510057331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510057543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510057543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510057657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510057657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_klc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_klc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_klc " "Found entity 1: mux_klc" {  } { { "db/mux_klc.tdf" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/mux_klc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510058187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510058187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2of " "Found entity 1: decode_2of" {  } { { "db/decode_2of.tdf" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/decode_2of.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510058449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510058449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_99i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_99i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_99i " "Found entity 1: cntr_99i" {  } { { "db/cntr_99i.tdf" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/cntr_99i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510058868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510058868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510058959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510058959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_24j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_24j " "Found entity 1: cntr_24j" {  } { { "db/cntr_24j.tdf" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/cntr_24j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510059163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510059163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/cntr_59i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510059449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510059449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510059533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510059533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ori.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ori.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ori " "Found entity 1: cntr_ori" {  } { { "db/cntr_ori.tdf" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/cntr_ori.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510059726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510059726 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510060502 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651510061128 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.05.02.12:47:44 Progress: Loading sld22aa1ef4/alt_sld_fab_wrapper_hw.tcl " "2022.05.02.12:47:44 Progress: Loading sld22aa1ef4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510064548 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510066829 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510066940 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510069451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510069534 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510069618 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510069722 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510069734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510069735 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651510070438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld22aa1ef4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld22aa1ef4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld22aa1ef4/alt_sld_fab.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/sld22aa1ef4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510070684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510070684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510070775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510070775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510070803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510070803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510070876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510070876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510070962 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510070962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510070962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/db/ip/sld22aa1ef4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651510071036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510071036 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651510077390 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[0\] " "bidirectional pin \"HPS_FLASH_DATA\[0\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[1\] " "bidirectional pin \"HPS_FLASH_DATA\[1\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[2\] " "bidirectional pin \"HPS_FLASH_DATA\[2\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[3\] " "bidirectional pin \"HPS_FLASH_DATA\[3\]\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 87 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 88 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SCLK " "bidirectional pin \"HPS_I2C2_SCLK\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SDAT " "bidirectional pin \"HPS_I2C2_SDAT\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 90 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C_CONTROL " "bidirectional pin \"HPS_I2C_CONTROL\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 92 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LCM_BK " "bidirectional pin \"HPS_LCM_BK\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LCM_D_C " "bidirectional pin \"HPS_LCM_D_C\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LCM_RST_N " "bidirectional pin \"HPS_LCM_RST_N\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 95 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LED " "bidirectional pin \"HPS_LED\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 100 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_LTC_GPIO " "bidirectional pin \"HPS_LTC_GPIO\" has no driver" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 101 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1651510077557 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1651510077557 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 103 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510083103 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1651510083103 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_DCLK GND " "Pin \"HPS_FLASH_DCLK\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|HPS_FLASH_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_NCSO GND " "Pin \"HPS_FLASH_NCSO\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|HPS_FLASH_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_LCM_SPIM_CLK GND " "Pin \"HPS_LCM_SPIM_CLK\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|HPS_LCM_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_LCM_SPIM_MOSI GND " "Pin \"HPS_LCM_SPIM_MOSI\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|HPS_LCM_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_LCM_SPIM_SS GND " "Pin \"HPS_LCM_SPIM_SS\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|HPS_LCM_SPIM_SS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_SS GND " "Pin \"HPS_SPIM_SS\" is stuck at GND" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651510083105 "|de10_vga_ball|HPS_SPIM_SS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651510083105 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510083406 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "456 " "456 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651510086132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "hps_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"hps_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510086460 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.map.smsg " "Generated suppressed messages file C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510087757 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 115 219 0 0 104 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 115 of its 219 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 104 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1651510092697 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "19 0 0 0 0 " "Adding 19 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651510092889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651510092889 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510093815 "|de10_vga_ball|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510093815 "|de10_vga_ball|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510093815 "|de10_vga_ball|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_LCM_SPIM_MISO " "No output dependent on input pin \"HPS_LCM_SPIM_MISO\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510093815 "|de10_vga_ball|HPS_LCM_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "de10_vga_ball.vhd" "" { Text "C:/AdvDig/de10_vga_ball_sprites_testing/de10_vga_ball.vhd" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651510093815 "|de10_vga_ball|HPS_SPIM_MISO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651510093815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6986 " "Implemented 6986 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651510093831 ""} { "Info" "ICUT_CUT_TM_OPINS" "133 " "Implemented 133 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651510093831 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "88 " "Implemented 88 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1651510093831 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5720 " "Implemented 5720 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651510093831 ""} { "Info" "ICUT_CUT_TM_RAMS" "372 " "Implemented 372 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651510093831 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1651510093831 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651510093831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 197 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 197 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5241 " "Peak virtual memory: 5241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651510093943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 12:48:13 2022 " "Processing ended: Mon May 02 12:48:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651510093943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:15 " "Elapsed time: 00:02:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651510093943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:20 " "Total CPU time (on all processors): 00:03:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651510093943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651510093943 ""}
