

================================================================
== Vitis HLS Report for 'tpgForeground_Pipeline_VITIS_LOOP_729_2'
================================================================
* Date:           Tue Nov 19 22:04:54 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: spartan7
* Target device:  xc7s50-csga324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.597 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_729_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%boxTop = alloca i32 1"   --->   Operation 7 'alloca' 'boxTop' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%boxLeft = alloca i32 1"   --->   Operation 8 'alloca' 'boxLeft' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color"   --->   Operation 9 'read' 'color_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cmp2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp2_i"   --->   Operation 10 'read' 'cmp2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%crossHairX_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crossHairX_1"   --->   Operation 11 'read' 'crossHairX_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%boxColorG_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorG_1"   --->   Operation 12 'read' 'boxColorG_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp101_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp101_i"   --->   Operation 13 'read' 'cmp101_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1869_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln1869_1"   --->   Operation 14 'read' 'zext_ln1869_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %hMax"   --->   Operation 15 'read' 'hMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%vMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %vMax"   --->   Operation 16 'read' 'vMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1869_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln1869"   --->   Operation 17 'read' 'zext_ln1869_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y"   --->   Operation 18 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%boxSize_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxSize_1"   --->   Operation 19 'read' 'boxSize_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ovrlayId_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ovrlayId_load"   --->   Operation 20 'read' 'ovrlayId_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%and10_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and10_i"   --->   Operation 21 'read' 'and10_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tobool_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tobool"   --->   Operation 22 'read' 'tobool_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%and26_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and26_i"   --->   Operation 23 'read' 'and26_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%and4_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and4_i"   --->   Operation 24 'read' 'and4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pixOut_val_V_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut_val_V_7"   --->   Operation 25 'read' 'pixOut_val_V_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pixOut_val_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut_val_V"   --->   Operation 26 'read' 'pixOut_val_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pixOut_val_V_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut_val_V_9"   --->   Operation 27 'read' 'pixOut_val_V_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth"   --->   Operation 28 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%boxVCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxVCoord_loc_0"   --->   Operation 29 'read' 'boxVCoord_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%boxHCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxHCoord_loc_0"   --->   Operation 30 'read' 'boxHCoord_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1869_1_cast = zext i9 %zext_ln1869_1_read"   --->   Operation 31 'zext' 'zext_ln1869_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1869_cast = zext i8 %zext_ln1869_read"   --->   Operation 32 'zext' 'zext_ln1869_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %bckgndYUV, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %boxHCoord_loc_0_read, i16 %boxLeft"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %boxVCoord_loc_0_read, i16 %boxTop"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %x"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%x_1 = load i16 %x" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892]   --->   Operation 39 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%boxTop_load = load i16 %boxTop" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 40 'load' 'boxTop_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%boxLeft_load = load i16 %boxLeft" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 41 'load' 'boxLeft_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln729 = trunc i16 %x_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 42 'trunc' 'trunc_ln729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.53ns)   --->   "%icmp_ln729 = icmp_eq  i16 %x_1, i16 %loopWidth_read" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 43 'icmp' 'icmp_ln729' <Predicate = true> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.13ns)   --->   "%x_2 = add i16 %x_1, i16 1" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 44 'add' 'x_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln729 = br i1 %icmp_ln729, void %for.body6.split, void %for.inc17.loopexit.exitStub" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 45 'br' 'br_ln729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1839)   --->   "%or_ln1839 = or i16 %x_1, i16 %y_read" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839]   --->   Operation 46 'or' 'or_ln1839' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (2.53ns) (out node of the LUT)   --->   "%icmp_ln1839 = icmp_eq  i16 %or_ln1839, i16 0" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839]   --->   Operation 47 'icmp' 'icmp_ln1839' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1839 = br i1 %icmp_ln1839, void %if.end64.i, void %if.then.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839]   --->   Operation 48 'br' 'br_ln1839' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%hDir_load = load i1 %hDir" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1842]   --->   Operation 49 'load' 'hDir_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln1842 = br i1 %hDir_load, void %if.then12.i, void %if.else.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1842]   --->   Operation 50 'br' 'br_ln1842' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.53ns)   --->   "%icmp_ln1844 = icmp_ugt  i16 %boxLeft_load, i16 %hMax_read" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1844]   --->   Operation 51 'icmp' 'icmp_ln1844' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%br_ln1844 = br i1 %icmp_ln1844, void %if.end22.i, void %if.then16.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1844]   --->   Operation 52 'br' 'br_ln1844' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load)> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln1845 = store i1 1, i1 %hDir" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1845]   --->   Operation 53 'store' 'store_ln1845' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load & icmp_ln1844)> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%br_ln1845 = br void %if.end22.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1845]   --->   Operation 54 'br' 'br_ln1845' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load & icmp_ln1844)> <Delay = 1.58>
ST_2 : Operation 55 [1/1] (2.53ns)   --->   "%icmp_ln1849 = icmp_ugt  i16 %zext_ln1869_1_cast, i16 %boxLeft_load" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1849]   --->   Operation 55 'icmp' 'icmp_ln1849' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln1849 = br i1 %icmp_ln1849, void %if.end22.i, void %if.then20.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1849]   --->   Operation 56 'br' 'br_ln1849' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln1850 = store i1 0, i1 %hDir" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1850]   --->   Operation 57 'store' 'store_ln1850' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load & icmp_ln1849)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln1850 = br void %if.end22.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1850]   --->   Operation 58 'br' 'br_ln1850' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load & icmp_ln1849)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_65 = phi i1 0, void %if.then20.i, i1 1, void %if.then16.i, i1 0, void %if.then12.i, i1 1, void %if.else.i"   --->   Operation 59 'phi' 'empty_65' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%vDir_load = load i1 %vDir" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1854]   --->   Operation 60 'load' 'vDir_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln1854 = br i1 %vDir_load, void %if.then25.i, void %if.else31.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1854]   --->   Operation 61 'br' 'br_ln1854' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.53ns)   --->   "%icmp_ln1856 = icmp_ugt  i16 %boxTop_load, i16 %vMax_read" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1856]   --->   Operation 62 'icmp' 'icmp_ln1856' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln1856 = br i1 %icmp_ln1856, void %if.end38.i, void %if.then29.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1856]   --->   Operation 63 'br' 'br_ln1856' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load)> <Delay = 1.58>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln1857 = store i1 1, i1 %vDir" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1857]   --->   Operation 64 'store' 'store_ln1857' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load & icmp_ln1856)> <Delay = 1.58>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln1857 = br void %if.end38.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1857]   --->   Operation 65 'br' 'br_ln1857' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load & icmp_ln1856)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (2.53ns)   --->   "%icmp_ln1861 = icmp_ugt  i16 %zext_ln1869_1_cast, i16 %boxTop_load" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1861]   --->   Operation 66 'icmp' 'icmp_ln1861' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%br_ln1861 = br i1 %icmp_ln1861, void %if.end38.i, void %if.then36.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1861]   --->   Operation 67 'br' 'br_ln1861' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load)> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln1862 = store i1 0, i1 %vDir" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862]   --->   Operation 68 'store' 'store_ln1862' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load & icmp_ln1861)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%br_ln1862 = br void %if.end38.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862]   --->   Operation 69 'br' 'br_ln1862' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load & icmp_ln1861)> <Delay = 1.58>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln1870)   --->   "%empty_64 = phi i1 0, void %if.then36.i, i1 1, void %if.then29.i, i1 0, void %if.then25.i, i1 1, void %if.else31.i"   --->   Operation 70 'phi' 'empty_64' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.13ns)   --->   "%sub_ln1869 = sub i16 %boxLeft_load, i16 %zext_ln1869_cast" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1869]   --->   Operation 71 'sub' 'sub_ln1869' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (2.13ns)   --->   "%add_ln1867 = add i16 %boxLeft_load, i16 %zext_ln1869_cast" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 72 'add' 'add_ln1867' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.69ns)   --->   "%select_ln1866 = select i1 %empty_65, i16 %sub_ln1869, i16 %add_ln1867" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1866]   --->   Operation 73 'select' 'select_ln1866' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln1867 = store i16 %select_ln1866, i16 %boxHCoord" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 74 'store' 'store_ln1867' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.13ns)   --->   "%sub_ln1873 = sub i16 %boxTop_load, i16 %zext_ln1869_cast" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1873]   --->   Operation 75 'sub' 'sub_ln1873' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (2.13ns)   --->   "%add_ln1871 = add i16 %boxTop_load, i16 %zext_ln1869_cast" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 76 'add' 'add_ln1871' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln1870 = select i1 %empty_64, i16 %sub_ln1873, i16 %add_ln1871" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1870]   --->   Operation 77 'select' 'select_ln1870' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln1871 = store i16 %select_ln1870, i16 %boxVCoord" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 78 'store' 'store_ln1871' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln1877 = store i16 %select_ln1866, i16 %boxLeft" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1877]   --->   Operation 79 'store' 'store_ln1877' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 1.58>
ST_2 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln1877 = store i16 %select_ln1870, i16 %boxTop" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1877]   --->   Operation 80 'store' 'store_ln1877' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 1.58>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln1877 = br void %if.end64.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1877]   --->   Operation 81 'br' 'br_ln1877' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.53ns)   --->   "%icmp_ln1918 = icmp_eq  i16 %x_1, i16 %crossHairX_1_read" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918]   --->   Operation 82 'icmp' 'icmp_ln1918' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.97ns)   --->   "%or_ln1918 = or i1 %cmp2_i_read, i1 %icmp_ln1918" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918]   --->   Operation 83 'or' 'or_ln1918' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.95ns)   --->   "%switch_ln1929 = switch i8 %color_read, void %cond.false15.i, i8 0, void %sw.epilog_ifconv, i8 1, void %cond.end.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929]   --->   Operation 84 'switch' 'switch_ln1929' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918)> <Delay = 1.95>
ST_2 : Operation 85 [1/1] (0.99ns)   --->   "%select_ln1930 = select i1 %trunc_ln729, i2 2, i2 1" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930]   --->   Operation 85 'select' 'select_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0 & color_read != 1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.58ns)   --->   "%br_ln1930 = br void %cond.end.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930]   --->   Operation 86 'br' 'br_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0 & color_read != 1)> <Delay = 1.58>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%phi_ln1930 = phi i2 %select_ln1930, void %cond.false15.i, i2 1, void %if.then.i203" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930]   --->   Operation 87 'phi' 'phi_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1930 = zext i2 %phi_ln1930" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930]   --->   Operation 88 'zext' 'zext_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%whiYuv_2_addr = getelementptr i8 %whiYuv_2, i64 0, i64 %zext_ln1930" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930]   --->   Operation 89 'getelementptr' 'whiYuv_2_addr' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (2.33ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929]   --->   Operation 90 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 2.33> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_2 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln729 = store i16 %x_2, i16 %x" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 91 'store' 'store_ln729' <Predicate = (!icmp_ln729)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.59>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln732 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:732]   --->   Operation 92 'specpipeline' 'specpipeline_ln732' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln718 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:718]   --->   Operation 93 'specloopname' 'specloopname_ln718' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (3.57ns)   --->   "%bckgndYUV_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %bckgndYUV" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 94 'read' 'bckgndYUV_read' <Predicate = (!icmp_ln729)> <Delay = 3.57> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%pixIn_val_V = trunc i24 %bckgndYUV_read" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 95 'trunc' 'pixIn_val_V' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%pixIn_val_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %bckgndYUV_read, i32 8, i32 15" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 96 'partselect' 'pixIn_val_V_5' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%pixIn_val_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %bckgndYUV_read, i32 16, i32 23" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 97 'partselect' 'pixIn_val_V_6' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.95ns)   --->   "%switch_ln735 = switch i8 %ovrlayId_load_read, void %sw.epilog_ifconv, i8 2, void %sw.bb10, i8 1, void %sw.bb8" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:735]   --->   Operation 98 'switch' 'switch_ln735' <Predicate = (!icmp_ln729)> <Delay = 1.95>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%boxTop_1 = load i16 %boxTop" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887]   --->   Operation 99 'load' 'boxTop_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%boxLeft_1 = load i16 %boxLeft" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892]   --->   Operation 100 'load' 'boxLeft_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.13ns)   --->   "%boxRight = add i16 %boxSize_1_read, i16 %boxLeft_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1881]   --->   Operation 101 'add' 'boxRight' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (2.13ns)   --->   "%boxBottom = add i16 %boxSize_1_read, i16 %boxTop_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1883]   --->   Operation 102 'add' 'boxBottom' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (2.53ns)   --->   "%icmp_ln1887 = icmp_ult  i16 %y_read, i16 %boxTop_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887]   --->   Operation 103 'icmp' 'icmp_ln1887' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%xor_ln1887 = xor i1 %icmp_ln1887, i1 1" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887]   --->   Operation 104 'xor' 'xor_ln1887' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (2.53ns)   --->   "%icmp_ln1887_1 = icmp_ult  i16 %y_read, i16 %boxBottom" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887]   --->   Operation 105 'icmp' 'icmp_ln1887_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (2.53ns)   --->   "%icmp_ln1892 = icmp_ult  i16 %x_1, i16 %boxLeft_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892]   --->   Operation 106 'icmp' 'icmp_ln1892' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%xor_ln1892 = xor i1 %icmp_ln1892, i1 1" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892]   --->   Operation 107 'xor' 'xor_ln1892' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (2.53ns)   --->   "%icmp_ln1892_1 = icmp_ult  i16 %x_1, i16 %boxRight" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892]   --->   Operation 108 'icmp' 'icmp_ln1892_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 2.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%and_ln1897_1 = and i1 %icmp_ln1887_1, i1 %xor_ln1887" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897]   --->   Operation 109 'and' 'and_ln1897_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%and_ln1897_2 = and i1 %icmp_ln1892_1, i1 %xor_ln1892" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897]   --->   Operation 110 'and' 'and_ln1897_2' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1897 = and i1 %and_ln1897_2, i1 %and_ln1897_1" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897]   --->   Operation 111 'and' 'and_ln1897' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (1.95ns)   --->   "%br_ln1897 = br i1 %and_ln1897, void %sw.epilog_ifconv, void %if.then97.i" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897]   --->   Operation 112 'br' 'br_ln1897' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 1.95>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node pixOut_val_V_8)   --->   "%and_ln1902 = and i1 %cmp101_i_read, i1 %trunc_ln729" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902]   --->   Operation 113 'and' 'and_ln1902' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & and_ln1897)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (1.24ns) (out node of the LUT)   --->   "%pixOut_val_V_8 = select i1 %and_ln1902, i8 %pixOut_val_V_9_read, i8 %boxColorG_1_read" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902]   --->   Operation 114 'select' 'pixOut_val_V_8' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & and_ln1897)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (1.95ns)   --->   "%br_ln1906 = br void %sw.epilog_ifconv" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1906]   --->   Operation 115 'br' 'br_ln1906' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & and_ln1897)> <Delay = 1.95>
ST_3 : Operation 116 [1/1] (1.95ns)   --->   "%br_ln1918 = br i1 %or_ln1918, void %sw.epilog_ifconv, void %if.then.i203" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918]   --->   Operation 116 'br' 'br_ln1918' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2)> <Delay = 1.95>
ST_3 : Operation 117 [1/2] (2.33ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929]   --->   Operation 117 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 2.33> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.33> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_3 : Operation 118 [1/1] (1.95ns)   --->   "%br_ln1929 = br void %sw.epilog_ifconv" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929]   --->   Operation 118 'br' 'br_ln1929' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 1.95>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln1867 = store i16 %boxLeft_load, i16 %boxHCoord_loc_1_out" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 131 'store' 'store_ln1867' <Predicate = (icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln1871 = store i16 %boxTop_load, i16 %boxVCoord_loc_1_out" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 132 'store' 'store_ln1871' <Predicate = (icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = (icmp_ln729)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.81>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%pix_val_V_4 = phi i8 %pixOut_val_V_9_read, void %if.then97.i, i8 %pixOut_val_V_read, void %cond.end.i, i8 %pixIn_val_V_6, void %for.body6.split, i8 %pixIn_val_V_6, void %if.end64.i, i8 %pixIn_val_V_6, void %sw.bb10, i8 %pixOut_val_V_read, void %if.then.i203"   --->   Operation 119 'phi' 'pix_val_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%pix_val_V_3 = phi i8 %pixOut_val_V_8, void %if.then97.i, i8 %whiYuv_2_load, void %cond.end.i, i8 %pixIn_val_V_5, void %for.body6.split, i8 %pixIn_val_V_5, void %if.end64.i, i8 %pixIn_val_V_5, void %sw.bb10, i8 240, void %if.then.i203"   --->   Operation 120 'phi' 'pix_val_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%pix_val_V = phi i8 %pixOut_val_V_7_read, void %if.then97.i, i8 240, void %cond.end.i, i8 %pixIn_val_V, void %for.body6.split, i8 %pixIn_val_V, void %if.end64.i, i8 %pixIn_val_V, void %sw.bb10, i8 240, void %if.then.i203"   --->   Operation 121 'phi' 'pix_val_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node pixOut_val_V_16)   --->   "%pixOut_val_V_13 = select i1 %and4_i_read, i8 0, i8 %pix_val_V" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1944]   --->   Operation 122 'select' 'pixOut_val_V_13' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node pixOut_val_V_15)   --->   "%pixOut_val_V_14 = select i1 %and26_i_read, i8 0, i8 %pix_val_V_4" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1948]   --->   Operation 123 'select' 'pixOut_val_V_14' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (1.24ns) (out node of the LUT)   --->   "%pixOut_val_V_15 = select i1 %tobool_read, i8 %pix_val_V_4, i8 %pixOut_val_V_14" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 124 'select' 'pixOut_val_V_15' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (1.24ns) (out node of the LUT)   --->   "%pixOut_val_V_16 = select i1 %tobool_read, i8 %pix_val_V, i8 %pixOut_val_V_13" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 125 'select' 'pixOut_val_V_16' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln1946 = select i1 %and10_i_read, i8 0, i8 %pix_val_V_3" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1946]   --->   Operation 126 'select' 'select_ln1946' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (1.24ns) (out node of the LUT)   --->   "%empty = select i1 %tobool_read, i8 %pix_val_V_3, i8 %select_ln1946" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902]   --->   Operation 127 'select' 'empty' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %pixOut_val_V_15, i8 %empty, i8 %pixOut_val_V_16" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 128 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (3.57ns)   --->   "%write_ln763 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %ovrlayYUV, i24 %p_0" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 129 'write' 'write_ln763' <Predicate = true> <Delay = 3.57> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln729 = br void %for.body6" [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 130 'br' 'br_ln729' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ boxHCoord_loc_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxVCoord_loc_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ pixOut_val_V_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ pixOut_val_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ pixOut_val_V_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ and4_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ and26_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ tobool]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ and10_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bckgndYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ovrlayId_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ boxSize_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1869]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ vMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ hMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ zext_ln1869_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cmp101_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ boxColorG_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ crossHairX_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cmp2_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ color]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ boxHCoord_loc_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ boxVCoord_loc_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ boxHCoord]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ boxVCoord]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vDir]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hDir]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ whiYuv_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                    (alloca        ) [ 01100]
boxTop               (alloca        ) [ 01110]
boxLeft              (alloca        ) [ 01110]
color_read           (read          ) [ 01111]
cmp2_i_read          (read          ) [ 01100]
crossHairX_1_read    (read          ) [ 01100]
boxColorG_1_read     (read          ) [ 01110]
cmp101_i_read        (read          ) [ 01110]
zext_ln1869_1_read   (read          ) [ 00000]
hMax_read            (read          ) [ 01100]
vMax_read            (read          ) [ 01100]
zext_ln1869_read     (read          ) [ 00000]
y_read               (read          ) [ 01110]
boxSize_1_read       (read          ) [ 01110]
ovrlayId_load_read   (read          ) [ 01111]
and10_i_read         (read          ) [ 01111]
tobool_read          (read          ) [ 01111]
and26_i_read         (read          ) [ 01111]
and4_i_read          (read          ) [ 01111]
pixOut_val_V_7_read  (read          ) [ 01111]
pixOut_val_V_read    (read          ) [ 01111]
pixOut_val_V_9_read  (read          ) [ 01111]
loopWidth_read       (read          ) [ 01100]
boxVCoord_loc_0_read (read          ) [ 00000]
boxHCoord_loc_0_read (read          ) [ 00000]
zext_ln1869_1_cast   (zext          ) [ 01100]
zext_ln1869_cast     (zext          ) [ 01100]
specinterface_ln0    (specinterface ) [ 00000]
specinterface_ln0    (specinterface ) [ 00000]
store_ln0            (store         ) [ 00000]
store_ln0            (store         ) [ 00000]
store_ln0            (store         ) [ 00000]
br_ln0               (br            ) [ 00000]
x_1                  (load          ) [ 01010]
boxTop_load          (load          ) [ 01010]
boxLeft_load         (load          ) [ 01010]
trunc_ln729          (trunc         ) [ 01010]
icmp_ln729           (icmp          ) [ 01111]
x_2                  (add           ) [ 00000]
br_ln729             (br            ) [ 00000]
or_ln1839            (or            ) [ 00000]
icmp_ln1839          (icmp          ) [ 01111]
br_ln1839            (br            ) [ 00000]
hDir_load            (load          ) [ 01111]
br_ln1842            (br            ) [ 00000]
icmp_ln1844          (icmp          ) [ 01111]
br_ln1844            (br            ) [ 00000]
store_ln1845         (store         ) [ 00000]
br_ln1845            (br            ) [ 00000]
icmp_ln1849          (icmp          ) [ 01111]
br_ln1849            (br            ) [ 00000]
store_ln1850         (store         ) [ 00000]
br_ln1850            (br            ) [ 00000]
empty_65             (phi           ) [ 00000]
vDir_load            (load          ) [ 01111]
br_ln1854            (br            ) [ 00000]
icmp_ln1856          (icmp          ) [ 01111]
br_ln1856            (br            ) [ 00000]
store_ln1857         (store         ) [ 00000]
br_ln1857            (br            ) [ 00000]
icmp_ln1861          (icmp          ) [ 01111]
br_ln1861            (br            ) [ 00000]
store_ln1862         (store         ) [ 00000]
br_ln1862            (br            ) [ 00000]
empty_64             (phi           ) [ 00000]
sub_ln1869           (sub           ) [ 00000]
add_ln1867           (add           ) [ 00000]
select_ln1866        (select        ) [ 00000]
store_ln1867         (store         ) [ 00000]
sub_ln1873           (sub           ) [ 00000]
add_ln1871           (add           ) [ 00000]
select_ln1870        (select        ) [ 00000]
store_ln1871         (store         ) [ 00000]
store_ln1877         (store         ) [ 00000]
store_ln1877         (store         ) [ 00000]
br_ln1877            (br            ) [ 00000]
icmp_ln1918          (icmp          ) [ 00000]
or_ln1918            (or            ) [ 01111]
switch_ln1929        (switch        ) [ 01111]
select_ln1930        (select        ) [ 00000]
br_ln1930            (br            ) [ 00000]
phi_ln1930           (phi           ) [ 00000]
zext_ln1930          (zext          ) [ 00000]
whiYuv_2_addr        (getelementptr ) [ 01010]
store_ln729          (store         ) [ 00000]
specpipeline_ln732   (specpipeline  ) [ 00000]
specloopname_ln718   (specloopname  ) [ 00000]
bckgndYUV_read       (read          ) [ 00000]
pixIn_val_V          (trunc         ) [ 01111]
pixIn_val_V_5        (partselect    ) [ 01111]
pixIn_val_V_6        (partselect    ) [ 01111]
switch_ln735         (switch        ) [ 01111]
boxTop_1             (load          ) [ 00000]
boxLeft_1            (load          ) [ 00000]
boxRight             (add           ) [ 00000]
boxBottom            (add           ) [ 00000]
icmp_ln1887          (icmp          ) [ 00000]
xor_ln1887           (xor           ) [ 00000]
icmp_ln1887_1        (icmp          ) [ 00000]
icmp_ln1892          (icmp          ) [ 00000]
xor_ln1892           (xor           ) [ 00000]
icmp_ln1892_1        (icmp          ) [ 00000]
and_ln1897_1         (and           ) [ 00000]
and_ln1897_2         (and           ) [ 00000]
and_ln1897           (and           ) [ 01011]
br_ln1897            (br            ) [ 01111]
and_ln1902           (and           ) [ 00000]
pixOut_val_V_8       (select        ) [ 01111]
br_ln1906            (br            ) [ 01111]
br_ln1918            (br            ) [ 01111]
whiYuv_2_load        (load          ) [ 01111]
br_ln1929            (br            ) [ 01111]
pix_val_V_4          (phi           ) [ 01001]
pix_val_V_3          (phi           ) [ 01001]
pix_val_V            (phi           ) [ 01001]
pixOut_val_V_13      (select        ) [ 00000]
pixOut_val_V_14      (select        ) [ 00000]
pixOut_val_V_15      (select        ) [ 00000]
pixOut_val_V_16      (select        ) [ 00000]
select_ln1946        (select        ) [ 00000]
empty                (select        ) [ 00000]
p_0                  (bitconcatenate) [ 00000]
write_ln763          (write         ) [ 00000]
br_ln729             (br            ) [ 00000]
store_ln1867         (store         ) [ 00000]
store_ln1871         (store         ) [ 00000]
ret_ln0              (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="boxHCoord_loc_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord_loc_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="boxVCoord_loc_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord_loc_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="loopWidth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pixOut_val_V_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixOut_val_V_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pixOut_val_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixOut_val_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pixOut_val_V_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixOut_val_V_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="and4_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and4_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="and26_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and26_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tobool">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tobool"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="and10_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and10_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bckgndYUV">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndYUV"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ovrlayId_load">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayId_load"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="boxSize_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="y">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="zext_ln1869">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1869"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="vMax">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vMax"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="hMax">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hMax"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="zext_ln1869_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1869_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cmp101_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp101_i"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="boxColorG_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="crossHairX_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cmp2_i">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp2_i"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="color">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="boxHCoord_loc_1_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord_loc_1_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="boxVCoord_loc_1_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord_loc_1_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="boxHCoord">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="boxVCoord">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="vDir">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vDir"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="hDir">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hDir"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="whiYuv_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="x_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="boxTop_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxTop/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="boxLeft_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxLeft/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="color_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="color_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="cmp2_i_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp2_i_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="crossHairX_1_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairX_1_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="boxColorG_1_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorG_1_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="cmp101_i_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp101_i_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln1869_1_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="0" index="1" bw="9" slack="0"/>
<pin id="171" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1869_1_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="hMax_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hMax_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="vMax_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vMax_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln1869_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1869_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="y_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="boxSize_1_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxSize_1_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ovrlayId_load_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ovrlayId_load_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="and10_i_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and10_i_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tobool_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tobool_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="and26_i_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and26_i_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="and4_i_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and4_i_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="pixOut_val_V_7_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixOut_val_V_7_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="pixOut_val_V_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixOut_val_V_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="pixOut_val_V_9_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixOut_val_V_9_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="loopWidth_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="boxVCoord_loc_0_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxVCoord_loc_0_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="boxHCoord_loc_0_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxHCoord_loc_0_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="bckgndYUV_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="24" slack="0"/>
<pin id="272" dir="0" index="1" bw="24" slack="0"/>
<pin id="273" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bckgndYUV_read/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="write_ln763_write_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="24" slack="0"/>
<pin id="279" dir="0" index="2" bw="24" slack="0"/>
<pin id="280" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln763/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="whiYuv_2_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="2" slack="0"/>
<pin id="287" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="whiYuv_2_addr/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="whiYuv_2_load/2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="empty_65_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_65 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="empty_65_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="4" bw="1" slack="0"/>
<pin id="305" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="6" bw="1" slack="0"/>
<pin id="307" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_65/2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="empty_64_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_64 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="empty_64_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="4" bw="1" slack="0"/>
<pin id="322" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="1" slack="0"/>
<pin id="324" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_64/2 "/>
</bind>
</comp>

<comp id="330" class="1005" name="phi_ln1930_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="332" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln1930 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="phi_ln1930_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln1930/2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="pix_val_V_4_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="342" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_val_V_4 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="pix_val_V_4_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="3"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="8" slack="3"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="4" bw="8" slack="1"/>
<pin id="349" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="6" bw="8" slack="1"/>
<pin id="351" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="8" bw="8" slack="1"/>
<pin id="353" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="10" bw="8" slack="3"/>
<pin id="355" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_4/4 "/>
</bind>
</comp>

<comp id="357" class="1005" name="pix_val_V_3_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="2"/>
<pin id="359" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pix_val_V_3 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="pix_val_V_3_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="1"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="8" slack="1"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="4" bw="8" slack="1"/>
<pin id="367" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="6" bw="8" slack="1"/>
<pin id="369" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="8" bw="8" slack="1"/>
<pin id="371" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="10" bw="5" slack="2"/>
<pin id="373" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_3/4 "/>
</bind>
</comp>

<comp id="376" class="1005" name="pix_val_V_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="1"/>
<pin id="378" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V (phireg) "/>
</bind>
</comp>

<comp id="380" class="1004" name="pix_val_V_phi_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="3"/>
<pin id="382" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="2" bw="5" slack="1"/>
<pin id="384" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="4" bw="8" slack="1"/>
<pin id="386" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="6" bw="8" slack="1"/>
<pin id="388" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="8" bw="8" slack="1"/>
<pin id="390" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="10" bw="5" slack="2"/>
<pin id="392" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln1869_1_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1869_1_cast/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln1869_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1869_cast/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="store_ln0_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="16" slack="0"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln0_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="16" slack="0"/>
<pin id="411" dir="0" index="1" bw="16" slack="0"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln0_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="x_1_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="1"/>
<pin id="421" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="boxTop_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="1"/>
<pin id="424" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxTop_load/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="boxLeft_load_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="1"/>
<pin id="427" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxLeft_load/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln729_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="0"/>
<pin id="430" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln729/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln729_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="1"/>
<pin id="435" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln729/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="x_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="or_ln1839_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="0" index="1" bw="16" slack="1"/>
<pin id="446" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1839/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln1839_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1839/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="hDir_load_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hDir_load/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln1844_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="0"/>
<pin id="460" dir="0" index="1" bw="16" slack="1"/>
<pin id="461" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1844/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln1845_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1845/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="icmp_ln1849_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="9" slack="1"/>
<pin id="471" dir="0" index="1" bw="16" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1849/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln1850_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1850/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="vDir_load_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vDir_load/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln1856_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="1"/>
<pin id="487" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1856/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln1857_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1857/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln1861_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="1"/>
<pin id="497" dir="0" index="1" bw="16" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1861/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln1862_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1862/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sub_ln1869_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="1"/>
<pin id="509" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1869/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln1867_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="0" index="1" bw="8" slack="1"/>
<pin id="514" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1867/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="select_ln1866_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="16" slack="0"/>
<pin id="519" dir="0" index="2" bw="16" slack="0"/>
<pin id="520" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1866/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln1867_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="0"/>
<pin id="526" dir="0" index="1" bw="16" slack="0"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1867/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sub_ln1873_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="0"/>
<pin id="532" dir="0" index="1" bw="8" slack="1"/>
<pin id="533" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1873/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln1871_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="1"/>
<pin id="538" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1871/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="select_ln1870_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="0"/>
<pin id="543" dir="0" index="2" bw="16" slack="0"/>
<pin id="544" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1870/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln1871_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="0"/>
<pin id="550" dir="0" index="1" bw="16" slack="0"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1871/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln1877_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="0" index="1" bw="16" slack="1"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1877/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln1877_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="0"/>
<pin id="561" dir="0" index="1" bw="16" slack="1"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1877/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="icmp_ln1918_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="16" slack="1"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1918/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="or_ln1918_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="1"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1918/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln1930_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="2" slack="0"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1930/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln1930_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="2" slack="0"/>
<pin id="585" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1930/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln729_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="1"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln729/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="pixIn_val_V_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="24" slack="0"/>
<pin id="595" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixIn_val_V/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="pixIn_val_V_5_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="24" slack="0"/>
<pin id="600" dir="0" index="2" bw="5" slack="0"/>
<pin id="601" dir="0" index="3" bw="5" slack="0"/>
<pin id="602" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixIn_val_V_5/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="pixIn_val_V_6_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="24" slack="0"/>
<pin id="610" dir="0" index="2" bw="6" slack="0"/>
<pin id="611" dir="0" index="3" bw="6" slack="0"/>
<pin id="612" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixIn_val_V_6/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="boxTop_1_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="2"/>
<pin id="619" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxTop_1/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="boxLeft_1_load_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="2"/>
<pin id="622" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxLeft_1/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="boxRight_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="2"/>
<pin id="625" dir="0" index="1" bw="16" slack="0"/>
<pin id="626" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="boxRight/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="boxBottom_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="2"/>
<pin id="630" dir="0" index="1" bw="16" slack="0"/>
<pin id="631" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="boxBottom/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="icmp_ln1887_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="2"/>
<pin id="635" dir="0" index="1" bw="16" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1887/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="xor_ln1887_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1887/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln1887_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="2"/>
<pin id="646" dir="0" index="1" bw="16" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1887_1/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="icmp_ln1892_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="1"/>
<pin id="651" dir="0" index="1" bw="16" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1892/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="xor_ln1892_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1892/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="icmp_ln1892_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="1"/>
<pin id="662" dir="0" index="1" bw="16" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1892_1/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="and_ln1897_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="1" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1897_1/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="and_ln1897_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1897_2/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="and_ln1897_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="0"/>
<pin id="679" dir="0" index="1" bw="1" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1897/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="and_ln1902_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="2"/>
<pin id="685" dir="0" index="1" bw="1" slack="1"/>
<pin id="686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1902/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="pixOut_val_V_8_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="8" slack="2"/>
<pin id="690" dir="0" index="2" bw="8" slack="2"/>
<pin id="691" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_val_V_8/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="pixOut_val_V_13_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="3"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="0" index="2" bw="8" slack="0"/>
<pin id="697" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_val_V_13/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="pixOut_val_V_14_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="3"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="0" index="2" bw="8" slack="0"/>
<pin id="704" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_val_V_14/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="pixOut_val_V_15_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="3"/>
<pin id="709" dir="0" index="1" bw="8" slack="0"/>
<pin id="710" dir="0" index="2" bw="8" slack="0"/>
<pin id="711" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_val_V_15/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="pixOut_val_V_16_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="3"/>
<pin id="716" dir="0" index="1" bw="8" slack="0"/>
<pin id="717" dir="0" index="2" bw="8" slack="0"/>
<pin id="718" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_val_V_16/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="select_ln1946_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="3"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="0" index="2" bw="8" slack="0"/>
<pin id="725" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1946/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="empty_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="3"/>
<pin id="730" dir="0" index="1" bw="8" slack="0"/>
<pin id="731" dir="0" index="2" bw="8" slack="0"/>
<pin id="732" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="p_0_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="24" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="0"/>
<pin id="738" dir="0" index="2" bw="8" slack="0"/>
<pin id="739" dir="0" index="3" bw="8" slack="0"/>
<pin id="740" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln1867_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="1"/>
<pin id="748" dir="0" index="1" bw="16" slack="0"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1867/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="store_ln1871_store_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="1"/>
<pin id="753" dir="0" index="1" bw="16" slack="0"/>
<pin id="754" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1871/3 "/>
</bind>
</comp>

<comp id="756" class="1005" name="x_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="0"/>
<pin id="758" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="763" class="1005" name="boxTop_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="0"/>
<pin id="765" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxTop "/>
</bind>
</comp>

<comp id="771" class="1005" name="boxLeft_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="0"/>
<pin id="773" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxLeft "/>
</bind>
</comp>

<comp id="779" class="1005" name="color_read_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="1"/>
<pin id="781" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="color_read "/>
</bind>
</comp>

<comp id="783" class="1005" name="cmp2_i_read_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="1"/>
<pin id="785" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp2_i_read "/>
</bind>
</comp>

<comp id="788" class="1005" name="crossHairX_1_read_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="1"/>
<pin id="790" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="crossHairX_1_read "/>
</bind>
</comp>

<comp id="793" class="1005" name="boxColorG_1_read_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="2"/>
<pin id="795" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="boxColorG_1_read "/>
</bind>
</comp>

<comp id="798" class="1005" name="cmp101_i_read_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="2"/>
<pin id="800" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp101_i_read "/>
</bind>
</comp>

<comp id="803" class="1005" name="hMax_read_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="1"/>
<pin id="805" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="hMax_read "/>
</bind>
</comp>

<comp id="808" class="1005" name="vMax_read_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="16" slack="1"/>
<pin id="810" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="vMax_read "/>
</bind>
</comp>

<comp id="813" class="1005" name="y_read_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="16" slack="1"/>
<pin id="815" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="820" class="1005" name="boxSize_1_read_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="2"/>
<pin id="822" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="boxSize_1_read "/>
</bind>
</comp>

<comp id="826" class="1005" name="ovrlayId_load_read_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="1"/>
<pin id="828" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="ovrlayId_load_read "/>
</bind>
</comp>

<comp id="830" class="1005" name="and10_i_read_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="3"/>
<pin id="832" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and10_i_read "/>
</bind>
</comp>

<comp id="835" class="1005" name="tobool_read_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="3"/>
<pin id="837" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tobool_read "/>
</bind>
</comp>

<comp id="842" class="1005" name="and26_i_read_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="3"/>
<pin id="844" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and26_i_read "/>
</bind>
</comp>

<comp id="847" class="1005" name="and4_i_read_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="3"/>
<pin id="849" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="and4_i_read "/>
</bind>
</comp>

<comp id="852" class="1005" name="pixOut_val_V_7_read_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="3"/>
<pin id="854" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixOut_val_V_7_read "/>
</bind>
</comp>

<comp id="857" class="1005" name="pixOut_val_V_read_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="3"/>
<pin id="859" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixOut_val_V_read "/>
</bind>
</comp>

<comp id="863" class="1005" name="pixOut_val_V_9_read_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="2"/>
<pin id="865" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixOut_val_V_9_read "/>
</bind>
</comp>

<comp id="869" class="1005" name="loopWidth_read_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="1"/>
<pin id="871" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopWidth_read "/>
</bind>
</comp>

<comp id="874" class="1005" name="zext_ln1869_1_cast_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="1"/>
<pin id="876" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1869_1_cast "/>
</bind>
</comp>

<comp id="880" class="1005" name="zext_ln1869_cast_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="1"/>
<pin id="882" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1869_cast "/>
</bind>
</comp>

<comp id="888" class="1005" name="x_1_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="1"/>
<pin id="890" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="894" class="1005" name="boxTop_load_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="1"/>
<pin id="896" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boxTop_load "/>
</bind>
</comp>

<comp id="899" class="1005" name="boxLeft_load_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="16" slack="1"/>
<pin id="901" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="boxLeft_load "/>
</bind>
</comp>

<comp id="904" class="1005" name="trunc_ln729_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln729 "/>
</bind>
</comp>

<comp id="909" class="1005" name="icmp_ln729_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="1"/>
<pin id="911" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln729 "/>
</bind>
</comp>

<comp id="913" class="1005" name="icmp_ln1839_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="1"/>
<pin id="915" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1839 "/>
</bind>
</comp>

<comp id="917" class="1005" name="hDir_load_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="hDir_load "/>
</bind>
</comp>

<comp id="921" class="1005" name="icmp_ln1844_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="1"/>
<pin id="923" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1844 "/>
</bind>
</comp>

<comp id="925" class="1005" name="icmp_ln1849_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="1"/>
<pin id="927" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1849 "/>
</bind>
</comp>

<comp id="929" class="1005" name="vDir_load_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="1"/>
<pin id="931" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="vDir_load "/>
</bind>
</comp>

<comp id="933" class="1005" name="icmp_ln1856_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="1"/>
<pin id="935" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1856 "/>
</bind>
</comp>

<comp id="937" class="1005" name="icmp_ln1861_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1861 "/>
</bind>
</comp>

<comp id="941" class="1005" name="or_ln1918_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="1"/>
<pin id="943" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1918 "/>
</bind>
</comp>

<comp id="945" class="1005" name="whiYuv_2_addr_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="2" slack="1"/>
<pin id="947" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="whiYuv_2_addr "/>
</bind>
</comp>

<comp id="950" class="1005" name="pixIn_val_V_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="8" slack="1"/>
<pin id="952" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixIn_val_V "/>
</bind>
</comp>

<comp id="957" class="1005" name="pixIn_val_V_5_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="1"/>
<pin id="959" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixIn_val_V_5 "/>
</bind>
</comp>

<comp id="964" class="1005" name="pixIn_val_V_6_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="1"/>
<pin id="966" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixIn_val_V_6 "/>
</bind>
</comp>

<comp id="971" class="1005" name="and_ln1897_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="1"/>
<pin id="973" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln1897 "/>
</bind>
</comp>

<comp id="975" class="1005" name="pixOut_val_V_8_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="8" slack="1"/>
<pin id="977" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixOut_val_V_8 "/>
</bind>
</comp>

<comp id="980" class="1005" name="whiYuv_2_load_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="1"/>
<pin id="982" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="whiYuv_2_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="62" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="62" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="62" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="64" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="66" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="68" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="64" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="66" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="70" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="68" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="64" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="66" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="66" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="64" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="68" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="4" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="68" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="2" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="106" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="22" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="124" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="98" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="309"><net_src comp="88" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="86" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="88" pin="0"/><net_sink comp="299" pin=4"/></net>

<net id="312"><net_src comp="86" pin="0"/><net_sink comp="299" pin=6"/></net>

<net id="326"><net_src comp="88" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="86" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="88" pin="0"/><net_sink comp="316" pin=4"/></net>

<net id="329"><net_src comp="86" pin="0"/><net_sink comp="316" pin=6"/></net>

<net id="339"><net_src comp="96" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="360"><net_src comp="120" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="375"><net_src comp="357" pin="1"/><net_sink comp="361" pin=10"/></net>

<net id="379"><net_src comp="120" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="394"><net_src comp="376" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="395"><net_src comp="376" pin="1"/><net_sink comp="380" pin=10"/></net>

<net id="399"><net_src comp="168" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="186" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="264" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="258" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="82" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="431"><net_src comp="419" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="419" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="419" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="84" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="419" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="82" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="58" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="425" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="86" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="58" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="425" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="88" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="58" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="56" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="422" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="86" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="56" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="422" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="88" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="56" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="425" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="425" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="299" pin="8"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="506" pin="2"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="511" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="52" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="422" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="422" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="316" pin="8"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="530" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="535" pin="2"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="540" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="54" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="516" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="540" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="419" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="428" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="94" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="96" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="582"><net_src comp="574" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="586"><net_src comp="333" pin="4"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="592"><net_src comp="437" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="270" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="603"><net_src comp="108" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="270" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="110" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="112" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="613"><net_src comp="108" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="614"><net_src comp="270" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="615"><net_src comp="114" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="616"><net_src comp="116" pin="0"/><net_sink comp="607" pin=3"/></net>

<net id="627"><net_src comp="620" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="617" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="617" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="633" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="86" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="628" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="620" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="86" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="623" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="644" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="638" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="660" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="654" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="671" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="665" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="692"><net_src comp="683" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="698"><net_src comp="90" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="699"><net_src comp="380" pin="12"/><net_sink comp="693" pin=2"/></net>

<net id="705"><net_src comp="90" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="706"><net_src comp="343" pin="12"/><net_sink comp="700" pin=2"/></net>

<net id="712"><net_src comp="343" pin="12"/><net_sink comp="707" pin=1"/></net>

<net id="713"><net_src comp="700" pin="3"/><net_sink comp="707" pin=2"/></net>

<net id="719"><net_src comp="380" pin="12"/><net_sink comp="714" pin=1"/></net>

<net id="720"><net_src comp="693" pin="3"/><net_sink comp="714" pin=2"/></net>

<net id="726"><net_src comp="90" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="727"><net_src comp="361" pin="12"/><net_sink comp="721" pin=2"/></net>

<net id="733"><net_src comp="361" pin="12"/><net_sink comp="728" pin=1"/></net>

<net id="734"><net_src comp="721" pin="3"/><net_sink comp="728" pin=2"/></net>

<net id="741"><net_src comp="122" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="707" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="728" pin="3"/><net_sink comp="735" pin=2"/></net>

<net id="744"><net_src comp="714" pin="3"/><net_sink comp="735" pin=3"/></net>

<net id="745"><net_src comp="735" pin="4"/><net_sink comp="276" pin=2"/></net>

<net id="750"><net_src comp="48" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="755"><net_src comp="50" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="126" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="761"><net_src comp="756" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="766"><net_src comp="130" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="770"><net_src comp="763" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="774"><net_src comp="134" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="778"><net_src comp="771" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="782"><net_src comp="138" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="144" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="791"><net_src comp="150" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="796"><net_src comp="156" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="801"><net_src comp="162" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="806"><net_src comp="174" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="811"><net_src comp="180" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="816"><net_src comp="192" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="823"><net_src comp="198" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="829"><net_src comp="204" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="210" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="838"><net_src comp="216" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="841"><net_src comp="835" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="845"><net_src comp="222" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="850"><net_src comp="228" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="855"><net_src comp="234" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="860"><net_src comp="240" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="343" pin=10"/></net>

<net id="866"><net_src comp="246" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="872"><net_src comp="252" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="877"><net_src comp="396" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="883"><net_src comp="400" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="886"><net_src comp="880" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="887"><net_src comp="880" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="891"><net_src comp="419" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="897"><net_src comp="422" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="902"><net_src comp="425" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="907"><net_src comp="428" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="912"><net_src comp="432" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="448" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="454" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="458" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="469" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="480" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="484" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="940"><net_src comp="495" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="569" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="283" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="953"><net_src comp="593" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="380" pin=4"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="380" pin=6"/></net>

<net id="956"><net_src comp="950" pin="1"/><net_sink comp="380" pin=8"/></net>

<net id="960"><net_src comp="597" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="361" pin=4"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="361" pin=6"/></net>

<net id="963"><net_src comp="957" pin="1"/><net_sink comp="361" pin=8"/></net>

<net id="967"><net_src comp="607" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="343" pin=4"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="343" pin=6"/></net>

<net id="970"><net_src comp="964" pin="1"/><net_sink comp="343" pin=8"/></net>

<net id="974"><net_src comp="677" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="687" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="983"><net_src comp="290" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="361" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ovrlayYUV | {4 }
	Port: boxHCoord_loc_1_out | {3 }
	Port: boxVCoord_loc_1_out | {3 }
	Port: boxHCoord | {2 }
	Port: boxVCoord | {2 }
	Port: vDir | {2 }
	Port: hDir | {2 }
 - Input state : 
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : boxHCoord_loc_0 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : boxVCoord_loc_0 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : loopWidth | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : pixOut_val_V_9 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : pixOut_val_V | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : pixOut_val_V_7 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : and4_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : and26_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : tobool | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : and10_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : bckgndYUV | {3 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : ovrlayId_load | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : boxSize_1 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : y | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : zext_ln1869 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : vMax | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : hMax | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : zext_ln1869_1 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : cmp101_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : boxColorG_1 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : crossHairX_1 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : cmp2_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : color | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : vDir | {2 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : hDir | {2 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : whiYuv_2 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln729 : 1
		icmp_ln729 : 1
		x_2 : 1
		br_ln729 : 2
		or_ln1839 : 1
		icmp_ln1839 : 1
		br_ln1839 : 2
		br_ln1842 : 1
		icmp_ln1844 : 1
		br_ln1844 : 2
		icmp_ln1849 : 1
		br_ln1849 : 2
		empty_65 : 3
		br_ln1854 : 1
		icmp_ln1856 : 1
		br_ln1856 : 2
		icmp_ln1861 : 1
		br_ln1861 : 2
		empty_64 : 3
		sub_ln1869 : 1
		add_ln1867 : 1
		select_ln1866 : 4
		store_ln1867 : 5
		sub_ln1873 : 1
		add_ln1871 : 1
		select_ln1870 : 4
		store_ln1871 : 5
		store_ln1877 : 5
		store_ln1877 : 5
		icmp_ln1918 : 1
		or_ln1918 : 2
		select_ln1930 : 2
		phi_ln1930 : 3
		zext_ln1930 : 4
		whiYuv_2_addr : 5
		whiYuv_2_load : 6
		store_ln729 : 2
	State 3
		boxRight : 1
		boxBottom : 1
		icmp_ln1887 : 1
		xor_ln1887 : 2
		icmp_ln1887_1 : 2
		icmp_ln1892 : 1
		xor_ln1892 : 2
		icmp_ln1892_1 : 2
		and_ln1897_1 : 2
		and_ln1897_2 : 2
		and_ln1897 : 2
		br_ln1897 : 2
	State 4
		pixOut_val_V_13 : 1
		pixOut_val_V_14 : 1
		pixOut_val_V_15 : 2
		pixOut_val_V_16 : 2
		select_ln1946 : 1
		empty : 2
		p_0 : 3
		write_ln763 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln729_fu_432        |    0    |    13   |
|          |        icmp_ln1839_fu_448        |    0    |    13   |
|          |        icmp_ln1844_fu_458        |    0    |    13   |
|          |        icmp_ln1849_fu_469        |    0    |    13   |
|          |        icmp_ln1856_fu_484        |    0    |    13   |
|   icmp   |        icmp_ln1861_fu_495        |    0    |    13   |
|          |        icmp_ln1918_fu_564        |    0    |    13   |
|          |        icmp_ln1887_fu_633        |    0    |    13   |
|          |       icmp_ln1887_1_fu_644       |    0    |    13   |
|          |        icmp_ln1892_fu_649        |    0    |    13   |
|          |       icmp_ln1892_1_fu_660       |    0    |    13   |
|----------|----------------------------------|---------|---------|
|          |            x_2_fu_437            |    0    |    23   |
|          |         add_ln1867_fu_511        |    0    |    23   |
|    add   |         add_ln1871_fu_535        |    0    |    23   |
|          |          boxRight_fu_623         |    0    |    23   |
|          |         boxBottom_fu_628         |    0    |    23   |
|----------|----------------------------------|---------|---------|
|          |       select_ln1866_fu_516       |    0    |    16   |
|          |       select_ln1870_fu_540       |    0    |    16   |
|          |       select_ln1930_fu_574       |    0    |    2    |
|          |       pixOut_val_V_8_fu_687      |    0    |    8    |
|  select  |      pixOut_val_V_13_fu_693      |    0    |    8    |
|          |      pixOut_val_V_14_fu_700      |    0    |    8    |
|          |      pixOut_val_V_15_fu_707      |    0    |    8    |
|          |      pixOut_val_V_16_fu_714      |    0    |    8    |
|          |       select_ln1946_fu_721       |    0    |    8    |
|          |           empty_fu_728           |    0    |    8    |
|----------|----------------------------------|---------|---------|
|    sub   |         sub_ln1869_fu_506        |    0    |    23   |
|          |         sub_ln1873_fu_530        |    0    |    23   |
|----------|----------------------------------|---------|---------|
|    or    |         or_ln1839_fu_443         |    0    |    16   |
|          |         or_ln1918_fu_569         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |        and_ln1897_1_fu_665       |    0    |    2    |
|    and   |        and_ln1897_2_fu_671       |    0    |    2    |
|          |         and_ln1897_fu_677        |    0    |    2    |
|          |         and_ln1902_fu_683        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    xor   |         xor_ln1887_fu_638        |    0    |    2    |
|          |         xor_ln1892_fu_654        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |      color_read_read_fu_138      |    0    |    0    |
|          |      cmp2_i_read_read_fu_144     |    0    |    0    |
|          |   crossHairX_1_read_read_fu_150  |    0    |    0    |
|          |   boxColorG_1_read_read_fu_156   |    0    |    0    |
|          |     cmp101_i_read_read_fu_162    |    0    |    0    |
|          |  zext_ln1869_1_read_read_fu_168  |    0    |    0    |
|          |       hMax_read_read_fu_174      |    0    |    0    |
|          |       vMax_read_read_fu_180      |    0    |    0    |
|          |   zext_ln1869_read_read_fu_186   |    0    |    0    |
|          |        y_read_read_fu_192        |    0    |    0    |
|          |    boxSize_1_read_read_fu_198    |    0    |    0    |
|   read   |  ovrlayId_load_read_read_fu_204  |    0    |    0    |
|          |     and10_i_read_read_fu_210     |    0    |    0    |
|          |      tobool_read_read_fu_216     |    0    |    0    |
|          |     and26_i_read_read_fu_222     |    0    |    0    |
|          |      and4_i_read_read_fu_228     |    0    |    0    |
|          |  pixOut_val_V_7_read_read_fu_234 |    0    |    0    |
|          |   pixOut_val_V_read_read_fu_240  |    0    |    0    |
|          |  pixOut_val_V_9_read_read_fu_246 |    0    |    0    |
|          |    loopWidth_read_read_fu_252    |    0    |    0    |
|          | boxVCoord_loc_0_read_read_fu_258 |    0    |    0    |
|          | boxHCoord_loc_0_read_read_fu_264 |    0    |    0    |
|          |    bckgndYUV_read_read_fu_270    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |     write_ln763_write_fu_276     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |     zext_ln1869_1_cast_fu_396    |    0    |    0    |
|   zext   |      zext_ln1869_cast_fu_400     |    0    |    0    |
|          |        zext_ln1930_fu_583        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |        trunc_ln729_fu_428        |    0    |    0    |
|          |        pixIn_val_V_fu_593        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|       pixIn_val_V_5_fu_597       |    0    |    0    |
|          |       pixIn_val_V_6_fu_607       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|            p_0_fu_735            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   424   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    and10_i_read_reg_830   |    1   |
|    and26_i_read_reg_842   |    1   |
|    and4_i_read_reg_847    |    1   |
|     and_ln1897_reg_971    |    1   |
|  boxColorG_1_read_reg_793 |    8   |
|    boxLeft_load_reg_899   |   16   |
|      boxLeft_reg_771      |   16   |
|   boxSize_1_read_reg_820  |   16   |
|    boxTop_load_reg_894    |   16   |
|       boxTop_reg_763      |   16   |
|   cmp101_i_read_reg_798   |    1   |
|    cmp2_i_read_reg_783    |    1   |
|     color_read_reg_779    |    8   |
| crossHairX_1_read_reg_788 |   16   |
|      empty_64_reg_313     |    1   |
|      empty_65_reg_296     |    1   |
|     hDir_load_reg_917     |    1   |
|     hMax_read_reg_803     |   16   |
|    icmp_ln1839_reg_913    |    1   |
|    icmp_ln1844_reg_921    |    1   |
|    icmp_ln1849_reg_925    |    1   |
|    icmp_ln1856_reg_933    |    1   |
|    icmp_ln1861_reg_937    |    1   |
|     icmp_ln729_reg_909    |    1   |
|   loopWidth_read_reg_869  |   16   |
|     or_ln1918_reg_941     |    1   |
| ovrlayId_load_read_reg_826|    8   |
|     phi_ln1930_reg_330    |    2   |
|   pixIn_val_V_5_reg_957   |    8   |
|   pixIn_val_V_6_reg_964   |    8   |
|    pixIn_val_V_reg_950    |    8   |
|pixOut_val_V_7_read_reg_852|    8   |
|   pixOut_val_V_8_reg_975  |    8   |
|pixOut_val_V_9_read_reg_863|    8   |
| pixOut_val_V_read_reg_857 |    8   |
|    pix_val_V_3_reg_357    |    8   |
|    pix_val_V_4_reg_340    |    8   |
|     pix_val_V_reg_376     |    8   |
|    tobool_read_reg_835    |    1   |
|    trunc_ln729_reg_904    |    1   |
|     vDir_load_reg_929     |    1   |
|     vMax_read_reg_808     |   16   |
|   whiYuv_2_addr_reg_945   |    2   |
|   whiYuv_2_load_reg_980   |    8   |
|        x_1_reg_888        |   16   |
|         x_reg_756         |   16   |
|       y_read_reg_813      |   16   |
| zext_ln1869_1_cast_reg_874|   16   |
|  zext_ln1869_cast_reg_880 |   16   |
+---------------------------+--------+
|           Total           |   359  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_290 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    4   ||  1.581  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   424  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   359  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   359  |   433  |
+-----------+--------+--------+--------+
