Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sun Jun 19 13:36:43 2022
| Host             : MrwanElsharkawy running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Sequential_model_power_routed.rpt -pb Top_Sequential_model_power_summary_routed.pb -rpx Top_Sequential_model_power_routed.rpx
| Design           : Top_Sequential_model
| Device           : xc7vx690tffg1761-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.869        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.526        |
| Device Static (W)        | 0.343        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.008 |        6 |       --- |             --- |
| Slice Logic    |     0.024 |    18641 |       --- |             --- |
|   LUT as Logic |     0.023 |    16011 |    433200 |            3.70 |
|   CARRY4       |    <0.001 |      222 |    108300 |            0.20 |
|   Register     |    <0.001 |     1046 |    866400 |            0.12 |
|   F7/F8 Muxes  |    <0.001 |       27 |    433200 |           <0.01 |
|   Others       |     0.000 |      622 |       --- |             --- |
|   BUFG         |     0.000 |        1 |        32 |            3.13 |
| Signals        |     0.107 |    53994 |       --- |             --- |
| Block RAM      |     0.159 |      202 |      1470 |           13.74 |
| MMCM           |     0.084 |        1 |        20 |            5.00 |
| DSPs           |     0.139 |      517 |      3600 |           14.36 |
| I/O            |     0.005 |        6 |       850 |            0.71 |
| Static Power   |     0.343 |          |           |                 |
| Total          |     0.869 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.628 |       0.429 |      0.198 |
| Vccaux    |       1.800 |     0.102 |       0.048 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.020 |       0.009 |      0.011 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------------+-----------------+
| Clock              | Domain                                | Constraint (ns) |
+--------------------+---------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | instance_name/inst/clk_out1_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0 | instance_name/inst/clkfbout_clk_wiz_0 |            10.0 |
| sysclk_p           | sysclk_p                              |             5.0 |
+--------------------+---------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| Top_Sequential_model                           |     0.526 |
|   C                                            |     0.146 |
|     Conv_Units[0].C                            |     0.004 |
|     Conv_Units[10].C                           |     0.005 |
|     Conv_Units[11].C                           |     0.005 |
|     Conv_Units[12].C                           |     0.004 |
|     Conv_Units[13].C                           |     0.004 |
|     Conv_Units[14].C                           |     0.005 |
|     Conv_Units[15].C                           |     0.005 |
|     Conv_Units[16].C                           |     0.004 |
|     Conv_Units[17].C                           |     0.004 |
|     Conv_Units[18].C                           |     0.005 |
|     Conv_Units[19].C                           |     0.005 |
|     Conv_Units[1].C                            |     0.005 |
|     Conv_Units[20].C                           |     0.004 |
|     Conv_Units[21].C                           |     0.005 |
|     Conv_Units[22].C                           |     0.005 |
|     Conv_Units[23].C                           |     0.005 |
|     Conv_Units[24].C                           |     0.005 |
|     Conv_Units[25].C                           |     0.005 |
|     Conv_Units[26].C                           |     0.005 |
|     Conv_Units[27].C                           |     0.005 |
|     Conv_Units[28].C                           |     0.005 |
|     Conv_Units[29].C                           |     0.005 |
|     Conv_Units[2].C                            |     0.005 |
|     Conv_Units[30].C                           |     0.005 |
|     Conv_Units[31].C                           |     0.005 |
|     Conv_Units[3].C                            |     0.005 |
|     Conv_Units[4].C                            |     0.004 |
|     Conv_Units[5].C                            |     0.004 |
|     Conv_Units[6].C                            |     0.005 |
|     Conv_Units[7].C                            |     0.005 |
|     Conv_Units[8].C                            |     0.005 |
|     Conv_Units[9].C                            |     0.005 |
|   CU                                           |     0.069 |
|   Conv1                                        |     0.026 |
|     U0                                         |     0.026 |
|       inst_blk_mem_gen                         |     0.026 |
|         gnbram.gnativebmg.native_blk_mem_gen   |     0.026 |
|           valid.cstr                           |     0.026 |
|             ramloop[0].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[10].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[11].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[12].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[13].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[14].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[15].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[16].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[17].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[18].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[19].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[1].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[20].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[21].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[22].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[23].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[24].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[25].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[26].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[27].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[28].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[29].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[2].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[30].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[31].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[32].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[33].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[34].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[35].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[36].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[37].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[38].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[39].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[3].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[40].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[41].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[42].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[43].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[44].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[45].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[46].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[47].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[48].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[49].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[4].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[50].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[51].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[52].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[53].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[54].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[55].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[56].ram.r                  |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[5].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[6].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[7].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[8].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|             ramloop[9].ram.r                   |    <0.001 |
|               prim_init.ram                    |    <0.001 |
|   Conv2                                        |     0.074 |
|     U0                                         |     0.074 |
|       inst_blk_mem_gen                         |     0.074 |
|         gnbram.gnativebmg.native_blk_mem_gen   |     0.074 |
|           valid.cstr                           |     0.074 |
|             ramloop[0].ram.r                   |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[10].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[11].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[12].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[13].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[14].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[15].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[16].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[17].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[18].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[19].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[1].ram.r                   |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[20].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[21].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[22].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[23].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[24].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[25].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[26].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[27].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[28].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[29].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[2].ram.r                   |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[30].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[31].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[32].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[33].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[34].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[35].ram.r                  |     0.002 |
|               prim_init.ram                    |     0.002 |
|             ramloop[36].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[37].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[38].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[39].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[3].ram.r                   |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[40].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[41].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[42].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[43].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[44].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[45].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[46].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[47].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[48].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[49].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[4].ram.r                   |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[50].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[51].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[52].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[53].ram.r                  |     0.002 |
|               prim_init.ram                    |     0.002 |
|             ramloop[54].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[55].ram.r                  |     0.002 |
|               prim_init.ram                    |     0.002 |
|             ramloop[56].ram.r                  |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[5].ram.r                   |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[6].ram.r                   |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[7].ram.r                   |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[8].ram.r                   |     0.001 |
|               prim_init.ram                    |     0.001 |
|             ramloop[9].ram.r                   |     0.001 |
|               prim_init.ram                    |     0.001 |
|   Dense                                        |     0.006 |
|     W0                                         |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     W1                                         |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     W2                                         |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     W3                                         |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     W4                                         |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|   M1                                           |     0.033 |
|     U0                                         |     0.033 |
|       inst_blk_mem_gen                         |     0.033 |
|         gnbram.gnativebmg.native_blk_mem_gen   |     0.033 |
|           valid.cstr                           |     0.033 |
|             ramloop[0].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[10].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[11].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[12].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[13].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[14].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[15].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[16].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[17].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[18].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[19].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[1].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[20].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[21].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[22].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[23].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[24].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[25].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[26].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[27].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[28].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[2].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[3].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[4].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[5].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[6].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[7].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[8].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[9].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|   M2                                           |     0.026 |
|     U0                                         |     0.026 |
|       inst_blk_mem_gen                         |     0.026 |
|         gnbram.gnativebmg.native_blk_mem_gen   |     0.026 |
|           valid.cstr                           |     0.026 |
|             ramloop[0].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[10].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[11].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[12].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[13].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[14].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[15].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[16].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[17].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[18].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[19].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[1].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[20].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[21].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[22].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[23].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[24].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[25].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[26].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[27].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[28].ram.r                  |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[2].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[3].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[4].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[5].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[6].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[7].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[8].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[9].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|   M3                                           |     0.030 |
|     U0                                         |     0.030 |
|       inst_blk_mem_gen                         |     0.030 |
|         gnbram.gnativebmg.native_blk_mem_gen   |     0.030 |
|           valid.cstr                           |     0.030 |
|             ramloop[0].ram.r                   |    <0.001 |
|               prim_noinit.ram                  |    <0.001 |
|             ramloop[10].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[11].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[12].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[13].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[14].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[15].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[16].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[17].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[18].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[19].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[1].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[20].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[21].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[22].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[23].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[24].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[25].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[26].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[27].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[28].ram.r                  |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[2].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[3].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[4].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[5].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[6].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[7].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[8].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|             ramloop[9].ram.r                   |     0.001 |
|               prim_noinit.ram                  |     0.001 |
|   MPL                                          |    <0.001 |
|     MaxPoolUnit[10].ui                         |    <0.001 |
|     MaxPoolUnit[11].ui                         |    <0.001 |
|     MaxPoolUnit[12].ui                         |    <0.001 |
|     MaxPoolUnit[13].ui                         |    <0.001 |
|     MaxPoolUnit[14].ui                         |    <0.001 |
|     MaxPoolUnit[15].ui                         |    <0.001 |
|     MaxPoolUnit[16].ui                         |    <0.001 |
|     MaxPoolUnit[1].ui                          |    <0.001 |
|     MaxPoolUnit[2].ui                          |    <0.001 |
|     MaxPoolUnit[3].ui                          |    <0.001 |
|     MaxPoolUnit[4].ui                          |    <0.001 |
|     MaxPoolUnit[5].ui                          |    <0.001 |
|     MaxPoolUnit[6].ui                          |    <0.001 |
|     MaxPoolUnit[7].ui                          |    <0.001 |
|     MaxPoolUnit[8].ui                          |    <0.001 |
|     MaxPoolUnit[9].ui                          |    <0.001 |
|   R1                                           |     0.016 |
|     genblk1[10].R                              |    <0.001 |
|     genblk1[11].R                              |    <0.001 |
|     genblk1[12].R                              |    <0.001 |
|     genblk1[13].R                              |    <0.001 |
|     genblk1[14].R                              |    <0.001 |
|     genblk1[15].R                              |    <0.001 |
|     genblk1[16].R                              |    <0.001 |
|     genblk1[17].R                              |    <0.001 |
|     genblk1[18].R                              |    <0.001 |
|     genblk1[19].R                              |     0.001 |
|     genblk1[1].R                               |    <0.001 |
|     genblk1[20].R                              |    <0.001 |
|     genblk1[21].R                              |    <0.001 |
|     genblk1[22].R                              |    <0.001 |
|     genblk1[23].R                              |    <0.001 |
|     genblk1[24].R                              |    <0.001 |
|     genblk1[25].R                              |    <0.001 |
|     genblk1[26].R                              |    <0.001 |
|     genblk1[27].R                              |    <0.001 |
|     genblk1[28].R                              |    <0.001 |
|     genblk1[29].R                              |    <0.001 |
|     genblk1[2].R                               |    <0.001 |
|     genblk1[30].R                              |    <0.001 |
|     genblk1[31].R                              |     0.001 |
|     genblk1[32].R                              |    <0.001 |
|     genblk1[3].R                               |    <0.001 |
|     genblk1[4].R                               |    <0.001 |
|     genblk1[5].R                               |    <0.001 |
|     genblk1[6].R                               |    <0.001 |
|     genblk1[7].R                               |    <0.001 |
|     genblk1[8].R                               |    <0.001 |
|     genblk1[9].R                               |    <0.001 |
|   SysClk                                       |     0.007 |
|   instance_name                                |     0.085 |
|     inst                                       |     0.085 |
|   sample                                       |    <0.001 |
+------------------------------------------------+-----------+


