<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_axenreg.h source code [netbsd/sys/dev/usb/if_axenreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="axen_qctrl,axen_sframe_hdr "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/usb/if_axenreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>usb</a>/<a href='if_axenreg.h.html'>if_axenreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_axenreg.h,v 1.14 2019/06/18 09:34:57 mrg Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: if_axenreg.h,v 1.1 2013/10/07 05:37:41 yuo Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2013 Yojiro UO &lt;yuo@openbsd.org&gt;. All right reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> */</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="../../sys/rndsource.h.html">&lt;sys/rndsource.h&gt;</a></u></td></tr>
<tr><th id="10">10</th><td></td></tr>
<tr><th id="11">11</th><td><i>/*</i></td></tr>
<tr><th id="12">12</th><td><i> * Definitions for the ASIX Electronics AX88179 to ethernet controller.</i></td></tr>
<tr><th id="13">13</th><td><i> */</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/AXEN_PHY_ID" data-ref="_M/AXEN_PHY_ID">AXEN_PHY_ID</dfn>		0x0003</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/AXEN_MCAST_FILTER_SIZE" data-ref="_M/AXEN_MCAST_FILTER_SIZE">AXEN_MCAST_FILTER_SIZE</dfn>	8</u></td></tr>
<tr><th id="17">17</th><td><i>/* unit: KB */</i></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/AXEN_BUFSZ_LS" data-ref="_M/AXEN_BUFSZ_LS">AXEN_BUFSZ_LS</dfn>		8</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/AXEN_BUFSZ_HS" data-ref="_M/AXEN_BUFSZ_HS">AXEN_BUFSZ_HS</dfn>		16</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/AXEN_BUFSZ_SS" data-ref="_M/AXEN_BUFSZ_SS">AXEN_BUFSZ_SS</dfn>		24</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/AXEN_REV_UA1" data-ref="_M/AXEN_REV_UA1">AXEN_REV_UA1</dfn>		0</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/AXEN_REV_UA2" data-ref="_M/AXEN_REV_UA2">AXEN_REV_UA2</dfn>		1</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>/* receive header */</i></td></tr>
<tr><th id="27">27</th><td><i>/*</i></td></tr>
<tr><th id="28">28</th><td><i> *                     +-multicast/broadcast</i></td></tr>
<tr><th id="29">29</th><td><i> *                     |    +-rx_ok</i></td></tr>
<tr><th id="30">30</th><td><i> *                     |    |     ++-----L3_type (1:ipv4, 0/2:ipv6)</i></td></tr>
<tr><th id="31">31</th><td><i> *        pkt_len(13)  |    |     ||+ ++-L4_type(0: icmp, 1: UDP, 4: TCP)</i></td></tr>
<tr><th id="32">32</th><td><i> * |765|43210 76543210|7654 3210 7654 3210|</i></td></tr>
<tr><th id="33">33</th><td><i> *  | +-crc_err               |+-L4_err |+-L4_CSUM_ERR</i></td></tr>
<tr><th id="34">34</th><td><i> *  +--drop_err                +--L3_err +--L3_CSUM_ERR</i></td></tr>
<tr><th id="35">35</th><td><i> *</i></td></tr>
<tr><th id="36">36</th><td><i> * ex) pkt_hdr 0x00680820</i></td></tr>
<tr><th id="37">37</th><td><i> *      drop_err, crc_err: none</i></td></tr>
<tr><th id="38">38</th><td><i> *      pkt_length = 104 byte</i></td></tr>
<tr><th id="39">39</th><td><i> *      0x0820 = 0000 1000 0010 0000  =&gt; ipv4 icmp</i></td></tr>
<tr><th id="40">40</th><td><i> *</i></td></tr>
<tr><th id="41">41</th><td><i> * ex) pkt_hdr 0x004c8800</i></td></tr>
<tr><th id="42">42</th><td><i> *      drop_err, crc_err: none</i></td></tr>
<tr><th id="43">43</th><td><i> *      pkt_length = 76 byte</i></td></tr>
<tr><th id="44">44</th><td><i> *      0x8800 = 1000 1000 0000 0000 =&gt; ipv6 mcast icmp</i></td></tr>
<tr><th id="45">45</th><td><i> *</i></td></tr>
<tr><th id="46">46</th><td><i> *  [memo]</i></td></tr>
<tr><th id="47">47</th><td><i> *  0x0820: ipv4 icmp			0000 1000 0010 0000</i></td></tr>
<tr><th id="48">48</th><td><i> *  0x8820: ipv4 icmp (broadcast)	1000 1000 0010 0000</i></td></tr>
<tr><th id="49">49</th><td><i> *  0x0824: ipv4 udp (nping)		0000 1000 0010 0100</i></td></tr>
<tr><th id="50">50</th><td><i> *  0x0830: ipv4 tcp (ssh)		0000 1000 0011 0000</i></td></tr>
<tr><th id="51">51</th><td><i> *</i></td></tr>
<tr><th id="52">52</th><td><i> *  0x0800: ipv6 icmp			0000 1000 0000 0000</i></td></tr>
<tr><th id="53">53</th><td><i> *  0x8800: ipv6 icmp (multicast)	1000 1000 0000 0000</i></td></tr>
<tr><th id="54">54</th><td><i> *  0x8844: ipv6 UDP/MDNS mcast		1000 1000 0100 0100</i></td></tr>
<tr><th id="55">55</th><td><i> *  0x0850: ipv6 tcp (ssh)		0000 1000 0101 0000</i></td></tr>
<tr><th id="56">56</th><td><i> */</i></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/AXEN_RXHDR_DROP_ERR" data-ref="_M/AXEN_RXHDR_DROP_ERR">AXEN_RXHDR_DROP_ERR</dfn>	(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/AXEN_RXHDR_CRC_ERR" data-ref="_M/AXEN_RXHDR_CRC_ERR">AXEN_RXHDR_CRC_ERR</dfn>	(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/AXEN_RXHDR_MCAST" data-ref="_M/AXEN_RXHDR_MCAST">AXEN_RXHDR_MCAST</dfn>	(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/AXEN_RXHDR_RX_OK" data-ref="_M/AXEN_RXHDR_RX_OK">AXEN_RXHDR_RX_OK</dfn>	(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/AXEN_RXHDR_L3_ERR" data-ref="_M/AXEN_RXHDR_L3_ERR">AXEN_RXHDR_L3_ERR</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/AXEN_RXHDR_L4_ERR" data-ref="_M/AXEN_RXHDR_L4_ERR">AXEN_RXHDR_L4_ERR</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/AXEN_RXHDR_L3CSUM_ERR" data-ref="_M/AXEN_RXHDR_L3CSUM_ERR">AXEN_RXHDR_L3CSUM_ERR</dfn> 	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/AXEN_RXHDR_L4CSUM_ERR" data-ref="_M/AXEN_RXHDR_L4CSUM_ERR">AXEN_RXHDR_L4CSUM_ERR</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/* L4 packet type (3bit) */</i></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/AXEN_RXHDR_L4_TYPE_MASK" data-ref="_M/AXEN_RXHDR_L4_TYPE_MASK">AXEN_RXHDR_L4_TYPE_MASK</dfn>	0x0000001c</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/AXEN_RXHDR_L4_TYPE_OFFSET" data-ref="_M/AXEN_RXHDR_L4_TYPE_OFFSET">AXEN_RXHDR_L4_TYPE_OFFSET</dfn>	2</u></td></tr>
<tr><th id="70">70</th><td><u>#define   <dfn class="macro" id="_M/AXEN_RXHDR_L4_TYPE_ICMP" data-ref="_M/AXEN_RXHDR_L4_TYPE_ICMP">AXEN_RXHDR_L4_TYPE_ICMP</dfn>	0x0</u></td></tr>
<tr><th id="71">71</th><td><u>#define   <dfn class="macro" id="_M/AXEN_RXHDR_L4_TYPE_UDP" data-ref="_M/AXEN_RXHDR_L4_TYPE_UDP">AXEN_RXHDR_L4_TYPE_UDP</dfn>	0x1</u></td></tr>
<tr><th id="72">72</th><td><u>#define   <dfn class="macro" id="_M/AXEN_RXHDR_L4_TYPE_TCP" data-ref="_M/AXEN_RXHDR_L4_TYPE_TCP">AXEN_RXHDR_L4_TYPE_TCP</dfn>	0x4</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/* L3 packet type (2bit) */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/AXEN_RXHDR_L3_TYPE_MASK" data-ref="_M/AXEN_RXHDR_L3_TYPE_MASK">AXEN_RXHDR_L3_TYPE_MASK</dfn>	0x00000060</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/AXEN_RXHDR_L3_TYPE_OFFSET" data-ref="_M/AXEN_RXHDR_L3_TYPE_OFFSET">AXEN_RXHDR_L3_TYPE_OFFSET</dfn>	5</u></td></tr>
<tr><th id="77">77</th><td><u>#define   <dfn class="macro" id="_M/AXEN_RXHDR_L3_TYPE_UNDEF" data-ref="_M/AXEN_RXHDR_L3_TYPE_UNDEF">AXEN_RXHDR_L3_TYPE_UNDEF</dfn>	0x0</u></td></tr>
<tr><th id="78">78</th><td><u>#define   <dfn class="macro" id="_M/AXEN_RXHDR_L3_TYPE_IPV4" data-ref="_M/AXEN_RXHDR_L3_TYPE_IPV4">AXEN_RXHDR_L3_TYPE_IPV4</dfn>	0x1</u></td></tr>
<tr><th id="79">79</th><td><u>#define   <dfn class="macro" id="_M/AXEN_RXHDR_L3_TYPE_IPV6" data-ref="_M/AXEN_RXHDR_L3_TYPE_IPV6">AXEN_RXHDR_L3_TYPE_IPV6</dfn>	0x2</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/*</i></td></tr>
<tr><th id="82">82</th><td><i> * commands</i></td></tr>
<tr><th id="83">83</th><td><i> */</i></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/AXEN_CMD_LEN" data-ref="_M/AXEN_CMD_LEN">AXEN_CMD_LEN</dfn>(x)	(((x) &amp; 0xF000) &gt;&gt; 12)</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/AXEN_CMD_DIR" data-ref="_M/AXEN_CMD_DIR">AXEN_CMD_DIR</dfn>(x)	(((x) &amp; 0x0F00) &gt;&gt; 8)</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/AXEN_CMD_CMD" data-ref="_M/AXEN_CMD_CMD">AXEN_CMD_CMD</dfn>(x)	 ((x) &amp; 0x00FF)</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><i>/* ---MAC--- */</i></td></tr>
<tr><th id="89">89</th><td><i>/*   1byte cmd   */</i></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/AXEN_CMD_MAC_READ" data-ref="_M/AXEN_CMD_MAC_READ">AXEN_CMD_MAC_READ</dfn>			0x1001</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/AXEN_CMD_MAC_WRITE" data-ref="_M/AXEN_CMD_MAC_WRITE">AXEN_CMD_MAC_WRITE</dfn>			0x1101</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define   <dfn class="macro" id="_M/AXEN_USB_UPLINK" data-ref="_M/AXEN_USB_UPLINK">AXEN_USB_UPLINK</dfn>			0x02</u></td></tr>
<tr><th id="94">94</th><td><u>#define     <dfn class="macro" id="_M/AXEN_USB_FS" data-ref="_M/AXEN_USB_FS">AXEN_USB_FS</dfn>				  0x01</u></td></tr>
<tr><th id="95">95</th><td><u>#define     <dfn class="macro" id="_M/AXEN_USB_HS" data-ref="_M/AXEN_USB_HS">AXEN_USB_HS</dfn>				  0x02</u></td></tr>
<tr><th id="96">96</th><td><u>#define     <dfn class="macro" id="_M/AXEN_USB_SS" data-ref="_M/AXEN_USB_SS">AXEN_USB_SS</dfn>				  0x04</u></td></tr>
<tr><th id="97">97</th><td><u>#define   <dfn class="macro" id="_M/AXEN_GENERAL_STATUS" data-ref="_M/AXEN_GENERAL_STATUS">AXEN_GENERAL_STATUS</dfn>			0x03</u></td></tr>
<tr><th id="98">98</th><td><u>#define     <dfn class="macro" id="_M/AXEN_GENERAL_STATUS_MASK" data-ref="_M/AXEN_GENERAL_STATUS_MASK">AXEN_GENERAL_STATUS_MASK</dfn>		  0x4</u></td></tr>
<tr><th id="99">99</th><td><u>#define     <dfn class="macro" id="_M/AXEN_REV0" data-ref="_M/AXEN_REV0">AXEN_REV0</dfn>				  0x0</u></td></tr>
<tr><th id="100">100</th><td><u>#define     <dfn class="macro" id="_M/AXEN_REV1" data-ref="_M/AXEN_REV1">AXEN_REV1</dfn>				  0x4</u></td></tr>
<tr><th id="101">101</th><td><u>#define   <dfn class="macro" id="_M/AXEN_UNK_05" data-ref="_M/AXEN_UNK_05">AXEN_UNK_05</dfn>				0x05</u></td></tr>
<tr><th id="102">102</th><td><u>#define   <dfn class="macro" id="_M/AXEN_MAC_EEPROM_ADDR" data-ref="_M/AXEN_MAC_EEPROM_ADDR">AXEN_MAC_EEPROM_ADDR</dfn>			0x07</u></td></tr>
<tr><th id="103">103</th><td><u>#define   <dfn class="macro" id="_M/AXEN_MAC_EEPROM_READ" data-ref="_M/AXEN_MAC_EEPROM_READ">AXEN_MAC_EEPROM_READ</dfn>			0x08</u></td></tr>
<tr><th id="104">104</th><td><u>#define   <dfn class="macro" id="_M/AXEN_MAC_EEPROM_CMD" data-ref="_M/AXEN_MAC_EEPROM_CMD">AXEN_MAC_EEPROM_CMD</dfn>			0x0a</u></td></tr>
<tr><th id="105">105</th><td><u>#define     <dfn class="macro" id="_M/AXEN_EEPROM_READ" data-ref="_M/AXEN_EEPROM_READ">AXEN_EEPROM_READ</dfn>			  0x04</u></td></tr>
<tr><th id="106">106</th><td><u>#define     <dfn class="macro" id="_M/AXEN_EEPROM_WRITE" data-ref="_M/AXEN_EEPROM_WRITE">AXEN_EEPROM_WRITE</dfn>			  0x08</u></td></tr>
<tr><th id="107">107</th><td><u>#define     <dfn class="macro" id="_M/AXEN_EEPROM_BUSY" data-ref="_M/AXEN_EEPROM_BUSY">AXEN_EEPROM_BUSY</dfn>			  0x10</u></td></tr>
<tr><th id="108">108</th><td><u>#define   <dfn class="macro" id="_M/AXEN_MONITOR_MODE" data-ref="_M/AXEN_MONITOR_MODE">AXEN_MONITOR_MODE</dfn>			0x24</u></td></tr>
<tr><th id="109">109</th><td><u>#define     <dfn class="macro" id="_M/AXEN_MONITOR_NONE" data-ref="_M/AXEN_MONITOR_NONE">AXEN_MONITOR_NONE</dfn>			  0x00</u></td></tr>
<tr><th id="110">110</th><td><u>#define     <dfn class="macro" id="_M/AXEN_MONITOR_RWLC" data-ref="_M/AXEN_MONITOR_RWLC">AXEN_MONITOR_RWLC</dfn>			  0x02</u></td></tr>
<tr><th id="111">111</th><td><u>#define     <dfn class="macro" id="_M/AXEN_MONITOR_RWMP" data-ref="_M/AXEN_MONITOR_RWMP">AXEN_MONITOR_RWMP</dfn>			  0x04</u></td></tr>
<tr><th id="112">112</th><td><u>#define     <dfn class="macro" id="_M/AXEN_MONITOR_RWWF" data-ref="_M/AXEN_MONITOR_RWWF">AXEN_MONITOR_RWWF</dfn>			  0x08</u></td></tr>
<tr><th id="113">113</th><td><u>#define     <dfn class="macro" id="_M/AXEN_MONITOR_RW_FLAG" data-ref="_M/AXEN_MONITOR_RW_FLAG">AXEN_MONITOR_RW_FLAG</dfn>		  0x10</u></td></tr>
<tr><th id="114">114</th><td><u>#define     <dfn class="macro" id="_M/AXEN_MONITOR_PMEPOL" data-ref="_M/AXEN_MONITOR_PMEPOL">AXEN_MONITOR_PMEPOL</dfn>			  0x20</u></td></tr>
<tr><th id="115">115</th><td><u>#define     <dfn class="macro" id="_M/AXEN_MONITOR_PMETYPE" data-ref="_M/AXEN_MONITOR_PMETYPE">AXEN_MONITOR_PMETYPE</dfn>		  0x40</u></td></tr>
<tr><th id="116">116</th><td><u>#define   <dfn class="macro" id="_M/AXEN_UNK_28" data-ref="_M/AXEN_UNK_28">AXEN_UNK_28</dfn>				0x28</u></td></tr>
<tr><th id="117">117</th><td><u>#define   <dfn class="macro" id="_M/AXEN_PHYCLK" data-ref="_M/AXEN_PHYCLK">AXEN_PHYCLK</dfn>				0x33</u></td></tr>
<tr><th id="118">118</th><td><u>#define     <dfn class="macro" id="_M/AXEN_PHYCLK_BCS" data-ref="_M/AXEN_PHYCLK_BCS">AXEN_PHYCLK_BCS</dfn>			  0x01</u></td></tr>
<tr><th id="119">119</th><td><u>#define     <dfn class="macro" id="_M/AXEN_PHYCLK_ACS" data-ref="_M/AXEN_PHYCLK_ACS">AXEN_PHYCLK_ACS</dfn>			  0x02</u></td></tr>
<tr><th id="120">120</th><td><u>#define     <dfn class="macro" id="_M/AXEN_PHYCLK_ULR" data-ref="_M/AXEN_PHYCLK_ULR">AXEN_PHYCLK_ULR</dfn>			  0x08</u></td></tr>
<tr><th id="121">121</th><td><u>#define     <dfn class="macro" id="_M/AXEN_PHYCLK_ACSREQ" data-ref="_M/AXEN_PHYCLK_ACSREQ">AXEN_PHYCLK_ACSREQ</dfn>			  0x10</u></td></tr>
<tr><th id="122">122</th><td><u>#define   <dfn class="macro" id="_M/AXEN_RX_COE" data-ref="_M/AXEN_RX_COE">AXEN_RX_COE</dfn>				0x34</u></td></tr>
<tr><th id="123">123</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_RXCOE_OFF" data-ref="_M/AXEN_RXCOE_OFF">AXEN_RXCOE_OFF</dfn>			  0x00</u></td></tr>
<tr><th id="124">124</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_RXCOE_IPv4" data-ref="_M/AXEN_RXCOE_IPv4">AXEN_RXCOE_IPv4</dfn>			  0x01</u></td></tr>
<tr><th id="125">125</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_RXCOE_TCPv4" data-ref="_M/AXEN_RXCOE_TCPv4">AXEN_RXCOE_TCPv4</dfn>			  0x02</u></td></tr>
<tr><th id="126">126</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_RXCOE_UDPv4" data-ref="_M/AXEN_RXCOE_UDPv4">AXEN_RXCOE_UDPv4</dfn>			  0x04</u></td></tr>
<tr><th id="127">127</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_RXCOE_ICMP" data-ref="_M/AXEN_RXCOE_ICMP">AXEN_RXCOE_ICMP</dfn>			  0x08</u></td></tr>
<tr><th id="128">128</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_RXCOE_IGMP" data-ref="_M/AXEN_RXCOE_IGMP">AXEN_RXCOE_IGMP</dfn>			  0x10</u></td></tr>
<tr><th id="129">129</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_RXCOE_TCPv6" data-ref="_M/AXEN_RXCOE_TCPv6">AXEN_RXCOE_TCPv6</dfn>			  0x20</u></td></tr>
<tr><th id="130">130</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_RXCOE_UDPv6" data-ref="_M/AXEN_RXCOE_UDPv6">AXEN_RXCOE_UDPv6</dfn>			  0x40</u></td></tr>
<tr><th id="131">131</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_RXCOE_ICMPv6" data-ref="_M/AXEN_RXCOE_ICMPv6">AXEN_RXCOE_ICMPv6</dfn>			  0x80</u></td></tr>
<tr><th id="132">132</th><td><u>#define   <dfn class="macro" id="_M/AXEN_TX_COE" data-ref="_M/AXEN_TX_COE">AXEN_TX_COE</dfn>				0x35</u></td></tr>
<tr><th id="133">133</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_TXCOE_OFF" data-ref="_M/AXEN_TXCOE_OFF">AXEN_TXCOE_OFF</dfn>			  0x00</u></td></tr>
<tr><th id="134">134</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_TXCOE_IPv4" data-ref="_M/AXEN_TXCOE_IPv4">AXEN_TXCOE_IPv4</dfn>			  0x01</u></td></tr>
<tr><th id="135">135</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_TXCOE_TCPv4" data-ref="_M/AXEN_TXCOE_TCPv4">AXEN_TXCOE_TCPv4</dfn>			  0x02</u></td></tr>
<tr><th id="136">136</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_TXCOE_UDPv4" data-ref="_M/AXEN_TXCOE_UDPv4">AXEN_TXCOE_UDPv4</dfn>			  0x04</u></td></tr>
<tr><th id="137">137</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_TXCOE_ICMP" data-ref="_M/AXEN_TXCOE_ICMP">AXEN_TXCOE_ICMP</dfn>			  0x08</u></td></tr>
<tr><th id="138">138</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_TXCOE_IGMP" data-ref="_M/AXEN_TXCOE_IGMP">AXEN_TXCOE_IGMP</dfn>			  0x10</u></td></tr>
<tr><th id="139">139</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_TXCOE_TCPv6" data-ref="_M/AXEN_TXCOE_TCPv6">AXEN_TXCOE_TCPv6</dfn>			  0x20</u></td></tr>
<tr><th id="140">140</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_TXCOE_UDPv6" data-ref="_M/AXEN_TXCOE_UDPv6">AXEN_TXCOE_UDPv6</dfn>			  0x40</u></td></tr>
<tr><th id="141">141</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_TXCOE_ICMPv6" data-ref="_M/AXEN_TXCOE_ICMPv6">AXEN_TXCOE_ICMPv6</dfn>			  0x80</u></td></tr>
<tr><th id="142">142</th><td><u>#define   <dfn class="macro" id="_M/AXEN_PAUSE_HIGH_WATERMARK" data-ref="_M/AXEN_PAUSE_HIGH_WATERMARK">AXEN_PAUSE_HIGH_WATERMARK</dfn>		0x54</u></td></tr>
<tr><th id="143">143</th><td><u>#define   <dfn class="macro" id="_M/AXEN_PAUSE_LOW_WATERMARK" data-ref="_M/AXEN_PAUSE_LOW_WATERMARK">AXEN_PAUSE_LOW_WATERMARK</dfn>		0x55</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><i>/*   2byte cmd   */</i></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/AXEN_CMD_MAC_READ2" data-ref="_M/AXEN_CMD_MAC_READ2">AXEN_CMD_MAC_READ2</dfn>			0x2001</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/AXEN_CMD_MAC_WRITE2" data-ref="_M/AXEN_CMD_MAC_WRITE2">AXEN_CMD_MAC_WRITE2</dfn>			0x2101</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define   <dfn class="macro" id="_M/AXEN_MAC_RXCTL" data-ref="_M/AXEN_MAC_RXCTL">AXEN_MAC_RXCTL</dfn>			0x0b</u></td></tr>
<tr><th id="151">151</th><td><u>#define     <dfn class="macro" id="_M/AXEN_RXCTL_STOP" data-ref="_M/AXEN_RXCTL_STOP">AXEN_RXCTL_STOP</dfn>			  0x0000</u></td></tr>
<tr><th id="152">152</th><td><u>#define     <dfn class="macro" id="_M/AXEN_RXCTL_PROMISC" data-ref="_M/AXEN_RXCTL_PROMISC">AXEN_RXCTL_PROMISC</dfn>			  0x0001</u></td></tr>
<tr><th id="153">153</th><td><u>#define     <dfn class="macro" id="_M/AXEN_RXCTL_ACPT_ALL_MCAST" data-ref="_M/AXEN_RXCTL_ACPT_ALL_MCAST">AXEN_RXCTL_ACPT_ALL_MCAST</dfn>		  0x0002</u></td></tr>
<tr><th id="154">154</th><td><u>#define     <dfn class="macro" id="_M/AXEN_RXCTL_HA8B" data-ref="_M/AXEN_RXCTL_HA8B">AXEN_RXCTL_HA8B</dfn>			  0x0004</u></td></tr>
<tr><th id="155">155</th><td><u>#define     <dfn class="macro" id="_M/AXEN_RXCTL_AUTOB" data-ref="_M/AXEN_RXCTL_AUTOB">AXEN_RXCTL_AUTOB</dfn>			  0x0008</u></td></tr>
<tr><th id="156">156</th><td><u>#define     <dfn class="macro" id="_M/AXEN_RXCTL_ACPT_MCAST" data-ref="_M/AXEN_RXCTL_ACPT_MCAST">AXEN_RXCTL_ACPT_MCAST</dfn>		  0x0010</u></td></tr>
<tr><th id="157">157</th><td><u>#define     <dfn class="macro" id="_M/AXEN_RXCTL_ACPT_PHY_MCAST" data-ref="_M/AXEN_RXCTL_ACPT_PHY_MCAST">AXEN_RXCTL_ACPT_PHY_MCAST</dfn>		  0x0020</u></td></tr>
<tr><th id="158">158</th><td><u>#define     <dfn class="macro" id="_M/AXEN_RXCTL_START" data-ref="_M/AXEN_RXCTL_START">AXEN_RXCTL_START</dfn>			  0x0080</u></td></tr>
<tr><th id="159">159</th><td><u>#define     <dfn class="macro" id="_M/AXEN_RXCTL_DROPCRCERR" data-ref="_M/AXEN_RXCTL_DROPCRCERR">AXEN_RXCTL_DROPCRCERR</dfn>		  0x0100</u></td></tr>
<tr><th id="160">160</th><td><u>#define     <dfn class="macro" id="_M/AXEN_RXCTL_IPE" data-ref="_M/AXEN_RXCTL_IPE">AXEN_RXCTL_IPE</dfn>			  0x0200</u></td></tr>
<tr><th id="161">161</th><td><u>#define     <dfn class="macro" id="_M/AXEN_RXCTL_TXPADCRC" data-ref="_M/AXEN_RXCTL_TXPADCRC">AXEN_RXCTL_TXPADCRC</dfn>			  0x0400</u></td></tr>
<tr><th id="162">162</th><td><u>#define   <dfn class="macro" id="_M/AXEN_MEDIUM_STATUS" data-ref="_M/AXEN_MEDIUM_STATUS">AXEN_MEDIUM_STATUS</dfn>			0x22</u></td></tr>
<tr><th id="163">163</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_MEDIUM_NONE" data-ref="_M/AXEN_MEDIUM_NONE">AXEN_MEDIUM_NONE</dfn>			  0x0000</u></td></tr>
<tr><th id="164">164</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_MEDIUM_GIGA" data-ref="_M/AXEN_MEDIUM_GIGA">AXEN_MEDIUM_GIGA</dfn>			  0x0001</u></td></tr>
<tr><th id="165">165</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_MEDIUM_FDX" data-ref="_M/AXEN_MEDIUM_FDX">AXEN_MEDIUM_FDX</dfn>			  0x0002</u></td></tr>
<tr><th id="166">166</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_MEDIUM_ALWAYS_ONE" data-ref="_M/AXEN_MEDIUM_ALWAYS_ONE">AXEN_MEDIUM_ALWAYS_ONE</dfn>		  0x0004</u></td></tr>
<tr><th id="167">167</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_MEDIUM_EN_125MHZ" data-ref="_M/AXEN_MEDIUM_EN_125MHZ">AXEN_MEDIUM_EN_125MHZ</dfn>		  0x0008</u></td></tr>
<tr><th id="168">168</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_MEDIUM_RXFLOW_CTRL_EN" data-ref="_M/AXEN_MEDIUM_RXFLOW_CTRL_EN">AXEN_MEDIUM_RXFLOW_CTRL_EN</dfn>		  0x0010</u></td></tr>
<tr><th id="169">169</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_MEDIUM_TXFLOW_CTRL_EN" data-ref="_M/AXEN_MEDIUM_TXFLOW_CTRL_EN">AXEN_MEDIUM_TXFLOW_CTRL_EN</dfn>		  0x0020</u></td></tr>
<tr><th id="170">170</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_MEDIUM_RECV_EN" data-ref="_M/AXEN_MEDIUM_RECV_EN">AXEN_MEDIUM_RECV_EN</dfn>			  0x0100</u></td></tr>
<tr><th id="171">171</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_MEDIUM_PS" data-ref="_M/AXEN_MEDIUM_PS">AXEN_MEDIUM_PS</dfn>			  0x0200</u></td></tr>
<tr><th id="172">172</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_MEDIUM_JUMBO_EN" data-ref="_M/AXEN_MEDIUM_JUMBO_EN">AXEN_MEDIUM_JUMBO_EN</dfn>		  0x8040</u></td></tr>
<tr><th id="173">173</th><td><u>#define   <dfn class="macro" id="_M/AXEN_PHYPWR_RSTCTL" data-ref="_M/AXEN_PHYPWR_RSTCTL">AXEN_PHYPWR_RSTCTL</dfn>			0x26</u></td></tr>
<tr><th id="174">174</th><td><u>#define     <dfn class="macro" id="_M/AXEN_PHYPWR_RSTCTL_BZ" data-ref="_M/AXEN_PHYPWR_RSTCTL_BZ">AXEN_PHYPWR_RSTCTL_BZ</dfn>		  0x0010</u></td></tr>
<tr><th id="175">175</th><td><u>#define     <dfn class="macro" id="_M/AXEN_PHYPWR_RSTCTL_IPRL" data-ref="_M/AXEN_PHYPWR_RSTCTL_IPRL">AXEN_PHYPWR_RSTCTL_IPRL</dfn>		  0x0020</u></td></tr>
<tr><th id="176">176</th><td><u>#define     <dfn class="macro" id="_M/AXEN_PHYPWR_RSTCTL_AUTODETACH" data-ref="_M/AXEN_PHYPWR_RSTCTL_AUTODETACH">AXEN_PHYPWR_RSTCTL_AUTODETACH</dfn>	  0x1000</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/AXEN_CMD_EEPROM_READ" data-ref="_M/AXEN_CMD_EEPROM_READ">AXEN_CMD_EEPROM_READ</dfn>			0x2004</u></td></tr>
<tr><th id="179">179</th><td><u>#define	    <dfn class="macro" id="_M/AXEN_EEPROM_STAT" data-ref="_M/AXEN_EEPROM_STAT">AXEN_EEPROM_STAT</dfn>			  0x43</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i>/*   5byte cmd   */</i></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/AXEN_CMD_MAC_SET_RXSR" data-ref="_M/AXEN_CMD_MAC_SET_RXSR">AXEN_CMD_MAC_SET_RXSR</dfn>			0x5101</u></td></tr>
<tr><th id="183">183</th><td><u>#define   <dfn class="macro" id="_M/AXEN_RX_BULKIN_QCTRL" data-ref="_M/AXEN_RX_BULKIN_QCTRL">AXEN_RX_BULKIN_QCTRL</dfn>			  0x2e</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>/*   6byte cmd   */</i></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/AXEN_CMD_MAC_READ_ETHER" data-ref="_M/AXEN_CMD_MAC_READ_ETHER">AXEN_CMD_MAC_READ_ETHER</dfn>			0x6001</u></td></tr>
<tr><th id="187">187</th><td><u>#define   <dfn class="macro" id="_M/AXEN_CMD_MAC_NODE_ID" data-ref="_M/AXEN_CMD_MAC_NODE_ID">AXEN_CMD_MAC_NODE_ID</dfn>			  0x10</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i>/*   8byte cmd   */</i></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/AXEN_CMD_MAC_READ_FILTER" data-ref="_M/AXEN_CMD_MAC_READ_FILTER">AXEN_CMD_MAC_READ_FILTER</dfn>		0x8001</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/AXEN_CMD_MAC_WRITE_FILTER" data-ref="_M/AXEN_CMD_MAC_WRITE_FILTER">AXEN_CMD_MAC_WRITE_FILTER</dfn>		0x8101</u></td></tr>
<tr><th id="192">192</th><td><u>#define   <dfn class="macro" id="_M/AXEN_FILTER_MULTI" data-ref="_M/AXEN_FILTER_MULTI">AXEN_FILTER_MULTI</dfn>		 	  0x16</u></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><i>/* ---PHY--- */</i></td></tr>
<tr><th id="195">195</th><td><i>/*   2byte cmd   */</i></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/AXEN_CMD_MII_READ_REG" data-ref="_M/AXEN_CMD_MII_READ_REG">AXEN_CMD_MII_READ_REG</dfn>			0x2002</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/AXEN_CMD_MII_WRITE_REG" data-ref="_M/AXEN_CMD_MII_WRITE_REG">AXEN_CMD_MII_WRITE_REG</dfn>			0x2102</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i>/* ========= */</i></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/AXEN_GPIO0_EN" data-ref="_M/AXEN_GPIO0_EN">AXEN_GPIO0_EN</dfn>		0x01</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/AXEN_GPIO0" data-ref="_M/AXEN_GPIO0">AXEN_GPIO0</dfn>		0x02</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/AXEN_GPIO1_EN" data-ref="_M/AXEN_GPIO1_EN">AXEN_GPIO1_EN</dfn>		0x04</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/AXEN_GPIO1" data-ref="_M/AXEN_GPIO1">AXEN_GPIO1</dfn>		0x08</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/AXEN_GPIO2_EN" data-ref="_M/AXEN_GPIO2_EN">AXEN_GPIO2_EN</dfn>		0x10</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/AXEN_GPIO2" data-ref="_M/AXEN_GPIO2">AXEN_GPIO2</dfn>		0x20</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/AXEN_GPIO_RELOAD_EEPROM" data-ref="_M/AXEN_GPIO_RELOAD_EEPROM">AXEN_GPIO_RELOAD_EEPROM</dfn>	0x80</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/AXEN_TIMEOUT" data-ref="_M/AXEN_TIMEOUT">AXEN_TIMEOUT</dfn>		1000</u></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><u>#<span data-ppcond="213">ifndef</span> <span class="macro" data-ref="_M/AXEN_RX_LIST_CNT">AXEN_RX_LIST_CNT</span></u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/AXEN_RX_LIST_CNT" data-ref="_M/AXEN_RX_LIST_CNT">AXEN_RX_LIST_CNT</dfn>	4	/* 22 for SS mode in Linux driver */</u></td></tr>
<tr><th id="215">215</th><td><u>#<span data-ppcond="213">endif</span></u></td></tr>
<tr><th id="216">216</th><td><u>#<span data-ppcond="216">ifndef</span> <span class="macro" data-ref="_M/AXEN_TX_LIST_CNT">AXEN_TX_LIST_CNT</span></u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/AXEN_TX_LIST_CNT" data-ref="_M/AXEN_TX_LIST_CNT">AXEN_TX_LIST_CNT</dfn>	4	/* 60 */</u></td></tr>
<tr><th id="218">218</th><td><u>#<span data-ppcond="216">endif</span></u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/AXEN_CONFIG_NO" data-ref="_M/AXEN_CONFIG_NO">AXEN_CONFIG_NO</dfn>		1</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/AXEN_IFACE_IDX" data-ref="_M/AXEN_IFACE_IDX">AXEN_IFACE_IDX</dfn>		0</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><i>/*</i></td></tr>
<tr><th id="225">225</th><td><i> * The interrupt endpoint is currently unused</i></td></tr>
<tr><th id="226">226</th><td><i> * by the ASIX part.</i></td></tr>
<tr><th id="227">227</th><td><i> */</i></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/AXEN_ENDPT_RX" data-ref="_M/AXEN_ENDPT_RX">AXEN_ENDPT_RX</dfn>		0x0</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/AXEN_ENDPT_TX" data-ref="_M/AXEN_ENDPT_TX">AXEN_ENDPT_TX</dfn>		0x1</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/AXEN_ENDPT_INTR" data-ref="_M/AXEN_ENDPT_INTR">AXEN_ENDPT_INTR</dfn>		0x2</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/AXEN_ENDPT_MAX" data-ref="_M/AXEN_ENDPT_MAX">AXEN_ENDPT_MAX</dfn>		0x3</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><b>struct</b> <dfn class="type def" id="axen_qctrl" title='axen_qctrl' data-ref="axen_qctrl" data-ref-filename="axen_qctrl">axen_qctrl</dfn> {</td></tr>
<tr><th id="234">234</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="axen_qctrl::ctrl" title='axen_qctrl::ctrl' data-ref="axen_qctrl::ctrl" data-ref-filename="axen_qctrl..ctrl">ctrl</dfn>;</td></tr>
<tr><th id="235">235</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="axen_qctrl::timer_low" title='axen_qctrl::timer_low' data-ref="axen_qctrl::timer_low" data-ref-filename="axen_qctrl..timer_low">timer_low</dfn>;</td></tr>
<tr><th id="236">236</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="axen_qctrl::timer_high" title='axen_qctrl::timer_high' data-ref="axen_qctrl::timer_high" data-ref-filename="axen_qctrl..timer_high">timer_high</dfn>;</td></tr>
<tr><th id="237">237</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="axen_qctrl::bufsize" title='axen_qctrl::bufsize' data-ref="axen_qctrl::bufsize" data-ref-filename="axen_qctrl..bufsize">bufsize</dfn>;</td></tr>
<tr><th id="238">238</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>			<dfn class="decl field" id="axen_qctrl::ifg" title='axen_qctrl::ifg' data-ref="axen_qctrl::ifg" data-ref-filename="axen_qctrl..ifg">ifg</dfn>;</td></tr>
<tr><th id="239">239</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><b>struct</b> <dfn class="type def" id="axen_sframe_hdr" title='axen_sframe_hdr' data-ref="axen_sframe_hdr" data-ref-filename="axen_sframe_hdr">axen_sframe_hdr</dfn> {</td></tr>
<tr><th id="242">242</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="axen_sframe_hdr::plen" title='axen_sframe_hdr::plen' data-ref="axen_sframe_hdr::plen" data-ref-filename="axen_sframe_hdr..plen">plen</dfn>; <i>/* packet length */</i></td></tr>
<tr><th id="243">243</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>		<dfn class="decl field" id="axen_sframe_hdr::gso" title='axen_sframe_hdr::gso' data-ref="axen_sframe_hdr::gso" data-ref-filename="axen_sframe_hdr..gso">gso</dfn>;</td></tr>
<tr><th id="244">244</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="245">245</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_axen.c.html'>netbsd/sys/dev/usb/if_axen.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
