
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003551                       # Number of seconds simulated
sim_ticks                                  3551485167                       # Number of ticks simulated
final_tick                               533115865104                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 320836                       # Simulator instruction rate (inst/s)
host_op_rate                                   415346                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 287590                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923668                       # Number of bytes of host memory used
host_seconds                                 12349.14                       # Real time elapsed on the host
sim_insts                                  3962050207                       # Number of instructions simulated
sim_ops                                    5129159793                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       210816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       194048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        73344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       120704                       # Number of bytes read from this memory
system.physmem.bytes_read::total               605824                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       227968                       # Number of bytes written to this memory
system.physmem.bytes_written::total            227968                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1647                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1516                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          573                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          943                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4733                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1781                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1781                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       360413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59359955                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       540619                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54638550                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       576660                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20651642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       468536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33986908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               170583283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       360413                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       540619                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       576660                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       468536                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1946228                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          64189484                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               64189484                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          64189484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       360413                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59359955                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       540619                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54638550                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       576660                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20651642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       468536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33986908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              234772767                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8516752                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3104546                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2548241                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202428                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1286349                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204120                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314893                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8835                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200311                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17036026                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3104546                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519013                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3657397                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1081898                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        677699                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565108                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80376                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8411744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.335889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4754347     56.52%     56.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365003      4.34%     60.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318421      3.79%     64.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342510      4.07%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          300177      3.57%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          156295      1.86%     74.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102211      1.22%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269886      3.21%     78.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1802894     21.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8411744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364522                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.000296                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3368705                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       634802                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3476978                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55755                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        875495                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506808                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          962                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20199786                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6313                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        875495                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3536243                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         283777                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76738                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3361854                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       277629                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19513657                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          778                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        173422                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76687                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27091725                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90974538                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90974538                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10284730                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3348                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1751                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           739527                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1935072                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26159                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       386493                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18397977                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3345                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14766028                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27961                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6117992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18717164                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          149                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8411744                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.755406                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904765                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2988655     35.53%     35.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1768526     21.02%     56.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1225738     14.57%     71.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       767637      9.13%     80.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       741394      8.81%     89.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       444981      5.29%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       336124      4.00%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        73622      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65067      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8411744                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108255     69.76%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20857     13.44%     83.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26065     16.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12139315     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200645      1.36%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1580998     10.71%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       843473      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14766028                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.733763                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155182                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010509                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38126941                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24519443                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14351618                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14921210                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26386                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       705869                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227770                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        875495                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         208640                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16626                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18401322                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30903                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1935072                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007670                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1747                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11867                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          910                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122757                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237247                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14509260                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1487612                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       256766                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2308802                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057033                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            821190                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.703614                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14366207                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14351618                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9359787                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26116566                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.685105                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358385                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6162345                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204633                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7536249                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624061                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.170639                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3010913     39.95%     39.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040481     27.08%     67.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833069     11.05%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428576      5.69%     83.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       370349      4.91%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183802      2.44%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201930      2.68%     93.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       102038      1.35%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       365091      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7536249                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       365091                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25572830                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37679772                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4027                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 105008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851675                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851675                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.174157                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.174157                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65523330                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19679740                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18957780                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8516752                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3118946                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2721945                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199755                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1555505                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1488516                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226345                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6422                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3656515                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17331328                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3118946                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1714861                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3575607                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         980445                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        415166                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1802591                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80080                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8426867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.373074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.176387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4851260     57.57%     57.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179319      2.13%     59.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          326712      3.88%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          309374      3.67%     67.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          493396      5.86%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          510068      6.05%     79.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          123494      1.47%     80.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94128      1.12%     81.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1539116     18.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8426867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366213                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.034969                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3775064                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       401315                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3457705                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        13996                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        778786                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       344476                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          774                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19420536                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        778786                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3937372                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         134348                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46414                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3307742                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       222204                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18894363                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         75886                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        89601                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25142011                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86050794                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86050794                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16281604                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8860407                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2246                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1100                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           596186                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2873478                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       637062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10613                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       296126                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17877104                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2200                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15041806                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20127                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5413232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14944090                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8426867                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784982                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.835975                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2915299     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1552952     18.43%     53.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1413710     16.78%     69.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       836098      9.92%     79.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       865097     10.27%     89.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       513857      6.10%     96.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       226923      2.69%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61519      0.73%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41412      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8426867                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          59672     66.59%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19175     21.40%     87.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10759     12.01%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11824575     78.61%     78.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120239      0.80%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1101      0.01%     79.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2559114     17.01%     96.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       536777      3.57%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15041806                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766143                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              89606                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005957                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38620212                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23292592                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14554663                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15131412                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        36976                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       832372                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          154                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       155835                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        778786                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          70632                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6391                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17879308                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21797                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2873478                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       637062                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1100                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3389                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           57                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106725                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117532                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       224257                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14762485                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2458102                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       279321                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2982420                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2228782                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            524318                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.733347                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14570824                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14554663                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8947248                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21949623                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.708945                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407627                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10891860                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12401193                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5478210                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200093                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7648081                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.621478                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.311253                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3506380     45.85%     45.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1632664     21.35%     67.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       902846     11.80%     79.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       310036      4.05%     83.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       299665      3.92%     86.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       128234      1.68%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       328731      4.30%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95687      1.25%     94.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       443838      5.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7648081                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10891860                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12401193                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2522333                       # Number of memory references committed
system.switch_cpus1.commit.loads              2041106                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1938093                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10834359                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       169850                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       443838                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25083646                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36538250                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  89885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10891860                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12401193                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10891860                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.781937                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.781937                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.278875                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.278875                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68226997                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19118213                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19950858                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8516752                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3207907                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2617992                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       215361                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1361507                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1262166                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          331438                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9545                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3325678                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17430449                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3207907                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1593604                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3778898                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1121541                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        476332                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1619197                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        83330                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8485330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.541077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4706432     55.47%     55.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          310412      3.66%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          462024      5.44%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          321917      3.79%     68.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          225433      2.66%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          219891      2.59%     73.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          134484      1.58%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          284317      3.35%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1820420     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8485330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376658                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.046608                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3419789                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       500793                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3607660                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        52840                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        904242                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       539363                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20880485                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        904242                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3612345                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51596                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       173880                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3464059                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       279203                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20253288                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        115496                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        95493                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28406359                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94286020                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94286020                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17451173                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10955181                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3639                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1739                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           834497                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1860194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       948773                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11298                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       310042                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18868542                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3473                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15061202                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29803                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6312540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19324409                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8485330                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.774970                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915328                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3031050     35.72%     35.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1687741     19.89%     55.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1242680     14.65%     70.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       817746      9.64%     79.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       816059      9.62%     89.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       395158      4.66%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       349502      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        65327      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        80067      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8485330                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          81987     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16211     14.08%     85.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16909     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12597161     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189899      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1733      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1482895      9.85%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       789514      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15061202                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.768421                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             115107                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007643                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38752644                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25184597                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14641367                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15176309                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47196                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       726114                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          667                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227626                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        904242                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27467                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5013                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18872017                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65510                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1860194                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       948773                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1739                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4167                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130894                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       116974                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       247868                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14782559                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1384198                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       278643                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2154618                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2099606                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            770420                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.735704                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14647955                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14641367                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9485229                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26957019                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.719126                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351865                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10146617                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12507352                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6364684                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3468                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216928                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7581088                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.649810                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174245                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2899661     38.25%     38.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2170770     28.63%     66.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       820577     10.82%     77.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       458395      6.05%     83.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       390221      5.15%     88.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       174776      2.31%     91.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       166963      2.20%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       114099      1.51%     94.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       385626      5.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7581088                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10146617                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12507352                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1855226                       # Number of memory references committed
system.switch_cpus2.commit.loads              1134079                       # Number of loads committed
system.switch_cpus2.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1814720                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11259816                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       258693                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       385626                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26067498                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38648902                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  31422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10146617                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12507352                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10146617                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.839369                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.839369                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.191372                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.191372                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66393093                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20368166                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19184774                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3468                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8516752                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3121127                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2541934                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209580                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1326583                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1226694                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          320304                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9428                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3445704                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17049746                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3121127                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1546998                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3580162                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1073533                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        524848                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1684062                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8411235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.496558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4831073     57.44%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          192102      2.28%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          252830      3.01%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          379257      4.51%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          367221      4.37%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          278894      3.32%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          164971      1.96%     76.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          248677      2.96%     79.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1696210     20.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8411235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.366469                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.001907                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3559512                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       513874                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3450436                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27099                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        860313                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       526534                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          194                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20392301                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1069                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        860313                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3749881                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         106574                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       132573                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3282671                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       279217                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19792204                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           84                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        119984                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88301                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27588817                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92165538                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92165538                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17107784                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10481033                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4159                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2330                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           794304                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1833832                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       970338                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18868                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       325597                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18387351                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3951                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14793753                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28921                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6000359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18254535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          611                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8411235                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.758809                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897214                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2915248     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1852640     22.03%     56.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1196168     14.22%     70.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       814289      9.68%     80.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       761883      9.06%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       406593      4.83%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       300032      3.57%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        89835      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74547      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8411235                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72739     69.27%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14910     14.20%     83.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17357     16.53%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12310873     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208672      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1670      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1460638      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       811900      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14793753                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.737018                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             105006                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007098                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38132668                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24391742                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14377519                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14898759                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50190                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       704676                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          219                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246613                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        860313                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          63195                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9856                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18391307                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       127164                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1833832                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       970338                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2281                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7495                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           85                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128246                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118589                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246835                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14509794                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1375404                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       283959                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2169459                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2032022                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            794055                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.703677                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14381591                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14377519                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9235087                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25934091                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.688146                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356098                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10019133                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12314756                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6076601                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212805                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7550922                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.630894                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.152219                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2904279     38.46%     38.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2173646     28.79%     67.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       799384     10.59%     77.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459011      6.08%     83.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       381683      5.05%     88.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       190490      2.52%     91.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       186469      2.47%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80367      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       375593      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7550922                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10019133                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12314756                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1852881                       # Number of memory references committed
system.switch_cpus3.commit.loads              1129156                       # Number of loads committed
system.switch_cpus3.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1766402                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11100021                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251325                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       375593                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25566686                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37643488                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 105517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10019133                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12314756                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10019133                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.850049                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.850049                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.176403                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.176403                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65297702                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19862035                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18835767                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3340                       # number of misc regfile writes
system.l2.replacements                           4733                       # number of replacements
system.l2.tagsinuse                      32767.919341                       # Cycle average of tags in use
system.l2.total_refs                          1142630                       # Total number of references to valid blocks.
system.l2.sampled_refs                          37501                       # Sample count of references to valid blocks.
system.l2.avg_refs                          30.469321                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           707.586823                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.975472                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    840.768517                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.940543                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    794.069584                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.962504                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    294.897284                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.970692                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    500.696143                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9287.854225                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           9075.361353                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4195.696018                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           7017.140180                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021594                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.025658                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000456                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.024233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000487                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.009000                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.015280                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.283443                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.276958                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.128042                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.214146                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         8160                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3829                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2822                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4168                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   18979                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5961                       # number of Writeback hits
system.l2.Writeback_hits::total                  5961                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         8160                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3829                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2822                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4168                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18979                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         8160                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3829                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2822                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4168                       # number of overall hits
system.l2.overall_hits::total                   18979                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1647                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1516                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          573                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          942                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4732                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1647                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1516                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          573                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          943                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4733                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1647                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1516                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          573                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          943                       # number of overall misses
system.l2.overall_misses::total                  4733                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       430019                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     77055798                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       653474                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     68936505                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       720452                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     26344188                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       537562                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     42360368                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       217038366                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        63790                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         63790                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       430019                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     77055798                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       653474                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     68936505                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       720452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     26344188                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       537562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     42424158                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        217102156                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       430019                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     77055798                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       653474                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     68936505                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       720452                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     26344188                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       537562                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     42424158                       # number of overall miss cycles
system.l2.overall_miss_latency::total       217102156                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9807                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5345                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3395                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               23711                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5961                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5961                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9807                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5345                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3395                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5111                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                23712                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9807                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5345                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3395                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5111                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               23712                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.167941                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.283630                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.168778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.184344                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.199570                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.167941                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.283630                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.168778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.184504                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.199604                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.167941                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.283630                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.168778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.184504                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.199604                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43001.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 46785.548270                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 43564.933333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45472.628628                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45028.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45975.895288                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 41350.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44968.543524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45866.095943                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        63790                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        63790                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43001.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 46785.548270                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 43564.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45472.628628                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45028.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45975.895288                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 41350.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44988.502651                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45869.882950                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43001.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 46785.548270                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 43564.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45472.628628                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45028.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45975.895288                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 41350.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44988.502651                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45869.882950                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1781                       # number of writebacks
system.l2.writebacks::total                      1781                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1647                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1516                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          573                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          942                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4732                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4733                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4733                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       371522                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     67600051                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       566851                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     60148864                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       628142                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     23017426                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       463206                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     36881222                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    189677284                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        57547                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        57547                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       371522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     67600051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       566851                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     60148864                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       628142                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     23017426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       463206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     36938769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    189734831                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       371522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     67600051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       566851                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     60148864                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       628142                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     23017426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       463206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     36938769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    189734831                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.167941                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.283630                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.168778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.184344                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.199570                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.167941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.283630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.168778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.184504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.199604                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.167941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.283630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.168778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.184504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.199604                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37152.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41044.353977                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 37790.066667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39676.031662                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39258.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40170.027923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 35631.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39152.040340                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40083.956889                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        57547                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        57547                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37152.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41044.353977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 37790.066667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39676.031662                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39258.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40170.027923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 35631.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39171.547190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40087.646524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37152.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41044.353977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 37790.066667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39676.031662                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39258.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40170.027923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 35631.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39171.547190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40087.646524                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975456                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572758                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821041.378182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975456                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565097                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565097                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565097                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565097                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565097                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565097                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       514664                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       514664                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       514664                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       514664                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       514664                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       514664                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565108                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565108                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565108                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565108                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46787.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46787.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46787.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46787.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46787.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46787.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       440019                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       440019                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       440019                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       440019                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       440019                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       440019                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44001.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44001.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44001.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44001.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44001.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44001.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9807                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174471305                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10063                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17337.901719                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.762398                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.237602                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897509                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102491                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1169544                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1169544                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776682                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776682                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1659                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1659                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1946226                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1946226                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1946226                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1946226                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38013                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38013                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           10                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38023                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38023                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38023                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38023                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1078859394                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1078859394                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       279392                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       279392                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1079138786                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1079138786                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1079138786                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1079138786                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1207557                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1207557                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1659                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1984249                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1984249                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1984249                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1984249                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031479                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031479                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019162                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019162                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019162                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019162                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28381.327283                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28381.327283                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27939.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27939.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28381.211004                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28381.211004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28381.211004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28381.211004                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1723                       # number of writebacks
system.cpu0.dcache.writebacks::total             1723                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28206                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28206                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28216                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28216                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28216                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28216                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9807                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9807                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9807                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9807                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9807                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9807                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    158398156                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    158398156                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    158398156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    158398156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    158398156                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    158398156                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008121                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008121                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004942                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004942                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004942                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004942                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16151.540328                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16151.540328                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16151.540328                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16151.540328                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16151.540328                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16151.540328                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.940517                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913268565                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1684997.352399                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.940517                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023943                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868494                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1802575                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1802575                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1802575                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1802575                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1802575                       # number of overall hits
system.cpu1.icache.overall_hits::total        1802575                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       761210                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       761210                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       761210                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       761210                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       761210                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       761210                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1802591                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1802591                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1802591                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1802591                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1802591                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1802591                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47575.625000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47575.625000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47575.625000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47575.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47575.625000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47575.625000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       677498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       677498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       677498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       677498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       677498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       677498                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45166.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45166.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 45166.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45166.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 45166.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45166.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5345                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207676784                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5601                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              37078.518836                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.036965                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.963035                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.785301                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.214699                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2226354                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2226354                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479026                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479026                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1100                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1100                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2705380                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2705380                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2705380                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2705380                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        16936                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16936                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        16936                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         16936                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        16936                       # number of overall misses
system.cpu1.dcache.overall_misses::total        16936                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    618161479                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    618161479                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    618161479                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    618161479                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    618161479                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    618161479                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2243290                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2243290                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479026                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479026                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2722316                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2722316                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2722316                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2722316                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007550                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007550                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006221                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006221                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006221                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006221                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36499.851145                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36499.851145                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36499.851145                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36499.851145                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36499.851145                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36499.851145                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1114                       # number of writebacks
system.cpu1.dcache.writebacks::total             1114                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11591                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11591                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11591                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11591                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11591                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11591                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5345                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5345                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5345                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5345                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5345                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5345                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    104188189                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    104188189                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    104188189                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    104188189                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    104188189                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    104188189                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19492.645276                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19492.645276                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19492.645276                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19492.645276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19492.645276                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19492.645276                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962471                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007969744                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181752.692641                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962471                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025581                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1619179                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1619179                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1619179                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1619179                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1619179                       # number of overall hits
system.cpu2.icache.overall_hits::total        1619179                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       912616                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       912616                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       912616                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       912616                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       912616                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       912616                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1619197                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1619197                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1619197                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1619197                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1619197                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1619197                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50700.888889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50700.888889                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50700.888889                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50700.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50700.888889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50700.888889                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       761463                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       761463                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       761463                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       761463                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       761463                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       761463                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47591.437500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47591.437500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47591.437500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47591.437500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47591.437500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47591.437500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3395                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148915739                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3651                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40787.657902                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.435465                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.564535                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.837639                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.162361                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1053887                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1053887                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       717680                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        717680                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1736                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1736                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1734                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1771567                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1771567                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1771567                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1771567                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7011                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7011                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7011                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7011                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7011                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7011                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    187116765                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    187116765                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    187116765                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    187116765                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    187116765                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    187116765                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1060898                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1060898                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       717680                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       717680                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1736                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1778578                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1778578                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1778578                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1778578                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006609                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006609                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003942                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003942                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003942                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003942                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 26689.026530                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 26689.026530                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 26689.026530                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 26689.026530                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 26689.026530                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 26689.026530                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          826                       # number of writebacks
system.cpu2.dcache.writebacks::total              826                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3616                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3616                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3616                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3616                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3616                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3616                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3395                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3395                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3395                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3395                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3395                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3395                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     53184016                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     53184016                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     53184016                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     53184016                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     53184016                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     53184016                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003200                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003200                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001909                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001909                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001909                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001909                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15665.394993                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15665.394993                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15665.394993                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15665.394993                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15665.394993                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15665.394993                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970668                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004907467                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026023.118952                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970668                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1684046                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1684046                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1684046                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1684046                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1684046                       # number of overall hits
system.cpu3.icache.overall_hits::total        1684046                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       731895                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       731895                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       731895                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       731895                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       731895                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       731895                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1684062                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1684062                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1684062                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1684062                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1684062                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1684062                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 45743.437500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 45743.437500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 45743.437500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 45743.437500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 45743.437500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 45743.437500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       563048                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       563048                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       563048                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       563048                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       563048                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       563048                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 43311.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 43311.384615                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 43311.384615                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 43311.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 43311.384615                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 43311.384615                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5111                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158239343                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5367                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29483.760574                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.177394                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.822606                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883505                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116495                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1046737                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1046737                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720028                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720028                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1747                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1747                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1670                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1766765                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1766765                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1766765                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1766765                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13180                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13180                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          254                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          254                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13434                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13434                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13434                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13434                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    430648723                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    430648723                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     14255207                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     14255207                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    444903930                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    444903930                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    444903930                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    444903930                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1059917                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1059917                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720282                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720282                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1780199                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1780199                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1780199                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1780199                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012435                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012435                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000353                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000353                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007546                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007546                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007546                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007546                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 32674.409939                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32674.409939                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 56122.862205                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 56122.862205                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 33117.755695                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 33117.755695                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 33117.755695                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33117.755695                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         5240                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets         5240                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2298                       # number of writebacks
system.cpu3.dcache.writebacks::total             2298                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8070                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8070                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          253                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          253                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8323                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8323                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8323                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8323                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5110                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5110                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5111                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5111                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5111                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5111                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     82940360                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     82940360                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        64790                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        64790                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     83005150                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     83005150                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     83005150                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     83005150                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004821                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002871                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002871                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002871                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002871                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16230.990215                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16230.990215                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64790                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64790                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16240.491098                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16240.491098                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16240.491098                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16240.491098                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
