Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Mar 18 08:47:21 2019
| Host         : HERO-VI running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[10]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[11]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[12]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[13]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[14]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[15]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[16]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[17]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[18]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[19]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[1]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[20]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[21]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[22]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[23]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[24]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[25]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[26]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[2]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[3]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[4]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[5]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[6]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[7]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[8]/Q (HIGH)

 There are 1674 register/latch pins with no clock driven by root clock pin: divider/counter_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: riscv/ctrl/register_control_reg[15]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[12]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[13]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[14]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[20]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[21]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[30]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: riscv/decode/O_data_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: riscv/pc/O_address_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5127 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.585        0.000                      0                   54        0.265        0.000                      0                   54        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.585        0.000                      0                   54        0.265        0.000                      0                   54        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.766ns (20.004%)  route 3.063ns (79.996%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.614     5.216    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  divider/counter_reg[17]/Q
                         net (fo=2, routed)           0.866     6.600    divider/counter_reg[17]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  divider/O_clk_INST_0_i_4/O
                         net (fo=2, routed)           1.031     7.755    divider/O_clk_INST_0_i_4_n_1
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  divider/counter[0]_i_1/O
                         net (fo=27, routed)          1.167     9.046    divider/clear
    SLICE_X42Y115        FDRE                                         r  divider/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.493    14.915    divider/I_clk
    SLICE_X42Y115        FDRE                                         r  divider/counter_reg[24]/C
                         clock pessimism              0.275    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X42Y115        FDRE (Setup_fdre_C_R)       -0.524    14.631    divider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.766ns (20.004%)  route 3.063ns (79.996%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.614     5.216    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  divider/counter_reg[17]/Q
                         net (fo=2, routed)           0.866     6.600    divider/counter_reg[17]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  divider/O_clk_INST_0_i_4/O
                         net (fo=2, routed)           1.031     7.755    divider/O_clk_INST_0_i_4_n_1
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  divider/counter[0]_i_1/O
                         net (fo=27, routed)          1.167     9.046    divider/clear
    SLICE_X42Y115        FDRE                                         r  divider/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.493    14.915    divider/I_clk
    SLICE_X42Y115        FDRE                                         r  divider/counter_reg[25]/C
                         clock pessimism              0.275    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X42Y115        FDRE (Setup_fdre_C_R)       -0.524    14.631    divider/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.585ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.766ns (20.004%)  route 3.063ns (79.996%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.614     5.216    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  divider/counter_reg[17]/Q
                         net (fo=2, routed)           0.866     6.600    divider/counter_reg[17]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  divider/O_clk_INST_0_i_4/O
                         net (fo=2, routed)           1.031     7.755    divider/O_clk_INST_0_i_4_n_1
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  divider/counter[0]_i_1/O
                         net (fo=27, routed)          1.167     9.046    divider/clear
    SLICE_X42Y115        FDRE                                         r  divider/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.493    14.915    divider/I_clk
    SLICE_X42Y115        FDRE                                         r  divider/counter_reg[26]/C
                         clock pessimism              0.275    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X42Y115        FDRE (Setup_fdre_C_R)       -0.524    14.631    divider/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  5.585    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.766ns (20.754%)  route 2.925ns (79.246%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.614     5.216    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  divider/counter_reg[17]/Q
                         net (fo=2, routed)           0.866     6.600    divider/counter_reg[17]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  divider/O_clk_INST_0_i_4/O
                         net (fo=2, routed)           1.031     7.755    divider/O_clk_INST_0_i_4_n_1
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  divider/counter[0]_i_1/O
                         net (fo=27, routed)          1.028     8.907    divider/clear
    SLICE_X42Y114        FDRE                                         r  divider/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.494    14.916    divider/I_clk
    SLICE_X42Y114        FDRE                                         r  divider/counter_reg[20]/C
                         clock pessimism              0.275    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X42Y114        FDRE (Setup_fdre_C_R)       -0.524    14.632    divider/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.766ns (20.754%)  route 2.925ns (79.246%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.614     5.216    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  divider/counter_reg[17]/Q
                         net (fo=2, routed)           0.866     6.600    divider/counter_reg[17]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  divider/O_clk_INST_0_i_4/O
                         net (fo=2, routed)           1.031     7.755    divider/O_clk_INST_0_i_4_n_1
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  divider/counter[0]_i_1/O
                         net (fo=27, routed)          1.028     8.907    divider/clear
    SLICE_X42Y114        FDRE                                         r  divider/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.494    14.916    divider/I_clk
    SLICE_X42Y114        FDRE                                         r  divider/counter_reg[21]/C
                         clock pessimism              0.275    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X42Y114        FDRE (Setup_fdre_C_R)       -0.524    14.632    divider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.766ns (20.754%)  route 2.925ns (79.246%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.614     5.216    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  divider/counter_reg[17]/Q
                         net (fo=2, routed)           0.866     6.600    divider/counter_reg[17]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  divider/O_clk_INST_0_i_4/O
                         net (fo=2, routed)           1.031     7.755    divider/O_clk_INST_0_i_4_n_1
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  divider/counter[0]_i_1/O
                         net (fo=27, routed)          1.028     8.907    divider/clear
    SLICE_X42Y114        FDRE                                         r  divider/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.494    14.916    divider/I_clk
    SLICE_X42Y114        FDRE                                         r  divider/counter_reg[22]/C
                         clock pessimism              0.275    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X42Y114        FDRE (Setup_fdre_C_R)       -0.524    14.632    divider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.766ns (20.754%)  route 2.925ns (79.246%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.614     5.216    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  divider/counter_reg[17]/Q
                         net (fo=2, routed)           0.866     6.600    divider/counter_reg[17]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  divider/O_clk_INST_0_i_4/O
                         net (fo=2, routed)           1.031     7.755    divider/O_clk_INST_0_i_4_n_1
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  divider/counter[0]_i_1/O
                         net (fo=27, routed)          1.028     8.907    divider/clear
    SLICE_X42Y114        FDRE                                         r  divider/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.494    14.916    divider/I_clk
    SLICE_X42Y114        FDRE                                         r  divider/counter_reg[23]/C
                         clock pessimism              0.275    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X42Y114        FDRE (Setup_fdre_C_R)       -0.524    14.632    divider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.766ns (21.622%)  route 2.777ns (78.378%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.614     5.216    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  divider/counter_reg[17]/Q
                         net (fo=2, routed)           0.866     6.600    divider/counter_reg[17]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  divider/O_clk_INST_0_i_4/O
                         net (fo=2, routed)           1.031     7.755    divider/O_clk_INST_0_i_4_n_1
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  divider/counter[0]_i_1/O
                         net (fo=27, routed)          0.880     8.759    divider/clear
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.494    14.916    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[16]/C
                         clock pessimism              0.300    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X42Y113        FDRE (Setup_fdre_C_R)       -0.524    14.657    divider/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.766ns (21.622%)  route 2.777ns (78.378%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.614     5.216    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  divider/counter_reg[17]/Q
                         net (fo=2, routed)           0.866     6.600    divider/counter_reg[17]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  divider/O_clk_INST_0_i_4/O
                         net (fo=2, routed)           1.031     7.755    divider/O_clk_INST_0_i_4_n_1
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  divider/counter[0]_i_1/O
                         net (fo=27, routed)          0.880     8.759    divider/clear
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.494    14.916    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[17]/C
                         clock pessimism              0.300    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X42Y113        FDRE (Setup_fdre_C_R)       -0.524    14.657    divider/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 divider/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.766ns (21.622%)  route 2.777ns (78.378%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.614     5.216    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  divider/counter_reg[17]/Q
                         net (fo=2, routed)           0.866     6.600    divider/counter_reg[17]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     6.724 f  divider/O_clk_INST_0_i_4/O
                         net (fo=2, routed)           1.031     7.755    divider/O_clk_INST_0_i_4_n_1
    SLICE_X43Y110        LUT6 (Prop_lut6_I3_O)        0.124     7.879 r  divider/counter[0]_i_1/O
                         net (fo=27, routed)          0.880     8.759    divider/clear
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.494    14.916    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[18]/C
                         clock pessimism              0.300    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X42Y113        FDRE (Setup_fdre_C_R)       -0.524    14.657    divider/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                  5.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 divider/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.560     1.479    divider/I_clk
    SLICE_X42Y110        FDRE                                         r  divider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  divider/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.769    divider/counter_reg[6]
    SLICE_X42Y110        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  divider/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    divider/counter_reg[4]_i_1_n_6
    SLICE_X42Y110        FDRE                                         r  divider/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.830     1.995    divider/I_clk
    SLICE_X42Y110        FDRE                                         r  divider/counter_reg[6]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X42Y110        FDRE (Hold_fdre_C_D)         0.134     1.613    divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.559     1.478    divider/I_clk
    SLICE_X42Y112        FDRE                                         r  divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.768    divider/counter_reg[14]
    SLICE_X42Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  divider/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    divider/counter_reg[12]_i_1_n_6
    SLICE_X42Y112        FDRE                                         r  divider/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.827     1.993    divider/I_clk
    SLICE_X42Y112        FDRE                                         r  divider/counter_reg[14]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X42Y112        FDRE (Hold_fdre_C_D)         0.134     1.612    divider/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 divider/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.558     1.477    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  divider/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.767    divider/counter_reg[18]
    SLICE_X42Y113        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  divider/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    divider/counter_reg[16]_i_1_n_6
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.826     1.992    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[18]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X42Y113        FDRE (Hold_fdre_C_D)         0.134     1.611    divider/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 divider/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.558     1.477    divider/I_clk
    SLICE_X42Y114        FDRE                                         r  divider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  divider/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.767    divider/counter_reg[22]
    SLICE_X42Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  divider/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    divider/counter_reg[20]_i_1_n_6
    SLICE_X42Y114        FDRE                                         r  divider/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.826     1.992    divider/I_clk
    SLICE_X42Y114        FDRE                                         r  divider/counter_reg[22]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X42Y114        FDRE (Hold_fdre_C_D)         0.134     1.611    divider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 divider/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.560     1.479    divider/I_clk
    SLICE_X42Y111        FDRE                                         r  divider/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y111        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  divider/counter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.769    divider/counter_reg[10]
    SLICE_X42Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  divider/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    divider/counter_reg[8]_i_1_n_6
    SLICE_X42Y111        FDRE                                         r  divider/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.830     1.995    divider/I_clk
    SLICE_X42Y111        FDRE                                         r  divider/counter_reg[10]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X42Y111        FDRE (Hold_fdre_C_D)         0.134     1.613    divider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 divider/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.561     1.480    divider/I_clk
    SLICE_X42Y109        FDRE                                         r  divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y109        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  divider/counter_reg[2]/Q
                         net (fo=3, routed)           0.126     1.770    divider/counter_reg[2]
    SLICE_X42Y109        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  divider/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.880    divider/counter_reg[0]_i_2_n_6
    SLICE_X42Y109        FDRE                                         r  divider/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.831     1.996    divider/I_clk
    SLICE_X42Y109        FDRE                                         r  divider/counter_reg[2]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X42Y109        FDRE (Hold_fdre_C_D)         0.134     1.614    divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 divider/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.558     1.477    divider/I_clk
    SLICE_X42Y115        FDRE                                         r  divider/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  divider/counter_reg[26]/Q
                         net (fo=2, routed)           0.127     1.768    divider/counter_reg[26]
    SLICE_X42Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  divider/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    divider/counter_reg[24]_i_1_n_6
    SLICE_X42Y115        FDRE                                         r  divider/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.826     1.991    divider/I_clk
    SLICE_X42Y115        FDRE                                         r  divider/counter_reg[26]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X42Y115        FDRE (Hold_fdre_C_D)         0.134     1.611    divider/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 divider/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.560     1.479    divider/I_clk
    SLICE_X42Y110        FDRE                                         r  divider/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  divider/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.769    divider/counter_reg[6]
    SLICE_X42Y110        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.915 r  divider/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.915    divider/counter_reg[4]_i_1_n_5
    SLICE_X42Y110        FDRE                                         r  divider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.830     1.995    divider/I_clk
    SLICE_X42Y110        FDRE                                         r  divider/counter_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X42Y110        FDRE (Hold_fdre_C_D)         0.134     1.613    divider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 divider/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.559     1.478    divider/I_clk
    SLICE_X42Y112        FDRE                                         r  divider/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y112        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  divider/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.768    divider/counter_reg[14]
    SLICE_X42Y112        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.914 r  divider/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    divider/counter_reg[12]_i_1_n_5
    SLICE_X42Y112        FDRE                                         r  divider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.827     1.993    divider/I_clk
    SLICE_X42Y112        FDRE                                         r  divider/counter_reg[15]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X42Y112        FDRE (Hold_fdre_C_D)         0.134     1.612    divider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 divider/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.558     1.477    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  divider/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.767    divider/counter_reg[18]
    SLICE_X42Y113        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.913 r  divider/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    divider/counter_reg[16]_i_1_n_5
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.826     1.992    divider/I_clk
    SLICE_X42Y113        FDRE                                         r  divider/counter_reg[19]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X42Y113        FDRE (Hold_fdre_C_D)         0.134     1.611    divider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y109   divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y111   divider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y111   divider/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y112   divider/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y112   divider/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y112   divider/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y112   divider/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y113   divider/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y113   divider/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y109   divider/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y109   divider/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y111   divider/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y111   divider/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y111   divider/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y111   divider/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y112   divider/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y112   divider/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y112   divider/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y112   divider/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y112   divider/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y112   divider/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y112   divider/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y112   divider/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y113   divider/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y113   divider/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y113   divider/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y113   divider/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y114   divider/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y114   divider/counter_reg[21]/C



