# üöÄ RTL Design Portfolio

Welcome to my portfolio of RTL (Register-Transfer Level) design projects. This repository serves as a collection of my work in chip design and verification, showcasing various digital logic implementations in Verilog and SystemVerilog.

This repository is part of my ongoing studies in the **Google & Reichman Tech School Chip Design & Verification** program.

---

## üìÇ Projects

Here are the projects currently included in this repository. Each project is contained within its own folder.

| Project | Description | Key Concepts |
| :--- | :--- | :--- |
| **[Ripple Carry Adder](./Ripple%20Carry%20Adder/)** | Implements and compares Behavioral vs. Structural (RCA) 8-bit adders. | Structural vs. Behavioral, Verification (Assertions), Synthesis (LUTs) |
| *(Project 2 - Coming Soon)* | *(Description of your next project)* | *(Relevant concepts)* |
| *(Project 3 - Coming Soon)* | *(Description of your next project)* | *(Relevant concepts)* |


---

## üõ†Ô∏è About Me

* **Background:** B.Sc. in Electrical and Electronics Engineering from Ariel University, specializing in Computers and Signal Processing.
* **Current Focus:** Deepening my skills in Digital Design, Verilog, SystemVerilog (UVM), and the complete Chip Design & Verification flow as part of the Google & Reichman Tech School program.
