

================================================================
== Vitis HLS Report for 'udpPortUnreachable'
================================================================
* Date:           Tue Jul 19 05:59:19 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        icmp_server_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  4.392 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.39>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumStreams_V_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ttlIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ttlIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ttlIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln169 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:169]   --->   Operation 17 'specpipeline' 'specpipeline_ln169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %udpIn_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 18 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %ttlIn_internal, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 19 'nbreadreq' 'tmp_1_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%udpState_load = load i2 %udpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:182]   --->   Operation 20 'load' 'udpState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ipWordCounter_V_load = load i3 %ipWordCounter_V"   --->   Operation 21 'load' 'ipWordCounter_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%streamSource_V_load = load i1 %streamSource_V"   --->   Operation 22 'load' 'streamSource_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%udpChecksum_V_load = load i20 %udpChecksum_V"   --->   Operation 23 'load' 'udpChecksum_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i20 %udpChecksum_V_load" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:182]   --->   Operation 24 'trunc' 'trunc_ln182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.65ns)   --->   "%switch_ln182 = switch i2 %udpState_load, void %udpPortUnreachable.exit, i2 0, void, i2 1, void, i2 2, void, i2 3, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:182]   --->   Operation 25 'switch' 'switch_ln182' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i16P0A, i16 %checksumStreams_V_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 26 'nbwritereq' 'tmp_2_i' <Predicate = (udpState_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %tmp_2_i, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:230]   --->   Operation 27 'br' 'br_ln230' <Predicate = (udpState_load == 3)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i16 %trunc_ln182"   --->   Operation 28 'zext' 'zext_ln1497' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %udpChecksum_V_load, i32 16, i32 19"   --->   Operation 29 'partselect' 'trunc_ln1' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1497_1 = zext i4 %trunc_ln1"   --->   Operation 30 'zext' 'zext_ln1497_1' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1497_2 = zext i4 %trunc_ln1"   --->   Operation 31 'zext' 'zext_ln1497_2' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln213 = add i17 %zext_ln1497, i17 %zext_ln1497_2"   --->   Operation 32 'add' 'add_ln213' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.78ns)   --->   "%add_ln1348 = add i16 %trunc_ln182, i16 %zext_ln1497_1"   --->   Operation 33 'add' 'add_ln1348' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1497_3 = zext i16 %add_ln1348"   --->   Operation 34 'zext' 'zext_ln1497_3' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln213, i32 16"   --->   Operation 35 'bitselect' 'r' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1497_4 = zext i1 %r"   --->   Operation 36 'zext' 'zext_ln1497_4' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.78ns)   --->   "%add_ln213_1 = add i17 %zext_ln1497_4, i17 %zext_ln1497_3"   --->   Operation 37 'add' 'add_ln213_1' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln760 = zext i17 %add_ln213_1"   --->   Operation 38 'zext' 'zext_ln760' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.28ns)   --->   "%r_2 = xor i18 %zext_ln760, i18 262143"   --->   Operation 39 'xor' 'r_2' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln759 = sext i18 %r_2"   --->   Operation 40 'sext' 'sext_ln759' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.45ns)   --->   "%store_ln233 = store i20 %sext_ln759, i20 %udpChecksum_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:233]   --->   Operation 41 'store' 'store_ln233' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.45>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i18 %r_2"   --->   Operation 42 'trunc' 'trunc_ln674' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %checksumStreams_V_V_1, i16 %trunc_ln674" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 43 'write' 'write_ln174' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 44 [1/1] (0.45ns)   --->   "%store_ln235 = store i2 0, i2 %udpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:235]   --->   Operation 44 'store' 'store_ln235' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.45>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln236 = br void %udpPortUnreachable.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:236]   --->   Operation 45 'br' 'br_ln236' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln217)   --->   "%xor_ln217 = xor i1 %streamSource_V_load, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 46 'xor' 'xor_ln217' <Predicate = (udpState_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln217)   --->   "%and_ln217 = and i1 %tmp_i, i1 %xor_ln217" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 47 'and' 'and_ln217' <Predicate = (udpState_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln217)   --->   "%and_ln217_1 = and i1 %streamSource_V_load, i1 %tmp_1_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 48 'and' 'and_ln217_1' <Predicate = (udpState_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln217 = or i1 %and_ln217, i1 %and_ln217_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 49 'or' 'or_ln217' <Predicate = (udpState_load == 2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %or_ln217, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 50 'br' 'br_ln217' <Predicate = (udpState_load == 2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_5_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i128P0A, i128 %udpPort2addIpHeader_data, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 51 'nbwritereq' 'tmp_5_i' <Predicate = (udpState_load == 2 & or_ln217)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %tmp_5_i, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 52 'br' 'br_ln217' <Predicate = (udpState_load == 2 & or_ln217)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %streamSource_V_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:219]   --->   Operation 53 'br' 'br_ln219' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.16ns)   --->   "%tmp_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %udpIn_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'read' 'tmp_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & !streamSource_V_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln220 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:220]   --->   Operation 55 'br' 'br_ln220' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & !streamSource_V_load)> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (1.16ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %ttlIn_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'read' 'tmp' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & streamSource_V_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln222 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:222]   --->   Operation 57 'br' 'br_ln222' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & streamSource_V_load)> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%phi_ln155 = phi i128 %tmp_1, void, i128 %tmp, void"   --->   Operation 58 'phi' 'phi_ln155' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i128 %phi_ln155" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 59 'trunc' 'trunc_ln155' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tempWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %phi_ln155, i32 72" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:218]   --->   Operation 60 'bitselect' 'tempWord_last_V' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_4_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln155, i32 48, i32 63"   --->   Operation 61 'partselect' 'p_Result_4_i' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_5_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln155, i32 32, i32 47"   --->   Operation 62 'partselect' 'p_Result_5_i' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i16 %p_Result_4_i"   --->   Operation 63 'zext' 'zext_ln208' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i16 %p_Result_5_i"   --->   Operation 64 'zext' 'zext_ln674' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_6_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln155, i32 16, i32 31"   --->   Operation 65 'partselect' 'p_Result_6_i' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln674_1 = zext i16 %p_Result_6_i"   --->   Operation 66 'zext' 'zext_ln674_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i128 %phi_ln155"   --->   Operation 67 'trunc' 'trunc_ln674_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i16 %trunc_ln674_1"   --->   Operation 68 'zext' 'zext_ln208_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.78ns)   --->   "%add_ln208 = add i17 %zext_ln674, i17 %zext_ln208"   --->   Operation 69 'add' 'add_ln208' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i17 %add_ln208"   --->   Operation 70 'zext' 'zext_ln208_2' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln208_1 = add i17 %zext_ln674_1, i17 %zext_ln208_1"   --->   Operation 71 'add' 'add_ln208_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln208_3 = zext i17 %add_ln208_1"   --->   Operation 72 'zext' 'zext_ln208_3' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.79ns)   --->   "%add_ln208_2 = add i18 %zext_ln208_3, i18 %zext_ln208_2"   --->   Operation 73 'add' 'add_ln208_2' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln208_4 = zext i18 %add_ln208_2"   --->   Operation 74 'zext' 'zext_ln208_4' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.80ns)   --->   "%add_ln208_3 = add i20 %udpChecksum_V_load, i20 %zext_ln208_4"   --->   Operation 75 'add' 'add_ln208_3' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.45ns)   --->   "%store_ln223 = store i20 %add_ln208_3, i20 %udpChecksum_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:223]   --->   Operation 76 'store' 'store_ln223' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.45>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i73 %trunc_ln155" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'zext' 'zext_ln174_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %udpPort2addIpHeader_data, i128 %zext_ln174_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'write' 'write_ln174' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln225 = br i1 %tempWord_last_V, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:225]   --->   Operation 79 'br' 'br_ln225' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.45ns)   --->   "%store_ln226 = store i2 3, i2 %udpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:226]   --->   Operation 80 'store' 'store_ln226' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & tempWord_last_V)> <Delay = 0.45>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln226 = br void %udpPortUnreachable.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:226]   --->   Operation 81 'br' 'br_ln226' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & tempWord_last_V)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln201)   --->   "%xor_ln201 = xor i1 %streamSource_V_load, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 82 'xor' 'xor_ln201' <Predicate = (udpState_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln201)   --->   "%and_ln201 = and i1 %tmp_i, i1 %xor_ln201" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 83 'and' 'and_ln201' <Predicate = (udpState_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln201)   --->   "%and_ln201_1 = and i1 %streamSource_V_load, i1 %tmp_1_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 84 'and' 'and_ln201_1' <Predicate = (udpState_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln201 = or i1 %and_ln201, i1 %and_ln201_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 85 'or' 'or_ln201' <Predicate = (udpState_load == 1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %or_ln201, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 86 'br' 'br_ln201' <Predicate = (udpState_load == 1)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_4_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i128P0A, i128 %udpPort2addIpHeader_data, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 87 'nbwritereq' 'tmp_4_i' <Predicate = (udpState_load == 1 & or_ln201)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %tmp_4_i, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 88 'br' 'br_ln201' <Predicate = (udpState_load == 1 & or_ln201)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_7_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A, i64 %udpPort2addIpHeader_header, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 89 'nbwritereq' 'tmp_7_i' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %tmp_7_i, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 90 'br' 'br_ln201' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %streamSource_V_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:203]   --->   Operation 91 'br' 'br_ln203' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.16ns)   --->   "%tmp_3 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %udpIn_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'read' 'tmp_3' <Predicate = (udpState_load == 1 & !streamSource_V_load & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%br_ln204 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:204]   --->   Operation 93 'br' 'br_ln204' <Predicate = (udpState_load == 1 & !streamSource_V_load & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.38>
ST_1 : Operation 94 [1/1] (1.16ns)   --->   "%tmp_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %ttlIn_internal" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'read' 'tmp_2' <Predicate = (udpState_load == 1 & streamSource_V_load & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln206 = br void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:206]   --->   Operation 95 'br' 'br_ln206' <Predicate = (udpState_load == 1 & streamSource_V_load & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.38>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%phi_ln155_1 = phi i128 %tmp_3, void, i128 %tmp_2, void"   --->   Operation 96 'phi' 'phi_ln155_1' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln155_1 = trunc i128 %phi_ln155_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155]   --->   Operation 97 'trunc' 'trunc_ln155_1' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tempWord_data_V_1 = trunc i128 %phi_ln155_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:202]   --->   Operation 98 'trunc' 'tempWord_data_V_1' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_8_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln155_1, i32 48, i32 63"   --->   Operation 99 'partselect' 'p_Result_8_i' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_9_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln155_1, i32 32, i32 47"   --->   Operation 100 'partselect' 'p_Result_9_i' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln208_5 = zext i16 %p_Result_8_i"   --->   Operation 101 'zext' 'zext_ln208_5' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln674_2 = zext i16 %p_Result_9_i"   --->   Operation 102 'zext' 'zext_ln674_2' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_10_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln155_1, i32 16, i32 31"   --->   Operation 103 'partselect' 'p_Result_10_i' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln674_3 = zext i16 %p_Result_10_i"   --->   Operation 104 'zext' 'zext_ln674_3' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i128 %phi_ln155_1"   --->   Operation 105 'trunc' 'trunc_ln674_2' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln208_6 = zext i16 %trunc_ln674_2"   --->   Operation 106 'zext' 'zext_ln208_6' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.78ns)   --->   "%add_ln208_4 = add i17 %zext_ln674_2, i17 %zext_ln208_5"   --->   Operation 107 'add' 'add_ln208_4' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln208_7 = zext i17 %add_ln208_4"   --->   Operation 108 'zext' 'zext_ln208_7' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.78ns)   --->   "%add_ln208_5 = add i17 %zext_ln674_3, i17 %zext_ln208_6"   --->   Operation 109 'add' 'add_ln208_5' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln208_8 = zext i17 %add_ln208_5"   --->   Operation 110 'zext' 'zext_ln208_8' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.79ns)   --->   "%add_ln208_6 = add i18 %zext_ln208_8, i18 %zext_ln208_7"   --->   Operation 111 'add' 'add_ln208_6' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln208_9 = zext i18 %add_ln208_6"   --->   Operation 112 'zext' 'zext_ln208_9' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.80ns)   --->   "%add_ln208_7 = add i20 %udpChecksum_V_load, i20 %zext_ln208_9"   --->   Operation 113 'add' 'add_ln208_7' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.45ns)   --->   "%store_ln207 = store i20 %add_ln208_7, i20 %udpChecksum_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:207]   --->   Operation 114 'store' 'store_ln207' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.45>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i73 %trunc_ln155_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'zext' 'zext_ln174_2' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %udpPort2addIpHeader_data, i128 %zext_ln174_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 117 [1/1] (1.13ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %udpPort2addIpHeader_header, i64 %tempWord_data_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'write' 'write_ln174' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 118 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %ipWordCounter_V_load, i3 2"   --->   Operation 118 'icmp' 'icmp_ln870' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln870, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:210]   --->   Operation 119 'br' 'br_ln210' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %ipWordCounter_V_load, i3 1"   --->   Operation 120 'add' 'add_ln691' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i & !icmp_ln870)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.38ns)   --->   "%store_ln691 = store i3 %add_ln691, i3 %ipWordCounter_V"   --->   Operation 121 'store' 'store_ln691' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i & !icmp_ln870)> <Delay = 0.38>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln0 = br void %udpPortUnreachable.exit"   --->   Operation 122 'br' 'br_ln0' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i & !icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.45ns)   --->   "%store_ln211 = store i2 2, i2 %udpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:211]   --->   Operation 123 'store' 'store_ln211' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i & icmp_ln870)> <Delay = 0.45>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln211 = br void %udpPortUnreachable.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:211]   --->   Operation 124 'br' 'br_ln211' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i & icmp_ln870)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.12ns)   --->   "%or_ln184 = or i1 %tmp_i, i1 %tmp_1_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:184]   --->   Operation 125 'or' 'or_ln184' <Predicate = (udpState_load == 0)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %or_ln184, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:184]   --->   Operation 126 'br' 'br_ln184' <Predicate = (udpState_load == 0)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_3_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i128P0A, i128 %udpPort2addIpHeader_data, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:140]   --->   Operation 127 'nbwritereq' 'tmp_3_i' <Predicate = (udpState_load == 0 & or_ln184)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %tmp_3_i, void %udpPortUnreachable.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:184]   --->   Operation 128 'br' 'br_ln184' <Predicate = (udpState_load == 0 & or_ln184)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln185 = store i3 0, i3 %ipWordCounter_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:185]   --->   Operation 129 'store' 'store_ln185' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.38>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %tmp_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:187]   --->   Operation 130 'br' 'br_ln187' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.41ns)   --->   "%br_ln191 = br i1 %tmp_1_i, void %._crit_edge3.i, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:191]   --->   Operation 131 'br' 'br_ln191' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i & !tmp_i)> <Delay = 0.41>
ST_1 : Operation 132 [1/1] (0.38ns)   --->   "%store_ln193 = store i1 1, i1 %streamSource_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:193]   --->   Operation 132 'store' 'store_ln193' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i & !tmp_i & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 133 [1/1] (0.41ns)   --->   "%br_ln194 = br void %._crit_edge3.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:194]   --->   Operation 133 'br' 'br_ln194' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i & !tmp_i & tmp_1_i)> <Delay = 0.41>
ST_1 : Operation 134 [1/1] (0.38ns)   --->   "%store_ln189 = store i1 0, i1 %streamSource_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:189]   --->   Operation 134 'store' 'store_ln189' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i & tmp_i)> <Delay = 0.38>
ST_1 : Operation 135 [1/1] (0.41ns)   --->   "%br_ln190 = br void %._crit_edge3.i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:190]   --->   Operation 135 'br' 'br_ln190' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i & tmp_i)> <Delay = 0.41>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tempWord_data_V_1_1 = phi i9 259, void, i9 11, void, i9 0, void"   --->   Operation 136 'phi' 'tempWord_data_V_1_1' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln195 = sext i9 %tempWord_data_V_1_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:195]   --->   Operation 137 'sext' 'sext_ln195' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i10 %sext_ln195" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:195]   --->   Operation 138 'zext' 'zext_ln195' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.45ns)   --->   "%store_ln195 = store i20 %zext_ln195, i20 %udpChecksum_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:195]   --->   Operation 139 'store' 'store_ln195' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.45>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i55.i10, i55 18014398509481984, i10 %sext_ln195" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 140 'bitconcatenate' 'or_ln' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i65 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'sext' 'sext_ln174' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i72 %sext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 142 'zext' 'zext_ln174' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %udpPort2addIpHeader_data, i128 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'write' 'write_ln174' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 144 [1/1] (0.45ns)   --->   "%store_ln197 = store i2 1, i2 %udpState" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:197]   --->   Operation 144 'store' 'store_ln197' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.45>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln198 = br void %udpPortUnreachable.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:198]   --->   Operation 145 'br' 'br_ln198' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 4.39ns
The critical path consists of the following:
	fifo read on port 'udpIn_internal' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [75]  (1.17 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [81]  (0.387 ns)
	'phi' operation ('tmp') with incoming values : ('tmp', /opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [81]  (0 ns)
	'add' operation ('add_ln208') [92]  (0.785 ns)
	'add' operation ('add_ln208_2') [96]  (0.791 ns)
	'add' operation ('add_ln208_3') [98]  (0.809 ns)
	'store' operation ('store_ln223', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:223) of variable 'add_ln208_3' on static variable 'udpChecksum_V' [99]  (0.453 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
