{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614318001843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614318001843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 02:40:01 2021 " "Processing started: Fri Feb 26 02:40:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614318001843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614318001843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614318001843 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614318002215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I Processor.v(7) " "Verilog HDL Declaration information at Processor.v(7): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614318002256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614318002257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614318002257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/upcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614318002260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614318002260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614318002262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614318002262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614318002263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614318002263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addsub " "Found entity 1: Addsub" {  } { { "Addsub.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Addsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614318002266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614318002266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614318002268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614318002268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orunit.v 1 1 " "Found 1 design units, including 1 entities, in source file orunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Orunit " "Found entity 1: Orunit" {  } { { "Orunit.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Orunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614318002271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614318002271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftlog.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftlog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shiftlog " "Found entity 1: Shiftlog" {  } { { "Shiftlog.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Shiftlog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614318002273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614318002273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setlessthan.v 1 1 " "Found 1 design units, including 1 entities, in source file setlessthan.v" { { "Info" "ISGN_ENTITY_NAME" "1 Setlessthan " "Found entity 1: Setlessthan" {  } { { "Setlessthan.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Setlessthan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614318002276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614318002276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614318002314 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Fin Processor.v(98) " "Verilog HDL Always Construct warning at Processor.v(98): inferring latch(es) for variable \"Fin\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614318002318 "|Processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cin Processor.v(98) " "Verilog HDL Always Construct warning at Processor.v(98): inferring latch(es) for variable \"Cin\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614318002318 "|Processor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Bin Processor.v(98) " "Verilog HDL Always Construct warning at Processor.v(98): inferring latch(es) for variable \"Bin\", which holds its previous value in one or more paths through the always construct" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614318002318 "|Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bin Processor.v(98) " "Inferred latch for \"Bin\" at Processor.v(98)" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614318002319 "|Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cin Processor.v(98) " "Inferred latch for \"Cin\" at Processor.v(98)" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614318002319 "|Processor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fin Processor.v(98) " "Inferred latch for \"Fin\" at Processor.v(98)" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614318002319 "|Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount upcount:Tstrp " "Elaborating entity \"upcount\" for hierarchy \"upcount:Tstrp\"" {  } { { "Processor.v" "Tstrp" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614318002348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_IR " "Elaborating entity \"regn\" for hierarchy \"regn:reg_IR\"" {  } { { "Processor.v" "reg_IR" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614318002350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:reg_A " "Elaborating entity \"regn\" for hierarchy \"regn:reg_A\"" {  } { { "Processor.v" "reg_A" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614318002352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addsub Addsub:addSub " "Elaborating entity \"Addsub\" for hierarchy \"Addsub:addSub\"" {  } { { "Processor.v" "addSub" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614318002354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Orunit Orunit:Orunit " "Elaborating entity \"Orunit\" for hierarchy \"Orunit:Orunit\"" {  } { { "Processor.v" "Orunit" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614318002358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Setlessthan Setlessthan:Sltunit " "Elaborating entity \"Setlessthan\" for hierarchy \"Setlessthan:Sltunit\"" {  } { { "Processor.v" "Sltunit" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614318002361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shiftlog Shiftlog:Shiftunit " "Elaborating entity \"Shiftlog\" for hierarchy \"Shiftlog:Shiftunit\"" {  } { { "Processor.v" "Shiftunit" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614318002365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Multiplexer:mux " "Elaborating entity \"Multiplexer\" for hierarchy \"Multiplexer:mux\"" {  } { { "Processor.v" "mux" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614318002375 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Multiplexer.v(10) " "Verilog HDL Case Statement information at Multiplexer.v(10): all case item expressions in this case statement are onehot" {  } { { "Multiplexer.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Multiplexer.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1614318002376 "|Processor|Multiplexer:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "Processor.v" "decX" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614318002378 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Addsub:addSub\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Addsub:addSub\|Add0\"" {  } { { "Addsub.v" "Add0" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Addsub.v" 5 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614318002773 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1614318002773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Addsub:addSub\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"Addsub:addSub\|lpm_add_sub:Add0\"" {  } { { "Addsub.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Addsub.v" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614318002823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Addsub:addSub\|lpm_add_sub:Add0 " "Instantiated megafunction \"Addsub:addSub\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614318002823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614318002823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614318002823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614318002823 ""}  } { { "Addsub.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Addsub.v" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614318002823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ri " "Found entity 1: add_sub_9ri" {  } { { "db/add_sub_9ri.tdf" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/db/add_sub_9ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614318002878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614318002878 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1614318003840 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1614318003966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614318003966 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Resetn " "No output dependent on input pin \"Resetn\"" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614318004063 "|Processor|Resetn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/Git/AOC2/Pratica02/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614318004063 "|Processor|Run"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1614318004063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "659 " "Implemented 659 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1614318004064 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1614318004064 ""} { "Info" "ICUT_CUT_TM_LCELLS" "623 " "Implemented 623 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1614318004064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1614318004064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614318004108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 02:40:04 2021 " "Processing ended: Fri Feb 26 02:40:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614318004108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614318004108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614318004108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614318004108 ""}
