
---------- Begin Simulation Statistics ----------
final_tick                                54877554000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109166                       # Simulator instruction rate (inst/s)
host_mem_usage                                 737028                       # Number of bytes of host memory used
host_op_rate                                   109166                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   654.58                       # Real time elapsed on the host
host_tick_rate                               83835624                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    71458783                       # Number of instructions simulated
sim_ops                                      71458949                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.054877                       # Number of seconds simulated
sim_ticks                                 54877554000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.015350                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               16948049                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            19935281                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3903014                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18287199                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1434787                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1437755                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            2968                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22564023                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1803                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           142                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2018018                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  10621578                       # Number of branches committed
system.cpu0.commit.bw_lim_events               321575                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            715                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       39673305                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            71439729                       # Number of instructions committed
system.cpu0.commit.committedOps              71439867                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    103569991                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.689773                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.095590                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     62626013     60.46%     60.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     21599482     20.85%     81.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12601886     12.16%     93.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4874121      4.70%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       667254      0.64%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       682361      0.65%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        20264      0.01%     99.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       177035      0.17%     99.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       321575      0.31%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    103569991                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8200313                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2301904                       # Number of function calls committed.
system.cpu0.commit.int_insts                 67976415                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6103556                       # Number of loads committed
system.cpu0.commit.membars                        411                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          414      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        54735480     76.61%     76.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1285      0.00%     76.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              18      0.00%     76.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       2296076      3.21%     79.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3444116      4.82%     84.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1230045      1.72%     86.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      1148038      1.60%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            2      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     87.98% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6021687      8.42%     96.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2480670      3.47%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        82011      0.11%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           25      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::total         71439867                       # Class of committed instruction
system.cpu0.commit.refs                       8584393                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   71439729                       # Number of Instructions Simulated
system.cpu0.committedOps                     71439867                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.536331                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.536331                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             18107535                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1885609                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14712704                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             120015856                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                22498203                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 65183133                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2018135                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3825480                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1471840                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22564023                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16679316                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     86095112                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                88589                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     137078832                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7806264                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.205585                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          19280497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          18382836                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.248951                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         109278846                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.254396                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.345089                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                33764522     30.89%     30.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                43520746     39.82%     70.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17468937     15.98%     86.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6955882      6.36%     93.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2721570      2.49%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2218643      2.03%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2627334      2.40%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     409      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                     803      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           109278846                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 18044734                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 5638081                       # number of floating regfile writes
system.cpu0.idleCycles                         476263                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2227249                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                15813467                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.931099                       # Inst execution rate
system.cpu0.iew.exec_refs                    14111525                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3414712                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               16423473                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10965623                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               380                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           414802                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4282190                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          111113168                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10696813                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1892281                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            102192912                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                113028                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 1698                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2018135                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               349582                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         1837                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          351415                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          541                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4862065                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1801353                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           122                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         5450                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2221799                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 80174610                       # num instructions consuming a value
system.cpu0.iew.wb_count                    101582549                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821445                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 65859068                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.925538                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     101709184                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               116430265                       # number of integer regfile reads
system.cpu0.int_regfile_writes               78470636                       # number of integer regfile writes
system.cpu0.ipc                              0.650901                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.650901                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              446      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             79332427     76.21%     76.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1290      0.00%     76.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   20      0.00%     76.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            2718994      2.61%     78.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            4947100      4.75%     83.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1488559      1.43%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           1358485      1.30%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 2      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10664617     10.24%     96.56% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3471819      3.33%     99.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         101413      0.09%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            25      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::total             104085197                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               10614847                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           21229425                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     10585137                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          13442857                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     605953                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005821                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 604530     99.76%     99.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     99.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     99.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  110      0.01%     99.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  151      0.02%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    4      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     99.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   647      0.10%     99.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  507      0.08%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              94075857                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         297315782                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     90997412                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        137343716                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 111112307                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                104085197                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                861                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       39673289                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           490018                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           146                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11472832                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    109278846                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.952473                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.227713                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           49638015     45.42%     45.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           34219239     31.31%     76.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           16123360     14.75%     91.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3944828      3.60%     95.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2633616      2.40%     97.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1625351      1.48%     98.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             649958      0.59%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             332045      0.30%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             112434      0.10%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      109278846                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.948340                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads             4434                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4765                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10965623                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4282190                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               15920328                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               8118277                       # number of misc regfile writes
system.cpu0.numCycles                       109755109                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles               17122550                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             59488296                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                856933                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                26382251                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                  3104                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 2731                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            153283165                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             116287946                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           95487388                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 62488898                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  7715                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2018135                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              1253061                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                35999079                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         18575834                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       134707331                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         13951                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               219                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2154365                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           219                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   214361172                       # The number of ROB reads
system.cpu0.rob.rob_writes                  227935349                       # The number of ROB writes
system.cpu0.timesIdled                           5890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   31                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            78.647686                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                    663                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                 843                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               97                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              754                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 2                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             48                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              46                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    899                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                             6                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts               57                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                       766                       # Number of branches committed
system.cpu1.commit.bw_lim_events                    9                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts            245                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts                6312                       # Number of instructions committed
system.cpu1.commit.committedOps                  6321                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples         9124                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.692788                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.153365                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         5614     61.53%     61.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2115     23.18%     84.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          703      7.70%     92.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3           41      0.44%     92.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          621      6.80%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5            8      0.08%     99.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           10      0.10%     99.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7            3      0.03%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8            9      0.09%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         9124                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        18                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                  51                       # Number of function calls committed.
system.cpu1.commit.int_insts                     6295                       # Number of committed integer instructions.
system.cpu1.commit.loads                          114                       # Number of loads committed
system.cpu1.commit.membars                         12                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass           12      0.18%      0.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu            4781     75.63%     75.82% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            624      9.87%     85.69% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               2      0.03%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead            120      1.89%     87.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           764     12.08%     99.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.28%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::total             6321                       # Class of committed instruction
system.cpu1.commit.refs                           902                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                       6312                       # Number of Instructions Simulated
system.cpu1.committedOps                         6321                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.763941                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.763941                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                 4670                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                   40                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved                 693                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                  6728                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                    2203                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                     1887                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                    62                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                   60                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                  373                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                        899                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                      196                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                         6501                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                   49                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                          6964                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                    204                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051530                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles              2570                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches               665                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.399174                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples              9195                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.759760                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.026848                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    5150     56.00%     56.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    1916     20.83%     76.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    1435     15.60%     92.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     647      7.03%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                      12      0.13%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                      20      0.21%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                       3      0.03%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       3      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       9      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                9195                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                       3                       # number of floating regfile writes
system.cpu1.idleCycles                           8251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                  59                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                     783                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.370801                       # Inst execution rate
system.cpu1.iew.exec_refs                         942                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                       789                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                      9                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                  145                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                21                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                 814                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts               6567                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                  153                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts               54                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                 6469                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                    62                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads           31                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores           26                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect           58                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                     5688                       # num instructions consuming a value
system.cpu1.iew.wb_count                         6439                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.736814                       # average fanout of values written-back
system.cpu1.iew.wb_producers                     4191                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.369081                       # insts written-back per cycle
system.cpu1.iew.wb_sent                          6443                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                   10320                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   4945                       # number of integer regfile writes
system.cpu1.ipc                              0.361802                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.361802                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass               16      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                 4925     75.50%     75.74% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 624      9.56%     85.31% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    2      0.03%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     85.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                 150      2.29%     87.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                775     11.88%     99.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             13      0.19%     99.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.27%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::total                  6523                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     35                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 66                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           21                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                24                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                         14                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002146                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     4     28.57%     28.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    6     42.85%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4     28.57%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                  6486                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads             22195                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses         6418                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes             6789                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                      6534                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                     6523                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                 33                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined            245                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          130                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples         9195                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.709407                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.925641                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               4969     54.04%     54.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2499     27.17%     81.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               1263     13.73%     94.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                373      4.05%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                 78      0.84%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                 12      0.13%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  1      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total           9195                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.373896                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads               14                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                 145                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                814                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                      4                       # number of misc regfile reads
system.cpu1.numCycles                           17446                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                      762587                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                    216                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps                 4798                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  1283                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                    2419                       # Number of cycles rename is idle
system.cpu1.rename.RenameLookups                10526                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                  6658                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands               5054                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                     2043                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                  2553                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                    62                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 3708                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                     256                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups           10508                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles           747                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                16                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                     1994                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts            16                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                       15655                       # The number of ROB reads
system.cpu1.rob.rob_writes                      13203                       # The number of ROB writes
system.cpu1.timesIdled                             76                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            76.546091                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                    656                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                 857                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              110                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted              763                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 2                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups             48                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses              46                       # Number of indirect misses.
system.cpu2.branchPred.lookups                    909                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             8                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts               69                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                       764                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    7                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls             32                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts            325                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts                6320                       # Number of instructions committed
system.cpu2.commit.committedOps                  6330                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples         9209                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.687371                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.143719                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         5676     61.63%     61.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2138     23.21%     84.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          705      7.65%     92.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3           44      0.47%     92.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          615      6.67%     99.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5           10      0.10%     99.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           14      0.15%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0      0.00%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            7      0.07%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total         9209                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        18                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                  53                       # Number of function calls committed.
system.cpu2.commit.int_insts                     6303                       # Number of committed integer instructions.
system.cpu2.commit.loads                          114                       # Number of loads committed
system.cpu2.commit.membars                         13                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass           13      0.20%      0.20% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu            4788     75.63%     75.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            624      9.85%     85.70% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               2      0.03%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     85.73% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead            122      1.92%     87.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           763     12.05%     99.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.28%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu2.commit.op_class_0::total             6330                       # Class of committed instruction
system.cpu2.commit.refs                           903                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                       6320                       # Number of Instructions Simulated
system.cpu2.committedOps                         6330                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.693670                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.693670                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                 4283                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                   41                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved                 689                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                  6868                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                    2178                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                     2541                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                    74                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                   60                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                  225                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                        909                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                      211                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                         6655                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                   59                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                          7113                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                    230                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.053395                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles              2492                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches               658                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.417821                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples              9301                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.767229                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.026165                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    5166     55.54%     55.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    1955     21.01%     76.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    1470     15.80%     92.36% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     666      7.16%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                      13      0.13%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                      16      0.17%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       3      0.03%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       3      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       9      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                9301                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                       3                       # number of floating regfile writes
system.cpu2.idleCycles                           7723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                  70                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                     785                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.383106                       # Inst execution rate
system.cpu2.iew.exec_refs                         947                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                       790                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                     54                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                  151                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                23                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts               66                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                 811                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts               6656                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                  157                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts               55                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                 6522                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                    74                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           33                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads           37                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores           22                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                     5660                       # num instructions consuming a value
system.cpu2.iew.wb_count                         6484                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.732685                       # average fanout of values written-back
system.cpu2.iew.wb_producers                     4147                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.380874                       # insts written-back per cycle
system.cpu2.iew.wb_sent                          6489                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                   10370                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   4989                       # number of integer regfile writes
system.cpu2.ipc                              0.371240                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.371240                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass               18      0.27%      0.27% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                 4974     75.62%     75.90% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 624      9.48%     85.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    2      0.03%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     85.41% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                 153      2.32%     87.74% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                770     11.70%     99.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             18      0.27%     99.72% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.27%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu2.iq.FU_type_0::total                  6577                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     41                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 77                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           21                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                24                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                         13                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001976                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     3     23.07%     23.07% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    5     38.46%     61.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                1      7.69%     69.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4     30.76%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                  6531                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads             22391                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses         6463                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes             6957                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                      6620                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                     6577                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                 36                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined            325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          194                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples         9301                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.707128                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.916645                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               5017     53.94%     53.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               2526     27.15%     81.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               1328     14.27%     95.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                336      3.61%     98.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                 83      0.89%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                 11      0.11%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total           9301                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.386336                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads               23                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               2                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                 151                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                811                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                      5                       # number of misc regfile reads
system.cpu2.numCycles                           17024                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                      765351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                    139                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps                 4809                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                   803                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                    2362                       # Number of cycles rename is idle
system.cpu2.rename.RenameLookups                10676                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                  6783                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands               5158                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                     2581                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                  2824                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                    74                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 3492                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                     349                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups           10658                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles           653                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                16                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                     1268                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts            15                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                       15831                       # The number of ROB reads
system.cpu2.rob.rob_writes                      13402                       # The number of ROB writes
system.cpu2.timesIdled                             75                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            71.182795                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                    662                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                 930                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              116                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted              835                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 2                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups             63                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses              61                       # Number of indirect misses.
system.cpu3.branchPred.lookups                   1011                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             7                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts               74                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                       795                       # Number of branches committed
system.cpu3.commit.bw_lim_events                   16                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls             36                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts            352                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts                6422                       # Number of instructions committed
system.cpu3.commit.committedOps                  6431                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples         9767                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.658441                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.147996                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         6228     63.76%     63.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2123     21.73%     85.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          700      7.16%     92.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3           55      0.56%     93.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          623      6.37%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5           10      0.10%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           11      0.11%     99.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            1      0.01%     99.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8           16      0.16%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         9767                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        18                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                  58                       # Number of function calls committed.
system.cpu3.commit.int_insts                     6406                       # Number of committed integer instructions.
system.cpu3.commit.loads                          126                       # Number of loads committed
system.cpu3.commit.membars                         11                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass           11      0.17%      0.17% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu            4875     75.80%     75.97% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            624      9.70%     85.67% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               2      0.03%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     85.70% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead            133      2.06%     87.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           768     11.94%     99.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.27%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu3.commit.op_class_0::total             6431                       # Class of committed instruction
system.cpu3.commit.refs                           919                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                       6422                       # Number of Instructions Simulated
system.cpu3.committedOps                         6431                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.459202                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.459202                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                 5382                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                   42                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved                 695                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                  7077                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                    1837                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                     2262                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                    83                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                   68                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                  306                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                       1011                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                      247                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                         7360                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                   54                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                          7514                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                    250                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.064015                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles              2384                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches               664                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.475780                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples              9870                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.763829                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.031300                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    5506     55.78%     55.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    2084     21.11%     76.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    1526     15.46%     92.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     693      7.02%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                      18      0.18%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                      27      0.27%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       4      0.04%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       3      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       9      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                9870                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       3                       # number of floating regfile writes
system.cpu3.idleCycles                           5923                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                  75                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                     818                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.419489                       # Inst execution rate
system.cpu3.iew.exec_refs                         950                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                       794                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                    233                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                  155                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                32                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts               68                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                 818                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts               6784                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                  156                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts               67                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                 6625                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                    83                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    4                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked           40                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               3                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads           29                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores           25                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             1                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                     5789                       # num instructions consuming a value
system.cpu3.iew.wb_count                         6592                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.731387                       # average fanout of values written-back
system.cpu3.iew.wb_producers                     4234                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.417400                       # insts written-back per cycle
system.cpu3.iew.wb_sent                          6600                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                   10525                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   5073                       # number of integer regfile writes
system.cpu3.ipc                              0.406635                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.406635                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass               19      0.28%      0.28% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                 5085     75.98%     76.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 624      9.32%     85.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    2      0.02%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     85.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                 155      2.31%     87.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                775     11.58%     99.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             14      0.20%     99.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.26%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu3.iq.FU_type_0::total                  6692                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     37                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 69                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           21                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                24                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                         13                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.001942                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      1      7.69%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      7.69% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     2     15.38%     23.07% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    5     38.46%     61.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                1      7.69%     69.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4     30.76%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                  6649                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads             23198                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses         6571                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes             7113                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                      6741                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                     6692                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                 43                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined            352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          203                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples         9870                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.678014                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.923166                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               5549     56.22%     56.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               2550     25.83%     82.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               1307     13.24%     95.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                347      3.51%     98.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                100      1.01%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                 15      0.15%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  2      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total           9870                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.423732                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads               13                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               2                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                 155                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                818                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                      8                       # number of misc regfile reads
system.cpu3.numCycles                           15793                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                      765566                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                    380                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                 4883                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                   968                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                    2070                       # Number of cycles rename is idle
system.cpu3.rename.RenameLookups                10818                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                  6916                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands               5256                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                     2329                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                  3011                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                    83                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 3877                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                     373                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups           10800                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          1131                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                28                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                     1613                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts            27                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                       16456                       # The number of ROB reads
system.cpu3.rob.rob_writes                      13669                       # The number of ROB writes
system.cpu3.timesIdled                             69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       273419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        544726                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        10947                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4179                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       449588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        95365                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       904628                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          99544                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             260597                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       150062                       # Transaction distribution
system.membus.trans_dist::CleanEvict           121039                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12986                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12985                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        260597                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            19                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       818308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 818308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     27113216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                27113216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               20                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            273625                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  273625    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              273625                       # Request fanout histogram
system.membus.respLayer1.occupancy         1412647500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1208650500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                  5                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean     18164644500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31455534062.901119                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10            2     66.66%     66.66% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1     33.33%     99.99% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value      1254000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  54486366500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      383620500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  54493933500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           92                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total              92                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           92                       # number of overall hits
system.cpu2.icache.overall_hits::total             92                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          119                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           119                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          119                       # number of overall misses
system.cpu2.icache.overall_misses::total          119                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst      9216000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9216000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst      9216000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9216000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst          211                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          211                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst          211                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          211                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.563981                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.563981                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.563981                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.563981                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 77445.378151                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 77445.378151                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 77445.378151                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 77445.378151                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          112                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           60                       # number of writebacks
system.cpu2.icache.writebacks::total               60                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           28                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           28                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst           91                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst           91                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst      7198000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7198000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst      7198000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7198000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.431279                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.431279                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.431279                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.431279                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 79098.901098                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 79098.901098                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 79098.901098                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 79098.901098                       # average overall mshr miss latency
system.cpu2.icache.replacements                    60                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           92                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total             92                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          119                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          119                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst      9216000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9216000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst          211                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          211                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.563981                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.563981                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 77445.378151                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 77445.378151                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           28                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst           91                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst      7198000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7198000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.431279                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.431279                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 79098.901098                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 79098.901098                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.786776                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                183                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               91                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             2.010989                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        375124000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.786776                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.962086                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.962086                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              513                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             513                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data          154                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             154                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data          154                       # number of overall hits
system.cpu2.dcache.overall_hits::total            154                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data          745                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           745                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data          745                       # number of overall misses
system.cpu2.dcache.overall_misses::total          745                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data     73063971                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     73063971                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data     73063971                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     73063971                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data          899                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          899                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data          899                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          899                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.828698                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.828698                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.828698                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.828698                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 98072.444295                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98072.444295                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 98072.444295                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98072.444295                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         3008                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    57.846153                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks           79                       # number of writebacks
system.cpu2.dcache.writebacks::total               79                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data          614                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          614                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data          614                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          614                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data          131                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          131                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data          131                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          131                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data     13240500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     13240500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data     13240500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     13240500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.145717                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.145717                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.145717                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.145717                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 101072.519083                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 101072.519083                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 101072.519083                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 101072.519083                       # average overall mshr miss latency
system.cpu2.dcache.replacements                    92                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data           79                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             79                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data           45                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data      2373000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2373000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data          124                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total          124                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.362903                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.362903                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 52733.333333                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 52733.333333                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data           16                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data           29                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data      1829500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1829500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.233870                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.233870                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 63086.206896                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 63086.206896                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data           75                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            75                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data          700                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          700                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     70690971                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     70690971                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data          775                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          775                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.903225                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.903225                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 100987.101428                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 100987.101428                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          598                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          598                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data          102                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data     11411000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     11411000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.131612                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.131612                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 111872.549019                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 111872.549019                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data            7                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data            2                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data        27500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        27500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        13750                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        13750                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data            1                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data         3500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total         3500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         3500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data            3                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.399999                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.399999                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.399999                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.399999                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         3000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data            3                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total              3                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data            5                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total            5                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data        23500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total        23500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data            8                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total            8                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.625000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.625000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data         4700                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total         4700                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data            5                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data        18500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total        18500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.625000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data         3700                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total         3700                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.779527                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                307                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              134                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.291044                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        375135500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.779527                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.993110                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.993110                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             1976                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            1976                       # Number of data accesses
system.cpu3.numPwrStateTransitions                  3                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     27243659250                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   38527724489.199523                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       444000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  54486874500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              2                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      390235500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  54487318500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst          133                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             133                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst          133                       # number of overall hits
system.cpu3.icache.overall_hits::total            133                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          114                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           114                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          114                       # number of overall misses
system.cpu3.icache.overall_misses::total          114                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst      6547000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6547000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst      6547000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6547000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst          247                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          247                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst          247                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          247                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.461538                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.461538                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.461538                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.461538                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 57429.824561                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 57429.824561                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 57429.824561                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 57429.824561                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           63                       # number of writebacks
system.cpu3.icache.writebacks::total               63                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           19                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst           95                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           95                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst           95                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           95                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst      5640500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5640500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst      5640500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5640500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.384615                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.384615                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.384615                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.384615                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 59373.684210                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59373.684210                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 59373.684210                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59373.684210                       # average overall mshr miss latency
system.cpu3.icache.replacements                    63                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst          133                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            133                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          114                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          114                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst      6547000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6547000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst          247                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          247                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.461538                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.461538                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 57429.824561                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 57429.824561                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst           95                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           95                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst      5640500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5640500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.384615                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.384615                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 59373.684210                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59373.684210                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.776257                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                228                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               95                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             2.399999                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        382354000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.776257                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.993008                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.993008                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              589                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             589                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data          151                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             151                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data          151                       # number of overall hits
system.cpu3.dcache.overall_hits::total            151                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data          749                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           749                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data          749                       # number of overall misses
system.cpu3.dcache.overall_misses::total          749                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data     73624963                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     73624963                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data     73624963                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     73624963                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data          900                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          900                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data          900                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          900                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.832222                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.832222                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.832222                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.832222                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 98297.680907                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 98297.680907                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 98297.680907                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98297.680907                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         3025                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    64.361702                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks           81                       # number of writebacks
system.cpu3.dcache.writebacks::total               81                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data          616                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          616                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data          616                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          616                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          133                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          133                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          133                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          133                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data     13181500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     13181500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data     13181500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     13181500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.147777                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.147777                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.147777                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.147777                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 99109.022556                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 99109.022556                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 99109.022556                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 99109.022556                       # average overall mshr miss latency
system.cpu3.dcache.replacements                    95                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data           73                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             73                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data           51                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data      2025000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      2025000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data          124                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total          124                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.411290                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.411290                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 39705.882352                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39705.882352                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data           21                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data           30                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data      1705500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1705500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.241935                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.241935                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data        56850                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total        56850                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data           78                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            78                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data          698                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          698                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     71599963                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     71599963                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data          776                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          776                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.899484                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.899484                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 102578.743553                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 102578.743553                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          595                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          595                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data          103                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          103                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data     11476000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     11476000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.132731                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.132731                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 111417.475728                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 111417.475728                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data           12                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data        12000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199999                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.199999                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data         4000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.199999                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.199999                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data            3                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            5                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data        77000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        77000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data        15400                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        15400                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            5                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data        72000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        72000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.625000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data        14400                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total        14400                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data            2                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total              2                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data            5                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total            5                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data        20000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total        20000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data            7                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total            7                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.714285                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.714285                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data         4000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total         4000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data            5                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data        15000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total        15000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.714285                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.714285                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total         3000                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.790456                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                315                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              135                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.333333                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        382365500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.790456                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.930951                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.930951                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             1995                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            1995                       # Number of data accesses
system.cpu0.pwrStateResidencyTicks::ON    54877554000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     16672103                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16672103                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     16672103                       # number of overall hits
system.cpu0.icache.overall_hits::total       16672103                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         7213                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7213                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         7213                       # number of overall misses
system.cpu0.icache.overall_misses::total         7213                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    423186996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    423186996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    423186996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    423186996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16679316                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16679316                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16679316                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16679316                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000432                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000432                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000432                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000432                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 58670.039650                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58670.039650                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 58670.039650                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58670.039650                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2297                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.418604                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         6500                       # number of writebacks
system.cpu0.icache.writebacks::total             6500                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          681                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          681                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          681                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          681                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         6532                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6532                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         6532                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6532                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    384526998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    384526998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    384526998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    384526998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000391                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000391                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000391                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000391                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 58868.187078                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58868.187078                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 58868.187078                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58868.187078                       # average overall mshr miss latency
system.cpu0.icache.replacements                  6500                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     16672103                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16672103                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         7213                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7213                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    423186996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    423186996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16679316                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16679316                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000432                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000432                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 58670.039650                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58670.039650                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          681                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          681                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         6532                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6532                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    384526998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    384526998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 58868.187078                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58868.187078                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998878                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16678635                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6532                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2553.373392                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998878                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         33365164                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        33365164                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10902519                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10902519                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10902519                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10902519                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1916120                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1916120                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1916120                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1916120                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  79552548361                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  79552548361                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  79552548361                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  79552548361                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12818639                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12818639                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12818639                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12818639                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149479                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.149479                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149479                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.149479                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 41517.518924                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41517.518924                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 41517.518924                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41517.518924                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        48871                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          378                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1911                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    25.573521                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          126                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       283403                       # number of writebacks
system.cpu0.dcache.writebacks::total           283403                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1470895                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1470895                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1470895                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1470895                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       445225                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       445225                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       445225                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       445225                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  19063831486                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  19063831486                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  19063831486                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  19063831486                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.034732                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.034732                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.034732                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.034732                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 42818.420991                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42818.420991                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 42818.420991                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42818.420991                       # average overall mshr miss latency
system.cpu0.dcache.replacements                445195                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8455047                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8455047                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1883025                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1883025                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  77171189000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  77171189000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10338072                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10338072                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.182144                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.182144                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 40982.562100                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40982.562100                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1453224                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1453224                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       429801                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       429801                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  17971058000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  17971058000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.041574                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041574                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 41812.508579                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41812.508579                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2447472                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2447472                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        33095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        33095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   2381359361                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2381359361                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2480567                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2480567                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.013341                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013341                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71955.260945                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71955.260945                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        17671                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        17671                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        15424                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        15424                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1092773486                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1092773486                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.006217                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006217                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 70848.903397                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70848.903397                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           18                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       920500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       920500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.129496                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.129496                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 51138.888888                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 51138.888888                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       786500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       786500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.115107                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.115107                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 49156.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49156.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          126                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          126                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data         8000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015625                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015625                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015625                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015625                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         3000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data            5                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total            5                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       108500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       108500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.035211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.035211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data        21700                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total        21700                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data            5                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       103500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       103500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.035211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.035211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data        20700                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total        20700                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.998628                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           11348153                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           445244                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.487492                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.998628                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26083340                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26083340                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2201                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              176470                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                   8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                   3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                  17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                   9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                   6                       # number of demand (read+write) hits
system.l2.demand_hits::total                   178760                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2201                       # number of overall hits
system.l2.overall_hits::.cpu0.data             176470                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                  8                       # number of overall hits
system.l2.overall_hits::.cpu1.data                  3                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                 17                       # number of overall hits
system.l2.overall_hits::.cpu2.data                  9                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 46                       # number of overall hits
system.l2.overall_hits::.cpu3.data                  6                       # number of overall hits
system.l2.overall_hits::total                  178760                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              4331                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            268752                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                78                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               116                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                74                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data               107                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                49                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data               106                       # number of demand (read+write) misses
system.l2.demand_misses::total                 273613                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             4331                       # number of overall misses
system.l2.overall_misses::.cpu0.data           268752                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               78                       # number of overall misses
system.l2.overall_misses::.cpu1.data              116                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               74                       # number of overall misses
system.l2.overall_misses::.cpu2.data              107                       # number of overall misses
system.l2.overall_misses::.cpu3.inst               49                       # number of overall misses
system.l2.overall_misses::.cpu3.data              106                       # number of overall misses
system.l2.overall_misses::total                273613                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    350830500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  16527304000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      7557500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     13005000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      6843500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data     12808000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst      4938500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data     12802500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16936089500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    350830500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  16527304000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      7557500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     13005000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      6843500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data     12808000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst      4938500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data     12802500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16936089500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            6532                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          445222                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst              86                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             119                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst              91                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data             116                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst              95                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data             112                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               452373                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           6532                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         445222                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst             86                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            119                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst             91                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data            116                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst             95                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data            112                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              452373                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.663043                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.603635                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.906976                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.974789                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.813186                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.922413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.515789                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.946428                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.604839                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.663043                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.603635                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.906976                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.974789                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.813186                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.922413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.515789                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.946428                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.604839                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81004.502424                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 61496.487468                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96891.025641                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112112.068965                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92479.729729                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119700.934579                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 100785.714285                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120778.301886                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61897.970856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81004.502424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 61496.487468                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96891.025641                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112112.068965                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92479.729729                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119700.934579                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 100785.714285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120778.301886                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61897.970856                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              150062                       # number of writebacks
system.l2.writebacks::total                    150062                       # number of writebacks
system.l2.demand_mshr_hits::.cpu1.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  30                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 30                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         4331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       268752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst           72                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            273583                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         4331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       268752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst           72                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           273583                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    307520500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  13839784000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      6276500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     11714000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      4783000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data     11589500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst      3967500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data     11597500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14197232500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    307520500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  13839784000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      6276500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     11714000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      4783000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data     11589500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst      3967500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data     11597500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14197232500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.663043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.603635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.837209                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.966386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.681318                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.905172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.442105                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.604773                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.663043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.603635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.837209                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.966386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.681318                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.905172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.442105                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.604773                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71004.502424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 51496.487468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87173.611111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101860.869565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 77145.161290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110376.190476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 94464.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111514.423076                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51893.694052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71004.502424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 51496.487468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87173.611111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101860.869565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 77145.161290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110376.190476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 94464.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111514.423076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51893.694052                       # average overall mshr miss latency
system.l2.replacements                         336118                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       283642                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           283642                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       283642                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       283642                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6553                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6553                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6553                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6553                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        30905                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         30905                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        29500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        29500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666666                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666666                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             2702                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2710                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          12708                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             94                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             92                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             92                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12986                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1028366500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data     10700500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data     11121000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data     11212000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1061400000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        15410                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           94                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.824659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.979166                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.958333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.978723                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.827344                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80922.765187                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 113835.106382                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120880.434782                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 121869.565217                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81734.175265                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        12708                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           94                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12986                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    901286500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      9760500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data     10201000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data     10292000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    931540000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.824659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.979166                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.958333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.978723                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.827344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 70922.765187                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 103835.106382                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110880.434782                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 111869.565217                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71734.175265                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2201                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst             8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst            17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst            46                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2272                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         4331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           74                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4532                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    350830500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      7557500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst      6843500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst      4938500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    370170000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         6532                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst           86                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst           91                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst           95                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6804                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.663043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.906976                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.813186                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.515789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.666078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81004.502424                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96891.025641                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92479.729729                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 100785.714285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81679.170344                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         4331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst           72                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst           62                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst           42                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    307520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      6276500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst      4783000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst      3967500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    322547500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.663043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.837209                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.681318                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.442105                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.662404                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71004.502424                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87173.611111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 77145.161290                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 94464.285714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71565.897492                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       173768                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            173778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       256044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data           22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data           15                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data           14                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          256095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  15498937500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data      2304500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data      1687000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data      1590500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15504519500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       429812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data           23                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data           20                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data           18                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        429873                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.595711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.956521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.750000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.777777                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.595745                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 60532.320616                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data       104750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112466.666666                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 113607.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 60542.062515                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       256044                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data           21                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data           13                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data           12                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       256090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  12938497500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      1953500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data      1388500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data      1305500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12943145000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.595711                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.913043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.649999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.666666                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.595734                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 50532.320616                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93023.809523                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 106807.692307                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 108791.666666                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 50541.391698                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              19                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.928571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.949999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       252000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       364500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.928571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.949999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19384.615384                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19184.210526                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998266                       # Cycle average of tags in use
system.l2.tags.total_refs                      867348                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    336183                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.579987                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.117281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.189687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       49.685178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.000964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.001281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.000913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.000656                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.000839                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.220582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.776330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999972                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7522615                       # Number of tag accesses
system.l2.tags.data_accesses                  7522615                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        277184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      17200064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data          7360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17509248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       277184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        288448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9603968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9603968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           4331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         268751                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst             42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data            104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              273582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       150062                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             150062                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5050953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        313426214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            83968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           134116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            72306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data           122454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            48981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data           121288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             319060284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5050953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        83968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        72306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        48981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5256210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175007216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175007216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175007216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5050953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       313426214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           83968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          134116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           72306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data          122454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           48981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data          121288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            494067501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    149848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      4331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    149365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        72.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       110.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples       103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018749                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000153842749                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8400                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8400                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              467560                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             141705                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      273582                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     150062                       # Number of write requests accepted
system.mem_ctrls.readBursts                    273582                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   150062                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 119395                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   214                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             65830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             67483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             71930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              738                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1300207500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  770935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4191213750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8432.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27182.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   127381                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  139964                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                273582                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               150062                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  144127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36668                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    530.621577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   339.717656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   400.927781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6345     17.30%     17.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7431     20.26%     37.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2782      7.58%     45.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2658      7.24%     52.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2119      5.77%     58.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1278      3.48%     61.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1044      2.84%     64.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          905      2.46%     66.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12106     33.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36668                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.354999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.408000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.871051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           6889     82.01%     82.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          1469     17.48%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            16      0.19%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            6      0.07%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            5      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8400                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.836428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.818216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.793266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              989     11.77%     11.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              371      4.41%     16.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6161     73.34%     89.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              790      9.40%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               83      0.98%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8400                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9867968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7641280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9588864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17509248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9603968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       179.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       174.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    319.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   54877410500                       # Total gap between requests
system.mem_ctrls.avgGap                     129536.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       277184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      9559360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         4608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data         7040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data         6592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         6528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9588864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5050953.983845562674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 174194352.758506685495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 83968.757062313670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 128285.601067423674                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 72306.429692547884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 120121.971908587613                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 48981.774953016312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 118955.739171611043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 174731986.050252884626                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         4331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       268751                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           72                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          115                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data          105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data          104                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       150062                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    129028500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   4033239500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      3268000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      6901750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      2182500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data      7191000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst      2204000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      7198500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1295574453750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29791.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     15007.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45388.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60015.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     35201.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68485.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     52476.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69216.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8633594.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            200662560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            106654680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           995537340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          748344420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       4331982720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22116047310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2449016160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30948245190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.950885                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6159159250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1832270250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46886124500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             61146960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             32500380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           105357840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           33747300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       4331982720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13426384200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9766621920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27757741320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.812291                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25254406750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1832284000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27790863250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                  3                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples            2                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     27250569500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   38518889543.521987                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value     13601500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  54487537500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              2                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      376415000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  54501139000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           91                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total              91                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           91                       # number of overall hits
system.cpu1.icache.overall_hits::total             91                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          105                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           105                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          105                       # number of overall misses
system.cpu1.icache.overall_misses::total          105                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst      9451000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9451000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst      9451000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9451000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst          196                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          196                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst          196                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          196                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.535714                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.535714                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.535714                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.535714                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 90009.523809                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 90009.523809                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 90009.523809                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 90009.523809                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           56                       # number of writebacks
system.cpu1.icache.writebacks::total               56                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           86                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst           86                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           86                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst      7796500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7796500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst      7796500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7796500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.438775                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.438775                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.438775                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.438775                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 90656.976744                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 90656.976744                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 90656.976744                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 90656.976744                       # average overall mshr miss latency
system.cpu1.icache.replacements                    56                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           91                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total             91                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          105                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          105                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst      9451000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9451000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst          196                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          196                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.535714                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.535714                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 90009.523809                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 90009.523809                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst           86                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst      7796500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7796500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.438775                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.438775                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 90656.976744                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 90656.976744                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           29.797503                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                177                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               86                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.058139                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        367707000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    29.797503                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.931171                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.931171                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              478                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             478                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data          148                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             148                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data          148                       # number of overall hits
system.cpu1.dcache.overall_hits::total            148                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          750                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           750                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          750                       # number of overall misses
system.cpu1.dcache.overall_misses::total          750                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     72024472                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     72024472                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     72024472                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     72024472                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data          898                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          898                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data          898                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          898                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.835189                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.835189                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.835189                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.835189                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 96032.629333                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96032.629333                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 96032.629333                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96032.629333                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         2662                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.926829                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks           79                       # number of writebacks
system.cpu1.dcache.writebacks::total               79                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data          618                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          618                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data          618                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          618                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          132                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          132                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          132                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          132                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     13352999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     13352999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     13352999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     13352999                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.146993                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.146993                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.146993                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.146993                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101159.083333                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101159.083333                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101159.083333                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101159.083333                       # average overall mshr miss latency
system.cpu1.dcache.replacements                    92                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data           48                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data      3345000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      3345000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data          123                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          123                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.390243                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.390243                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69687.500000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69687.500000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data           18                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data           30                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data      2376500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      2376500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.243902                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.243902                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79216.666666                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79216.666666                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data           73                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            73                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          702                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          702                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     68679472                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     68679472                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data          775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          775                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.905806                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.905806                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97834.005698                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97834.005698                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          600                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          600                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data     10976499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     10976499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.131612                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.131612                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107612.735294                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107612.735294                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data            9                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data        23000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        23000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        11500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        11500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        21000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        21000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        10500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data            4                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data        18000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        18000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         9000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data        16000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        16000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         8000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         8000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data            4                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total              4                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data         8500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total         8500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data            6                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total            6                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.333333                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.333333                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data         4250                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total         4250                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data         6500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total         6500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data         3250                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total         3250                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.796487                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                306                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              134                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.283582                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        367718500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.796487                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.931140                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.931140                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             1976                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            1976                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  54877554000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            436716                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       433704                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6679                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          347888                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15715                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15715                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6804                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       429912                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           20                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           20                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        19564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1335680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          357                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1357026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       834048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     46632000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         9088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        12672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         9664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        12480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        10112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        12352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               47532416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          336195                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9607680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           788593                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.154262                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.433245                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 680668     86.31%     86.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 101053     12.81%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2009      0.25%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2873      0.36%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1990      0.25%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             788593                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          742635000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            202996                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            143485                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            206998                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            145989                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         667857992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9798499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            201998                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            131992                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
