Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Jul  6 21:01:10 2022
| Host         : mpc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file disco_dance_floor_timing_summary_routed.rpt -pb disco_dance_floor_timing_summary_routed.pb -rpx disco_dance_floor_timing_summary_routed.rpx -warn_on_violation
| Design       : disco_dance_floor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      5           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.220        0.000                      0                 1179        0.055        0.000                      0                 1179        3.000        0.000                       0                   258  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
e/eth_clk_gen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0        {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         
led_clk_gen/inst/clk_in1    {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1        {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_1        {0.000 5.000}      10.000          100.000         
sys_clk_pin                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
e/eth_clk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0             14.025        0.000                      0                  325        0.089        0.000                      0                  325        9.500        0.000                       0                   108  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  
led_clk_gen/inst/clk_in1                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1             43.910        0.000                      0                  224        0.187        0.000                      0                  224       24.500        0.000                       0                   102  
  clkfbout_clk_wiz_1                                                                                                                                                          7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1  clk_out1_clk_wiz_0        7.189        0.000                      0                    2        0.191        0.000                      0                    2  
clk_out1_clk_wiz_0  clk_out1_clk_wiz_1        4.765        0.000                      0                    9        0.269        0.000                      0                    9  
sys_clk_pin         clk_out1_clk_wiz_1        1.220        0.000                      0                   27        0.909        0.000                      0                   27  
clk_out1_clk_wiz_0  sys_clk_pin               3.193        0.000                      0                  380        0.055        0.000                      0                  380  
clk_out1_clk_wiz_1  sys_clk_pin               3.863        0.000                      0                  223        0.072        0.000                      0                  223  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out1_clk_wiz_1                      
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  e/eth_clk_gen/inst/clk_in1
  To Clock:  e/eth_clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e/eth_clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { e/eth_clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.025ns  (required time - arrival time)
  Source:                 e/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/data_buff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.123ns (20.143%)  route 4.452ns (79.857%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.494 - 20.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.610     1.612    e/clk_out1
    SLICE_X60Y76         FDRE                                         r  e/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     2.130 f  e/bit_counter_reg[3]/Q
                         net (fo=13, routed)          1.184     3.315    e/bit_counter_reg[3]
    SLICE_X57Y76         LUT4 (Prop_lut4_I0_O)        0.154     3.469 r  e/bit_counter[9]_i_3/O
                         net (fo=5, routed)           0.877     4.346    e/bit_counter[9]_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.327     4.673 r  e/buff_index[4]_i_1/O
                         net (fo=48, routed)          1.804     6.476    e/buff_index
    SLICE_X51Y75         LUT6 (Prop_lut6_I3_O)        0.124     6.600 r  e/data_buff[14]_i_1/O
                         net (fo=1, routed)           0.587     7.188    e/data_buff[14]_i_1_n_0
    SLICE_X51Y75         FDRE                                         r  e/data_buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.491    21.494    e/clk_out1
    SLICE_X51Y75         FDRE                                         r  e/data_buff_reg[14]/C
                         clock pessimism              0.007    21.501    
                         clock uncertainty           -0.084    21.418    
    SLICE_X51Y75         FDRE (Setup_fdre_C_CE)      -0.205    21.213    e/data_buff_reg[14]
  -------------------------------------------------------------------
                         required time                         21.213    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                 14.025    

Slack (MET) :             14.126ns  (required time - arrival time)
  Source:                 e/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/data_buff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.476ns  (logic 1.123ns (20.508%)  route 4.353ns (79.492%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.610     1.612    e/clk_out1
    SLICE_X60Y76         FDRE                                         r  e/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     2.130 f  e/bit_counter_reg[3]/Q
                         net (fo=13, routed)          1.184     3.315    e/bit_counter_reg[3]
    SLICE_X57Y76         LUT4 (Prop_lut4_I0_O)        0.154     3.469 r  e/bit_counter[9]_i_3/O
                         net (fo=5, routed)           0.877     4.346    e/bit_counter[9]_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.327     4.673 r  e/buff_index[4]_i_1/O
                         net (fo=48, routed)          1.737     6.409    e/buff_index
    SLICE_X51Y75         LUT6 (Prop_lut6_I3_O)        0.124     6.533 r  e/data_buff[4]_i_1/O
                         net (fo=1, routed)           0.555     7.088    e/data_buff[4]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  e/data_buff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.493    21.496    e/clk_out1
    SLICE_X48Y75         FDRE                                         r  e/data_buff_reg[4]/C
                         clock pessimism              0.007    21.503    
                         clock uncertainty           -0.084    21.420    
    SLICE_X48Y75         FDRE (Setup_fdre_C_CE)      -0.205    21.215    e/data_buff_reg[4]
  -------------------------------------------------------------------
                         required time                         21.215    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                 14.126    

Slack (MET) :             14.287ns  (required time - arrival time)
  Source:                 e/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/data_buff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 1.123ns (21.135%)  route 4.190ns (78.865%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 21.494 - 20.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.610     1.612    e/clk_out1
    SLICE_X60Y76         FDRE                                         r  e/bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.518     2.130 f  e/bit_counter_reg[3]/Q
                         net (fo=13, routed)          1.184     3.315    e/bit_counter_reg[3]
    SLICE_X57Y76         LUT4 (Prop_lut4_I0_O)        0.154     3.469 r  e/bit_counter[9]_i_3/O
                         net (fo=5, routed)           0.877     4.346    e/bit_counter[9]_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.327     4.673 r  e/buff_index[4]_i_1/O
                         net (fo=48, routed)          1.539     6.211    e/buff_index
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.124     6.335 r  e/data_buff[10]_i_1/O
                         net (fo=1, routed)           0.591     6.926    e/data_buff[10]_i_1_n_0
    SLICE_X51Y74         FDRE                                         r  e/data_buff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.491    21.494    e/clk_out1
    SLICE_X51Y74         FDRE                                         r  e/data_buff_reg[10]/C
                         clock pessimism              0.007    21.501    
                         clock uncertainty           -0.084    21.418    
    SLICE_X51Y74         FDRE (Setup_fdre_C_CE)      -0.205    21.213    e/data_buff_reg[10]
  -------------------------------------------------------------------
                         required time                         21.213    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                 14.287    

Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_wr_addr_o_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 21.583 - 20.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.696     1.698    e/clk_out1
    DSP48_X1Y30          DSP48E1                                      r  e/bram_wr_addr_o2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     5.904 r  e/bram_wr_addr_o2/PCOUT[0]
                         net (fo=1, routed)           0.002     5.906    e/bram_wr_addr_o2_n_153
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.580    21.583    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
                         clock pessimism              0.096    21.679    
                         clock uncertainty           -0.084    21.595    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    20.195    e/bram_wr_addr_o_reg
  -------------------------------------------------------------------
                         required time                         20.195    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                 14.289    

Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_wr_addr_o_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 21.583 - 20.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.696     1.698    e/clk_out1
    DSP48_X1Y30          DSP48E1                                      r  e/bram_wr_addr_o2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     5.904 r  e/bram_wr_addr_o2/PCOUT[10]
                         net (fo=1, routed)           0.002     5.906    e/bram_wr_addr_o2_n_143
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.580    21.583    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
                         clock pessimism              0.096    21.679    
                         clock uncertainty           -0.084    21.595    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    20.195    e/bram_wr_addr_o_reg
  -------------------------------------------------------------------
                         required time                         20.195    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                 14.289    

Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_wr_addr_o_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 21.583 - 20.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.696     1.698    e/clk_out1
    DSP48_X1Y30          DSP48E1                                      r  e/bram_wr_addr_o2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     5.904 r  e/bram_wr_addr_o2/PCOUT[11]
                         net (fo=1, routed)           0.002     5.906    e/bram_wr_addr_o2_n_142
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.580    21.583    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
                         clock pessimism              0.096    21.679    
                         clock uncertainty           -0.084    21.595    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    20.195    e/bram_wr_addr_o_reg
  -------------------------------------------------------------------
                         required time                         20.195    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                 14.289    

Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_wr_addr_o_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 21.583 - 20.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.696     1.698    e/clk_out1
    DSP48_X1Y30          DSP48E1                                      r  e/bram_wr_addr_o2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     5.904 r  e/bram_wr_addr_o2/PCOUT[12]
                         net (fo=1, routed)           0.002     5.906    e/bram_wr_addr_o2_n_141
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.580    21.583    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
                         clock pessimism              0.096    21.679    
                         clock uncertainty           -0.084    21.595    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    20.195    e/bram_wr_addr_o_reg
  -------------------------------------------------------------------
                         required time                         20.195    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                 14.289    

Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_wr_addr_o_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 21.583 - 20.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.696     1.698    e/clk_out1
    DSP48_X1Y30          DSP48E1                                      r  e/bram_wr_addr_o2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     5.904 r  e/bram_wr_addr_o2/PCOUT[13]
                         net (fo=1, routed)           0.002     5.906    e/bram_wr_addr_o2_n_140
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.580    21.583    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
                         clock pessimism              0.096    21.679    
                         clock uncertainty           -0.084    21.595    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    20.195    e/bram_wr_addr_o_reg
  -------------------------------------------------------------------
                         required time                         20.195    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                 14.289    

Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_wr_addr_o_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 21.583 - 20.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.696     1.698    e/clk_out1
    DSP48_X1Y30          DSP48E1                                      r  e/bram_wr_addr_o2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     5.904 r  e/bram_wr_addr_o2/PCOUT[14]
                         net (fo=1, routed)           0.002     5.906    e/bram_wr_addr_o2_n_139
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.580    21.583    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
                         clock pessimism              0.096    21.679    
                         clock uncertainty           -0.084    21.595    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    20.195    e/bram_wr_addr_o_reg
  -------------------------------------------------------------------
                         required time                         20.195    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                 14.289    

Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_wr_addr_o_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 21.583 - 20.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.696     1.698    e/clk_out1
    DSP48_X1Y30          DSP48E1                                      r  e/bram_wr_addr_o2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     5.904 r  e/bram_wr_addr_o2/PCOUT[15]
                         net (fo=1, routed)           0.002     5.906    e/bram_wr_addr_o2_n_138
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    21.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    18.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.580    21.583    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
                         clock pessimism              0.096    21.679    
                         clock uncertainty           -0.084    21.595    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    20.195    e/bram_wr_addr_o_reg
  -------------------------------------------------------------------
                         required time                         20.195    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                 14.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 e/data_buff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.826%)  route 0.259ns (58.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.549     0.551    e/clk_out1
    SLICE_X52Y74         FDRE                                         r  e/data_buff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  e/data_buff_reg[12]/Q
                         net (fo=1, routed)           0.259     0.950    e/data_buff[12]
    SLICE_X51Y73         LUT3 (Prop_lut3_I2_O)        0.045     0.995 r  e/bram_d_o[12]_i_1/O
                         net (fo=1, routed)           0.000     0.995    e/bram_d_o[12]_i_1_n_0
    SLICE_X51Y73         FDRE                                         r  e/bram_d_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.818     0.820    e/clk_out1
    SLICE_X51Y73         FDRE                                         r  e/bram_d_o_reg[12]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.092     0.907    e/bram_d_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 e/data_buff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.187ns (38.525%)  route 0.298ns (61.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.552     0.554    e/clk_out1
    SLICE_X52Y77         FDRE                                         r  e/data_buff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  e/data_buff_reg[30]/Q
                         net (fo=1, routed)           0.298     0.993    e/data_buff[30]
    SLICE_X49Y76         LUT3 (Prop_lut3_I0_O)        0.046     1.039 r  e/bram_d_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.039    e/bram_d_o[3]_i_1_n_0
    SLICE_X49Y76         FDRE                                         r  e/bram_d_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.820     0.822    e/clk_out1
    SLICE_X49Y76         FDRE                                         r  e/bram_d_o_reg[3]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X49Y76         FDRE (Hold_fdre_C_D)         0.107     0.924    e/bram_d_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 e/data_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.185ns (34.529%)  route 0.351ns (65.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.549     0.551    e/clk_out1
    SLICE_X52Y75         FDRE                                         r  e/data_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  e/data_buff_reg[5]/Q
                         net (fo=2, routed)           0.351     1.042    e/data_buff[5]
    SLICE_X49Y75         LUT2 (Prop_lut2_I0_O)        0.044     1.086 r  e/bram_d_o[5]_i_1/O
                         net (fo=1, routed)           0.000     1.086    e/bram_d_o[5]_i_1_n_0
    SLICE_X49Y75         FDRE                                         r  e/bram_d_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.819     0.821    e/clk_out1
    SLICE_X49Y75         FDRE                                         r  e/bram_d_o_reg[5]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.107     0.923    e/bram_d_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 e/data_buff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.650%)  route 0.336ns (64.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.549     0.551    e/clk_out1
    SLICE_X52Y75         FDRE                                         r  e/data_buff_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  e/data_buff_reg[35]/Q
                         net (fo=2, routed)           0.336     1.027    e/data_buff[35]
    SLICE_X49Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.072 r  e/bram_d_o[8]_i_1/O
                         net (fo=1, routed)           0.000     1.072    e/bram_d_o[8]_i_1_n_0
    SLICE_X49Y75         FDRE                                         r  e/bram_d_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.819     0.821    e/clk_out1
    SLICE_X49Y75         FDRE                                         r  e/bram_d_o_reg[8]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.092     0.908    e/bram_d_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 e/buff_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/data_buff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.209ns (38.128%)  route 0.339ns (61.872%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.550     0.552    e/clk_out1
    SLICE_X56Y75         FDRE                                         r  e/buff_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  e/buff_index_reg[1]/Q
                         net (fo=49, routed)          0.339     1.055    e/buff_index_reg[1]
    SLICE_X50Y75         LUT5 (Prop_lut5_I1_O)        0.045     1.100 r  e/data_buff[29]_i_1/O
                         net (fo=1, routed)           0.000     1.100    e/data_buff[29]_i_1_n_0
    SLICE_X50Y75         FDRE                                         r  e/data_buff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.817     0.819    e/clk_out1
    SLICE_X50Y75         FDRE                                         r  e/data_buff_reg[29]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X50Y75         FDRE (Hold_fdre_C_D)         0.121     0.935    e/data_buff_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 e/data_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.551     0.553    e/clk_out1
    SLICE_X48Y75         FDRE                                         r  e/data_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  e/data_buff_reg[4]/Q
                         net (fo=1, routed)           0.086     0.779    e/data_buff[4]
    SLICE_X49Y75         LUT3 (Prop_lut3_I2_O)        0.045     0.824 r  e/bram_d_o[4]_i_1/O
                         net (fo=1, routed)           0.000     0.824    e/bram_d_o[4]_i_1_n_0
    SLICE_X49Y75         FDRE                                         r  e/bram_d_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.819     0.821    e/clk_out1
    SLICE_X49Y75         FDRE                                         r  e/bram_d_o_reg[4]/C
                         clock pessimism             -0.255     0.566    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.091     0.657    e/bram_d_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 e/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/data_buff_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.865%)  route 0.258ns (61.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.554     0.556    e/clk_out1
    SLICE_X50Y79         FDRE                                         r  e/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  e/init_reg/Q
                         net (fo=93, routed)          0.258     0.978    e/init_reg_n_0
    SLICE_X52Y77         FDRE                                         r  e/data_buff_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.819     0.821    e/clk_out1
    SLICE_X52Y77         FDRE                                         r  e/data_buff_reg[30]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X52Y77         FDRE (Hold_fdre_C_R)        -0.018     0.798    e/data_buff_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 e/data_buff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.551     0.553    e/clk_out1
    SLICE_X50Y73         FDRE                                         r  e/data_buff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  e/data_buff_reg[11]/Q
                         net (fo=2, routed)           0.093     0.810    e/data_buff[11]
    SLICE_X51Y73         LUT2 (Prop_lut2_I0_O)        0.048     0.858 r  e/bram_d_o[11]_i_1/O
                         net (fo=1, routed)           0.000     0.858    e/bram_d_o[11]_i_1_n_0
    SLICE_X51Y73         FDRE                                         r  e/bram_d_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.818     0.820    e/clk_out1
    SLICE_X51Y73         FDRE                                         r  e/bram_d_o_reg[11]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.107     0.673    e/bram_d_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 e/data_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.898%)  route 0.155ns (45.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.550     0.552    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/data_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  e/data_buff_reg[1]/Q
                         net (fo=2, routed)           0.155     0.848    e/data_buff[1]
    SLICE_X54Y76         LUT3 (Prop_lut3_I2_O)        0.048     0.896 r  e/bram_d_o[1]_i_1/O
                         net (fo=1, routed)           0.000     0.896    e/bram_d_o[1]_i_1_n_0
    SLICE_X54Y76         FDRE                                         r  e/bram_d_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.817     0.819    e/clk_out1
    SLICE_X54Y76         FDRE                                         r  e/bram_d_o_reg[1]/C
                         clock pessimism             -0.254     0.565    
    SLICE_X54Y76         FDRE (Hold_fdre_C_D)         0.131     0.696    e/bram_d_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 e/data_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/bram_d_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.550     0.552    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/data_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  e/data_buff_reg[0]/Q
                         net (fo=2, routed)           0.151     0.844    e/data_buff[0]
    SLICE_X54Y76         LUT3 (Prop_lut3_I2_O)        0.045     0.889 r  e/bram_d_o[0]_i_1/O
                         net (fo=1, routed)           0.000     0.889    e/bram_d_o[0]_i_1_n_0
    SLICE_X54Y76         FDRE                                         r  e/bram_d_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.817     0.819    e/clk_out1
    SLICE_X54Y76         FDRE                                         r  e/bram_d_o_reg[0]/C
                         clock pessimism             -0.254     0.565    
    SLICE_X54Y76         FDRE (Hold_fdre_C_D)         0.120     0.685    e/bram_d_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    e/eth_clk_gen/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y31      e/bram_wr_addr_o_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y76     e/bit_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y76     e/bit_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X60Y76     e/bit_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X58Y77     e/bit_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y76     e/bit_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y76     e/bit_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X56Y76     e/bit_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y76     e/bit_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y76     e/bit_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y76     e/bit_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y76     e/bit_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y76     e/bit_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y76     e/bit_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y77     e/bit_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y77     e/bit_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y76     e/bit_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y76     e/bit_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y76     e/bit_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y76     e/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y76     e/bit_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y76     e/bit_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y76     e/bit_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y76     e/bit_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y77     e/bit_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y77     e/bit_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y76     e/bit_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y76     e/bit_counter_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    e/eth_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  led_clk_gen/inst/clk_in1
  To Clock:  led_clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         led_clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { led_clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       43.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.910ns  (required time - arrival time)
  Source:                 bit_cycles_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 0.828ns (14.283%)  route 4.969ns (85.717%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 51.522 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.620     1.622    led_clk
    SLICE_X43Y79         FDRE                                         r  bit_cycles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  bit_cycles_reg[6]/Q
                         net (fo=4, routed)           0.833     2.912    bit_cycles_reg_n_0_[6]
    SLICE_X44Y79         LUT5 (Prop_lut5_I3_O)        0.124     3.036 f  current_bits[26]_i_3/O
                         net (fo=3, routed)           0.654     3.689    current_bits[26]_i_3_n_0
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     3.813 f  current_bits[26]_i_2/O
                         net (fo=3, routed)           0.887     4.700    current_bits[26]_i_2_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I3_O)        0.124     4.824 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.595     7.420    current_bits
    SLICE_X8Y59          FDRE                                         r  current_bits_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.519    51.522    led_clk
    SLICE_X8Y59          FDRE                                         r  current_bits_reg[9]/C
                         clock pessimism              0.079    51.601    
                         clock uncertainty           -0.103    51.499    
    SLICE_X8Y59          FDRE (Setup_fdre_C_CE)      -0.169    51.330    current_bits_reg[9]
  -------------------------------------------------------------------
                         required time                         51.330    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 43.910    

Slack (MET) :             43.964ns  (required time - arrival time)
  Source:                 bit_cycles_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 0.828ns (14.512%)  route 4.878ns (85.488%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 51.521 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.620     1.622    led_clk
    SLICE_X43Y79         FDRE                                         r  bit_cycles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  bit_cycles_reg[6]/Q
                         net (fo=4, routed)           0.833     2.912    bit_cycles_reg_n_0_[6]
    SLICE_X44Y79         LUT5 (Prop_lut5_I3_O)        0.124     3.036 f  current_bits[26]_i_3/O
                         net (fo=3, routed)           0.654     3.689    current_bits[26]_i_3_n_0
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     3.813 f  current_bits[26]_i_2/O
                         net (fo=3, routed)           0.887     4.700    current_bits[26]_i_2_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I3_O)        0.124     4.824 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.504     7.328    current_bits
    SLICE_X9Y61          FDRE                                         r  current_bits_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.518    51.521    led_clk
    SLICE_X9Y61          FDRE                                         r  current_bits_reg[17]/C
                         clock pessimism              0.079    51.600    
                         clock uncertainty           -0.103    51.498    
    SLICE_X9Y61          FDRE (Setup_fdre_C_CE)      -0.205    51.293    current_bits_reg[17]
  -------------------------------------------------------------------
                         required time                         51.293    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                 43.964    

Slack (MET) :             44.000ns  (required time - arrival time)
  Source:                 bit_cycles_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 0.828ns (14.512%)  route 4.878ns (85.488%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 51.521 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.620     1.622    led_clk
    SLICE_X43Y79         FDRE                                         r  bit_cycles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  bit_cycles_reg[6]/Q
                         net (fo=4, routed)           0.833     2.912    bit_cycles_reg_n_0_[6]
    SLICE_X44Y79         LUT5 (Prop_lut5_I3_O)        0.124     3.036 f  current_bits[26]_i_3/O
                         net (fo=3, routed)           0.654     3.689    current_bits[26]_i_3_n_0
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     3.813 f  current_bits[26]_i_2/O
                         net (fo=3, routed)           0.887     4.700    current_bits[26]_i_2_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I3_O)        0.124     4.824 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.504     7.328    current_bits
    SLICE_X8Y61          FDRE                                         r  current_bits_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.518    51.521    led_clk
    SLICE_X8Y61          FDRE                                         r  current_bits_reg[10]/C
                         clock pessimism              0.079    51.600    
                         clock uncertainty           -0.103    51.498    
    SLICE_X8Y61          FDRE (Setup_fdre_C_CE)      -0.169    51.329    current_bits_reg[10]
  -------------------------------------------------------------------
                         required time                         51.329    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                 44.000    

Slack (MET) :             44.000ns  (required time - arrival time)
  Source:                 bit_cycles_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 0.828ns (14.512%)  route 4.878ns (85.488%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 51.521 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.620     1.622    led_clk
    SLICE_X43Y79         FDRE                                         r  bit_cycles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  bit_cycles_reg[6]/Q
                         net (fo=4, routed)           0.833     2.912    bit_cycles_reg_n_0_[6]
    SLICE_X44Y79         LUT5 (Prop_lut5_I3_O)        0.124     3.036 f  current_bits[26]_i_3/O
                         net (fo=3, routed)           0.654     3.689    current_bits[26]_i_3_n_0
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     3.813 f  current_bits[26]_i_2/O
                         net (fo=3, routed)           0.887     4.700    current_bits[26]_i_2_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I3_O)        0.124     4.824 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.504     7.328    current_bits
    SLICE_X8Y61          FDRE                                         r  current_bits_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.518    51.521    led_clk
    SLICE_X8Y61          FDRE                                         r  current_bits_reg[14]/C
                         clock pessimism              0.079    51.600    
                         clock uncertainty           -0.103    51.498    
    SLICE_X8Y61          FDRE (Setup_fdre_C_CE)      -0.169    51.329    current_bits_reg[14]
  -------------------------------------------------------------------
                         required time                         51.329    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                 44.000    

Slack (MET) :             44.170ns  (required time - arrival time)
  Source:                 bit_cycles_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.828ns (15.052%)  route 4.673ns (84.948%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 51.522 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.620     1.622    led_clk
    SLICE_X43Y79         FDRE                                         r  bit_cycles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  bit_cycles_reg[6]/Q
                         net (fo=4, routed)           0.833     2.912    bit_cycles_reg_n_0_[6]
    SLICE_X44Y79         LUT5 (Prop_lut5_I3_O)        0.124     3.036 f  current_bits[26]_i_3/O
                         net (fo=3, routed)           0.654     3.689    current_bits[26]_i_3_n_0
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     3.813 f  current_bits[26]_i_2/O
                         net (fo=3, routed)           0.887     4.700    current_bits[26]_i_2_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I3_O)        0.124     4.824 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.299     7.123    current_bits
    SLICE_X9Y60          FDRE                                         r  current_bits_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.519    51.522    led_clk
    SLICE_X9Y60          FDRE                                         r  current_bits_reg[11]/C
                         clock pessimism              0.079    51.601    
                         clock uncertainty           -0.103    51.499    
    SLICE_X9Y60          FDRE (Setup_fdre_C_CE)      -0.205    51.294    current_bits_reg[11]
  -------------------------------------------------------------------
                         required time                         51.294    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 44.170    

Slack (MET) :             44.170ns  (required time - arrival time)
  Source:                 bit_cycles_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.828ns (15.052%)  route 4.673ns (84.948%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 51.522 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.620     1.622    led_clk
    SLICE_X43Y79         FDRE                                         r  bit_cycles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  bit_cycles_reg[6]/Q
                         net (fo=4, routed)           0.833     2.912    bit_cycles_reg_n_0_[6]
    SLICE_X44Y79         LUT5 (Prop_lut5_I3_O)        0.124     3.036 f  current_bits[26]_i_3/O
                         net (fo=3, routed)           0.654     3.689    current_bits[26]_i_3_n_0
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     3.813 f  current_bits[26]_i_2/O
                         net (fo=3, routed)           0.887     4.700    current_bits[26]_i_2_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I3_O)        0.124     4.824 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.299     7.123    current_bits
    SLICE_X9Y60          FDRE                                         r  current_bits_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.519    51.522    led_clk
    SLICE_X9Y60          FDRE                                         r  current_bits_reg[15]/C
                         clock pessimism              0.079    51.601    
                         clock uncertainty           -0.103    51.499    
    SLICE_X9Y60          FDRE (Setup_fdre_C_CE)      -0.205    51.294    current_bits_reg[15]
  -------------------------------------------------------------------
                         required time                         51.294    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 44.170    

Slack (MET) :             44.206ns  (required time - arrival time)
  Source:                 bit_cycles_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.828ns (15.052%)  route 4.673ns (84.948%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 51.522 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.620     1.622    led_clk
    SLICE_X43Y79         FDRE                                         r  bit_cycles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  bit_cycles_reg[6]/Q
                         net (fo=4, routed)           0.833     2.912    bit_cycles_reg_n_0_[6]
    SLICE_X44Y79         LUT5 (Prop_lut5_I3_O)        0.124     3.036 f  current_bits[26]_i_3/O
                         net (fo=3, routed)           0.654     3.689    current_bits[26]_i_3_n_0
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     3.813 f  current_bits[26]_i_2/O
                         net (fo=3, routed)           0.887     4.700    current_bits[26]_i_2_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I3_O)        0.124     4.824 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.299     7.123    current_bits
    SLICE_X8Y60          FDRE                                         r  current_bits_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.519    51.522    led_clk
    SLICE_X8Y60          FDRE                                         r  current_bits_reg[12]/C
                         clock pessimism              0.079    51.601    
                         clock uncertainty           -0.103    51.499    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.169    51.330    current_bits_reg[12]
  -------------------------------------------------------------------
                         required time                         51.330    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 44.206    

Slack (MET) :             44.206ns  (required time - arrival time)
  Source:                 bit_cycles_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.828ns (15.052%)  route 4.673ns (84.948%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 51.522 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.620     1.622    led_clk
    SLICE_X43Y79         FDRE                                         r  bit_cycles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  bit_cycles_reg[6]/Q
                         net (fo=4, routed)           0.833     2.912    bit_cycles_reg_n_0_[6]
    SLICE_X44Y79         LUT5 (Prop_lut5_I3_O)        0.124     3.036 f  current_bits[26]_i_3/O
                         net (fo=3, routed)           0.654     3.689    current_bits[26]_i_3_n_0
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     3.813 f  current_bits[26]_i_2/O
                         net (fo=3, routed)           0.887     4.700    current_bits[26]_i_2_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I3_O)        0.124     4.824 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.299     7.123    current_bits
    SLICE_X8Y60          FDRE                                         r  current_bits_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.519    51.522    led_clk
    SLICE_X8Y60          FDRE                                         r  current_bits_reg[13]/C
                         clock pessimism              0.079    51.601    
                         clock uncertainty           -0.103    51.499    
    SLICE_X8Y60          FDRE (Setup_fdre_C_CE)      -0.169    51.330    current_bits_reg[13]
  -------------------------------------------------------------------
                         required time                         51.330    
                         arrival time                          -7.123    
  -------------------------------------------------------------------
                         slack                                 44.206    

Slack (MET) :             44.356ns  (required time - arrival time)
  Source:                 bit_cycles_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 0.828ns (15.480%)  route 4.521ns (84.520%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 51.520 - 50.000 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.620     1.622    led_clk
    SLICE_X43Y79         FDRE                                         r  bit_cycles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.456     2.078 f  bit_cycles_reg[6]/Q
                         net (fo=4, routed)           0.833     2.912    bit_cycles_reg_n_0_[6]
    SLICE_X44Y79         LUT5 (Prop_lut5_I3_O)        0.124     3.036 f  current_bits[26]_i_3/O
                         net (fo=3, routed)           0.654     3.689    current_bits[26]_i_3_n_0
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.124     3.813 f  current_bits[26]_i_2/O
                         net (fo=3, routed)           0.887     4.700    current_bits[26]_i_2_n_0
    SLICE_X45Y78         LUT5 (Prop_lut5_I3_O)        0.124     4.824 r  current_bits[26]_i_1/O
                         net (fo=27, routed)          2.147     6.971    current_bits
    SLICE_X8Y62          FDRE                                         r  current_bits_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517    51.520    led_clk
    SLICE_X8Y62          FDRE                                         r  current_bits_reg[16]/C
                         clock pessimism              0.079    51.599    
                         clock uncertainty           -0.103    51.497    
    SLICE_X8Y62          FDRE (Setup_fdre_C_CE)      -0.169    51.328    current_bits_reg[16]
  -------------------------------------------------------------------
                         required time                         51.328    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                 44.356    

Slack (MET) :             44.410ns  (required time - arrival time)
  Source:                 next_bit_index_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram_rd_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 2.084ns (37.933%)  route 3.410ns (62.066%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 51.498 - 50.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.614     1.616    led_clk
    SLICE_X46Y76         FDRE                                         r  next_bit_index_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.518     2.134 r  next_bit_index_reg[12]/Q
                         net (fo=3, routed)           1.299     3.434    next_bit_index_reg__0[12]
    SLICE_X47Y76         LUT6 (Prop_lut6_I3_O)        0.124     3.558 r  will_reset_i_4/O
                         net (fo=3, routed)           0.999     4.557    will_reset_i_4_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I1_O)        0.124     4.681 r  will_reset_i_2/O
                         net (fo=4, routed)           0.804     5.484    e/bram_rd_addr_reg[9]
    SLICE_X47Y74         LUT4 (Prop_lut4_I1_O)        0.124     5.608 r  e/bram_rd_addr[13]_i_5/O
                         net (fo=1, routed)           0.000     5.608    e/bram_rd_addr[13]_i_5_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.158 r  e/bram_rd_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.167    e/bram_rd_addr_reg[13]_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.438 r  e/bram_rd_addr_reg[14]_i_2/CO[0]
                         net (fo=1, routed)           0.299     6.737    bram_rd_addr1_in[14]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.373     7.110 r  bram_rd_addr[14]_i_1/O
                         net (fo=1, routed)           0.000     7.110    bram_rd_addr[14]_i_1_n_0
    SLICE_X47Y76         FDRE                                         r  bram_rd_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.495    51.498    led_clk
    SLICE_X47Y76         FDRE                                         r  bram_rd_addr_reg[14]/C
                         clock pessimism              0.096    51.594    
                         clock uncertainty           -0.103    51.492    
    SLICE_X47Y76         FDRE (Setup_fdre_C_D)        0.029    51.521    bram_rd_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         51.521    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                 44.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 current_bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.569     0.571    led_clk
    SLICE_X8Y84          FDRE                                         r  current_bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDRE (Prop_fdre_C_Q)         0.164     0.735 r  current_bits_reg[3]/Q
                         net (fo=1, routed)           0.083     0.818    current_bits_reg_n_0_[3]
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.045     0.863 r  led[3]_i_1/O
                         net (fo=1, routed)           0.000     0.863    led[3]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.838     0.840    led_clk
    SLICE_X9Y84          FDRE                                         r  led_reg[3]/C
                         clock pessimism             -0.256     0.584    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.092     0.676    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 current_bits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.474%)  route 0.142ns (40.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.567     0.569    led_clk
    SLICE_X8Y82          FDRE                                         r  current_bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     0.733 r  current_bits_reg[1]/Q
                         net (fo=1, routed)           0.142     0.875    current_bits_reg_n_0_[1]
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.045     0.920 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     0.920    led[1]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.838     0.840    led_clk
    SLICE_X9Y84          FDRE                                         r  led_reg[1]/C
                         clock pessimism             -0.255     0.585    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.091     0.676    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram_rd_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.552     0.554    led_clk
    SLICE_X47Y76         FDRE                                         r  bram_rd_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  bram_rd_addr_reg[14]/Q
                         net (fo=9, routed)           0.170     0.865    bram_rd_addr_reg_n_0_[14]
    SLICE_X47Y76         LUT6 (Prop_lut6_I1_O)        0.045     0.910 r  bram_rd_addr[14]_i_1/O
                         net (fo=1, routed)           0.000     0.910    bram_rd_addr[14]_i_1_n_0
    SLICE_X47Y76         FDRE                                         r  bram_rd_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.820     0.822    led_clk
    SLICE_X47Y76         FDRE                                         r  bram_rd_addr_reg[14]/C
                         clock pessimism             -0.268     0.554    
    SLICE_X47Y76         FDRE (Hold_fdre_C_D)         0.091     0.645    bram_rd_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 next_bit_index_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            next_bit_index_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.551     0.553    led_clk
    SLICE_X46Y75         FDRE                                         r  next_bit_index_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  next_bit_index_reg[10]/Q
                         net (fo=3, routed)           0.139     0.855    next_bit_index_reg__0[10]
    SLICE_X46Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.965 r  next_bit_index_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.965    next_bit_index_reg[8]_i_1_n_5
    SLICE_X46Y75         FDRE                                         r  next_bit_index_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.819     0.821    led_clk
    SLICE_X46Y75         FDRE                                         r  next_bit_index_reg[10]/C
                         clock pessimism             -0.268     0.553    
    SLICE_X46Y75         FDRE (Hold_fdre_C_D)         0.134     0.687    next_bit_index_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 next_bit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            next_bit_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.552     0.554    led_clk
    SLICE_X46Y73         FDRE                                         r  next_bit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  next_bit_index_reg[2]/Q
                         net (fo=5, routed)           0.139     0.856    next_bit_index_reg__0[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.966 r  next_bit_index_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.966    next_bit_index_reg[0]_i_2_n_5
    SLICE_X46Y73         FDRE                                         r  next_bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.820     0.822    led_clk
    SLICE_X46Y73         FDRE                                         r  next_bit_index_reg[2]/C
                         clock pessimism             -0.268     0.554    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.134     0.688    next_bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 current_bits_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.208ns (51.848%)  route 0.193ns (48.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.568     0.570    led_clk
    SLICE_X8Y83          FDRE                                         r  current_bits_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164     0.734 r  current_bits_reg[8]/Q
                         net (fo=1, routed)           0.193     0.927    current_bits_reg_n_0_[8]
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.044     0.971 r  led[8]_i_1/O
                         net (fo=1, routed)           0.000     0.971    led[8]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.838     0.840    led_clk
    SLICE_X9Y84          FDRE                                         r  led_reg[8]/C
                         clock pessimism             -0.255     0.585    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.107     0.692    led_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 will_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            will_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.556     0.558    led_clk
    SLICE_X44Y77         FDRE                                         r  will_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  will_reset_reg/Q
                         net (fo=2, routed)           0.185     0.883    will_reset_reg_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.045     0.928 r  will_reset_i_1/O
                         net (fo=1, routed)           0.000     0.928    will_reset_i_1_n_0
    SLICE_X44Y77         FDRE                                         r  will_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.823     0.825    led_clk
    SLICE_X44Y77         FDRE                                         r  will_reset_reg/C
                         clock pessimism             -0.267     0.558    
    SLICE_X44Y77         FDRE (Hold_fdre_C_D)         0.091     0.649    will_reset_reg
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 bit_cycles_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            is_resetting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.891%)  route 0.202ns (52.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.557     0.559    led_clk
    SLICE_X45Y79         FDRE                                         r  bit_cycles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  bit_cycles_reg[0]/Q
                         net (fo=7, routed)           0.202     0.902    bit_cycles_reg_n_0_[0]
    SLICE_X44Y78         LUT5 (Prop_lut5_I2_O)        0.045     0.947 r  is_resetting_i_1/O
                         net (fo=1, routed)           0.000     0.947    is_resetting_i_1_n_0
    SLICE_X44Y78         FDRE                                         r  is_resetting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.824     0.826    led_clk
    SLICE_X44Y78         FDRE                                         r  is_resetting_reg/C
                         clock pessimism             -0.254     0.572    
    SLICE_X44Y78         FDRE (Hold_fdre_C_D)         0.091     0.663    is_resetting_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 current_bits_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.113%)  route 0.192ns (47.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.568     0.570    led_clk
    SLICE_X8Y83          FDRE                                         r  current_bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.164     0.734 r  current_bits_reg[5]/Q
                         net (fo=1, routed)           0.192     0.926    current_bits_reg_n_0_[5]
    SLICE_X9Y84          LUT3 (Prop_lut3_I0_O)        0.045     0.971 r  led[5]_i_1/O
                         net (fo=1, routed)           0.000     0.971    led[5]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.838     0.840    led_clk
    SLICE_X9Y84          FDRE                                         r  led_reg[5]/C
                         clock pessimism             -0.255     0.585    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.092     0.677    led_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 next_bit_index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram_rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.570%)  route 0.221ns (57.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.551     0.553    led_clk
    SLICE_X46Y74         FDRE                                         r  next_bit_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  next_bit_index_reg[5]/Q
                         net (fo=3, routed)           0.221     0.938    next_bit_index_reg__0[5]
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.819     0.821    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[5]/C
                         clock pessimism             -0.255     0.566    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.076     0.642    bram_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { led_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    led_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X45Y79     bit_cycles_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X43Y80     bit_cycles_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X43Y80     bit_cycles_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X43Y80     bit_cycles_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X43Y80     bit_cycles_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X43Y78     bit_cycles_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X43Y78     bit_cycles_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X43Y78     bit_cycles_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y79     bit_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y79     bit_cycles_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y79     bit_cycles_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X45Y79     bit_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X43Y80     bit_cycles_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    led_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y12  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y63  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y63  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y79  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y79  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y75  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y75  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y75  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y75  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y75  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y75  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y63  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y63  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y79  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y79  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y75  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y75  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y75  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y75  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y75  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y75  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 is_resetting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            e/bram_rd_addr_start_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@60.000ns - clk_out1_clk_wiz_1 rise@50.000ns)
  Data Path Delay:        2.385ns  (logic 0.580ns (24.314%)  route 1.805ns (75.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 61.489 - 60.000 ) 
    Source Clock Delay      (SCD):    1.621ns = ( 51.621 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809    51.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.619    51.621    led_clk
    SLICE_X44Y78         FDRE                                         r  is_resetting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456    52.077 r  is_resetting_reg/Q
                         net (fo=10, routed)          1.805    53.883    e/should_swap_bram_reg_0
    SLICE_X55Y76         LUT3 (Prop_lut3_I0_O)        0.124    54.007 r  e/bram_rd_addr_start_o[6]_i_1/O
                         net (fo=1, routed)           0.000    54.007    e/bram_rd_addr_start_o[6]_i_1_n_0
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    61.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    58.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    59.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    60.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.486    61.489    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
                         clock pessimism              0.000    61.489    
                         clock uncertainty           -0.323    61.166    
    SLICE_X55Y76         FDRE (Setup_fdre_C_D)        0.029    61.195    e/bram_rd_addr_start_o_reg[6]
  -------------------------------------------------------------------
                         required time                         61.195    
                         arrival time                         -54.007    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.207ns  (required time - arrival time)
  Source:                 is_resetting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            e/should_swap_bram_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@60.000ns - clk_out1_clk_wiz_1 rise@50.000ns)
  Data Path Delay:        2.413ns  (logic 0.608ns (25.192%)  route 1.805ns (74.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 61.489 - 60.000 ) 
    Source Clock Delay      (SCD):    1.621ns = ( 51.621 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809    51.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    47.888 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    49.906    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.619    51.621    led_clk
    SLICE_X44Y78         FDRE                                         r  is_resetting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.456    52.077 f  is_resetting_reg/Q
                         net (fo=10, routed)          1.805    53.883    e/should_swap_bram_reg_0
    SLICE_X55Y76         LUT3 (Prop_lut3_I1_O)        0.152    54.035 r  e/should_swap_bram_i_1/O
                         net (fo=1, routed)           0.000    54.035    e/should_swap_bram_i_1_n_0
    SLICE_X55Y76         FDRE                                         r  e/should_swap_bram_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    60.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    61.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    58.282 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    59.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    60.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.486    61.489    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/should_swap_bram_reg/C
                         clock pessimism              0.000    61.489    
                         clock uncertainty           -0.323    61.166    
    SLICE_X55Y76         FDRE (Setup_fdre_C_D)        0.075    61.241    e/should_swap_bram_reg
  -------------------------------------------------------------------
                         required time                         61.241    
                         arrival time                         -54.035    
  -------------------------------------------------------------------
                         slack                                  7.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 is_resetting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            e/should_swap_bram_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.185ns (20.965%)  route 0.697ns (79.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.556     0.558    led_clk
    SLICE_X44Y78         FDRE                                         r  is_resetting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  is_resetting_reg/Q
                         net (fo=10, routed)          0.697     1.396    e/should_swap_bram_reg_0
    SLICE_X55Y76         LUT3 (Prop_lut3_I1_O)        0.044     1.440 r  e/should_swap_bram_i_1/O
                         net (fo=1, routed)           0.000     1.440    e/should_swap_bram_i_1_n_0
    SLICE_X55Y76         FDRE                                         r  e/should_swap_bram_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.817     0.819    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/should_swap_bram_reg/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.323     1.142    
    SLICE_X55Y76         FDRE (Hold_fdre_C_D)         0.107     1.249    e/should_swap_bram_reg
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 is_resetting_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            e/bram_rd_addr_start_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.054%)  route 0.697ns (78.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.556     0.558    led_clk
    SLICE_X44Y78         FDRE                                         r  is_resetting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  is_resetting_reg/Q
                         net (fo=10, routed)          0.697     1.396    e/should_swap_bram_reg_0
    SLICE_X55Y76         LUT3 (Prop_lut3_I0_O)        0.045     1.441 r  e/bram_rd_addr_start_o[6]_i_1/O
                         net (fo=1, routed)           0.000     1.441    e/bram_rd_addr_start_o[6]_i_1_n_0
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.817     0.819    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.323     1.142    
    SLICE_X55Y76         FDRE (Hold_fdre_C_D)         0.091     1.233    e/bram_rd_addr_start_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.208    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        4.832ns  (logic 1.870ns (38.698%)  route 2.962ns (61.302%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 51.498 - 50.000 ) 
    Source Clock Delay      (SCD):    1.607ns = ( 41.607 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.605    41.607    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    42.063 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          2.655    44.718    e/bram_rd_addr_start[6]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124    44.842 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    44.842    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.374 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.374    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.488 r  e/bram_rd_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009    45.497    e/bram_rd_addr_reg[13]_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.768 r  e/bram_rd_addr_reg[14]_i_2/CO[0]
                         net (fo=1, routed)           0.299    46.067    bram_rd_addr1_in[14]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.373    46.440 r  bram_rd_addr[14]_i_1/O
                         net (fo=1, routed)           0.000    46.440    bram_rd_addr[14]_i_1_n_0
    SLICE_X47Y76         FDRE                                         r  bram_rd_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.495    51.498    led_clk
    SLICE_X47Y76         FDRE                                         r  bram_rd_addr_reg[14]/C
                         clock pessimism              0.000    51.498    
                         clock uncertainty           -0.323    51.175    
    SLICE_X47Y76         FDRE (Setup_fdre_C_D)        0.029    51.204    bram_rd_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         51.204    
                         arrival time                         -46.440    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        4.101ns  (logic 1.446ns (35.264%)  route 2.655ns (64.736%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 51.496 - 50.000 ) 
    Source Clock Delay      (SCD):    1.607ns = ( 41.607 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.605    41.607    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    42.063 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          2.655    44.718    e/bram_rd_addr_start[6]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124    44.842 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    44.842    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.374 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.374    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.708 r  e/bram_rd_addr_reg[13]_i_2/O[1]
                         net (fo=1, routed)           0.000    45.708    bram_rd_addr1_in[11]
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.493    51.496    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[11]/C
                         clock pessimism              0.000    51.496    
                         clock uncertainty           -0.323    51.173    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)        0.062    51.235    bram_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         51.235    
                         arrival time                         -45.708    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        4.080ns  (logic 1.425ns (34.930%)  route 2.655ns (65.070%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 51.496 - 50.000 ) 
    Source Clock Delay      (SCD):    1.607ns = ( 41.607 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.605    41.607    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    42.063 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          2.655    44.718    e/bram_rd_addr_start[6]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124    44.842 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    44.842    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.374 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.374    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    45.687 r  e/bram_rd_addr_reg[13]_i_2/O[3]
                         net (fo=1, routed)           0.000    45.687    bram_rd_addr1_in[13]
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.493    51.496    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[13]/C
                         clock pessimism              0.000    51.496    
                         clock uncertainty           -0.323    51.173    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)        0.062    51.235    bram_rd_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         51.235    
                         arrival time                         -45.687    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.622ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        4.006ns  (logic 1.351ns (33.728%)  route 2.655ns (66.272%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 51.496 - 50.000 ) 
    Source Clock Delay      (SCD):    1.607ns = ( 41.607 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.605    41.607    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    42.063 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          2.655    44.718    e/bram_rd_addr_start[6]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124    44.842 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    44.842    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.374 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.374    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    45.613 r  e/bram_rd_addr_reg[13]_i_2/O[2]
                         net (fo=1, routed)           0.000    45.613    bram_rd_addr1_in[12]
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.493    51.496    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[12]/C
                         clock pessimism              0.000    51.496    
                         clock uncertainty           -0.323    51.173    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)        0.062    51.235    bram_rd_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         51.235    
                         arrival time                         -45.613    
  -------------------------------------------------------------------
                         slack                                  5.622    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.990ns  (logic 1.335ns (33.463%)  route 2.655ns (66.537%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 51.496 - 50.000 ) 
    Source Clock Delay      (SCD):    1.607ns = ( 41.607 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.605    41.607    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    42.063 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          2.655    44.718    e/bram_rd_addr_start[6]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124    44.842 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    44.842    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    45.374 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.374    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    45.597 r  e/bram_rd_addr_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.000    45.597    bram_rd_addr1_in[10]
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.493    51.496    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[10]/C
                         clock pessimism              0.000    51.496    
                         clock uncertainty           -0.323    51.173    
    SLICE_X47Y74         FDRE (Setup_fdre_C_D)        0.062    51.235    bram_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         51.235    
                         arrival time                         -45.597    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.789ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.841ns  (logic 1.186ns (30.881%)  route 2.655ns (69.119%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 51.498 - 50.000 ) 
    Source Clock Delay      (SCD):    1.607ns = ( 41.607 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.605    41.607    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    42.063 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          2.655    44.718    e/bram_rd_addr_start[6]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124    44.842 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    44.842    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    45.448 r  e/bram_rd_addr_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    45.448    bram_rd_addr1_in[9]
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.495    51.498    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[9]/C
                         clock pessimism              0.000    51.498    
                         clock uncertainty           -0.323    51.175    
    SLICE_X47Y73         FDRE (Setup_fdre_C_D)        0.062    51.237    bram_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         51.237    
                         arrival time                         -45.448    
  -------------------------------------------------------------------
                         slack                                  5.789    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.782ns  (logic 1.127ns (29.803%)  route 2.655ns (70.197%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 51.498 - 50.000 ) 
    Source Clock Delay      (SCD):    1.607ns = ( 41.607 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.605    41.607    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    42.063 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          2.655    44.718    e/bram_rd_addr_start[6]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124    44.842 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    44.842    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    45.389 r  e/bram_rd_addr_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000    45.389    bram_rd_addr1_in[8]
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.495    51.498    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[8]/C
                         clock pessimism              0.000    51.498    
                         clock uncertainty           -0.323    51.175    
    SLICE_X47Y73         FDRE (Setup_fdre_C_D)        0.062    51.237    bram_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         51.237    
                         arrival time                         -45.389    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.659ns  (logic 1.004ns (27.443%)  route 2.655ns (72.557%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 51.498 - 50.000 ) 
    Source Clock Delay      (SCD):    1.607ns = ( 41.607 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.605    41.607    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    42.063 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          2.655    44.718    e/bram_rd_addr_start[6]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124    44.842 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    44.842    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    45.266 r  e/bram_rd_addr_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000    45.266    bram_rd_addr1_in[7]
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.495    51.498    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[7]/C
                         clock pessimism              0.000    51.498    
                         clock uncertainty           -0.323    51.175    
    SLICE_X47Y73         FDRE (Setup_fdre_C_D)        0.062    51.237    bram_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         51.237    
                         arrival time                         -45.266    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@40.000ns)
  Data Path Delay:        3.482ns  (logic 0.827ns (23.754%)  route 2.655ns (76.246%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 51.498 - 50.000 ) 
    Source Clock Delay      (SCD):    1.607ns = ( 41.607 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    41.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    38.196 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    39.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    40.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.605    41.607    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.456    42.063 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          2.655    44.718    e/bram_rd_addr_start[6]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124    44.842 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000    44.842    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    45.089 r  e/bram_rd_addr_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    45.089    bram_rd_addr1_in[6]
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.495    51.498    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[6]/C
                         clock pessimism              0.000    51.498    
                         clock uncertainty           -0.323    51.175    
    SLICE_X47Y73         FDRE (Setup_fdre_C_D)        0.062    51.237    bram_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         51.237    
                         arrival time                         -45.089    
  -------------------------------------------------------------------
                         slack                                  6.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.268ns (27.716%)  route 0.699ns (72.284%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.550     0.552    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          0.699     1.392    e/bram_rd_addr_start[6]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.519 r  e/bram_rd_addr_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.519    bram_rd_addr1_in[9]
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.820     0.822    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[9]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.323     1.145    
    SLICE_X47Y73         FDRE (Hold_fdre_C_D)         0.105     1.250    bram_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.249ns (24.632%)  route 0.762ns (75.368%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.550     0.552    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          0.762     1.454    e/bram_rd_addr_start[6]
    SLICE_X47Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.499 r  e/bram_rd_addr[13]_i_4/O
                         net (fo=1, routed)           0.000     1.499    e/bram_rd_addr[13]_i_4_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.562 r  e/bram_rd_addr_reg[13]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.562    bram_rd_addr1_in[13]
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.819     0.821    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[13]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.323     1.144    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.105     1.249    bram_rd_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.312ns (30.862%)  route 0.699ns (69.138%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.550     0.552    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          0.699     1.392    e/bram_rd_addr_start[6]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.509 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.509    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.563 r  e/bram_rd_addr_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.563    bram_rd_addr1_in[10]
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.819     0.821    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[10]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.323     1.144    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.105     1.249    bram_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.323ns (31.606%)  route 0.699ns (68.394%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.550     0.552    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          0.699     1.392    e/bram_rd_addr_start[6]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.509 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.509    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.574 r  e/bram_rd_addr_reg[13]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.574    bram_rd_addr1_in[12]
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.819     0.821    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[12]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.323     1.144    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.105     1.249    bram_rd_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.252ns (24.490%)  route 0.777ns (75.510%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.550     0.552    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          0.777     1.470    e/bram_rd_addr_start[6]
    SLICE_X47Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.515 r  e/bram_rd_addr[9]_i_2/O
                         net (fo=1, routed)           0.000     1.515    e/bram_rd_addr[9]_i_2_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.581 r  e/bram_rd_addr_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.581    bram_rd_addr1_in[8]
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.820     0.822    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[8]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.323     1.145    
    SLICE_X47Y73         FDRE (Hold_fdre_C_D)         0.105     1.250    bram_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.348ns (33.239%)  route 0.699ns (66.761%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.550     0.552    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          0.699     1.392    e/bram_rd_addr_start[6]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.509 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.509    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.599 r  e/bram_rd_addr_reg[13]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.599    bram_rd_addr1_in[11]
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.819     0.821    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[11]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.323     1.144    
    SLICE_X47Y74         FDRE (Hold_fdre_C_D)         0.105     1.249    bram_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.318ns  (logic 0.499ns (37.868%)  route 0.819ns (62.132%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.550     0.552    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          0.699     1.392    e/bram_rd_addr_start[6]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.509 r  e/bram_rd_addr_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.509    e/bram_rd_addr_reg[9]_i_1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.548 r  e/bram_rd_addr_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.557    e/bram_rd_addr_reg[13]_i_2_n_0
    SLICE_X47Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.633 r  e/bram_rd_addr_reg[14]_i_2/CO[0]
                         net (fo=1, routed)           0.111     1.743    bram_rd_addr1_in[14]
    SLICE_X47Y76         LUT6 (Prop_lut6_I2_O)        0.126     1.869 r  bram_rd_addr[14]_i_1/O
                         net (fo=1, routed)           0.000     1.869    bram_rd_addr[14]_i_1_n_0
    SLICE_X47Y76         FDRE                                         r  bram_rd_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.820     0.822    led_clk
    SLICE_X47Y76         FDRE                                         r  bram_rd_addr_reg[14]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.323     1.145    
    SLICE_X47Y76         FDRE (Hold_fdre_C_D)         0.091     1.236    bram_rd_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.256ns (18.477%)  route 1.130ns (81.523%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.550     0.552    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          1.130     1.822    e/bram_rd_addr_start[6]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.045     1.867 r  e/bram_rd_addr[9]_i_3/O
                         net (fo=1, routed)           0.000     1.867    e/bram_rd_addr[9]_i_3_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.937 r  e/bram_rd_addr_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.937    bram_rd_addr1_in[6]
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.820     0.822    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[6]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.323     1.145    
    SLICE_X47Y73         FDRE (Hold_fdre_C_D)         0.105     1.250    bram_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 e/bram_rd_addr_start_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.282ns (19.978%)  route 1.130ns (80.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.147ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.550     0.552    e/clk_out1
    SLICE_X55Y76         FDRE                                         r  e/bram_rd_addr_start_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  e/bram_rd_addr_start_o_reg[6]/Q
                         net (fo=10, routed)          1.130     1.822    e/bram_rd_addr_start[6]
    SLICE_X47Y73         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.141     1.963 r  e/bram_rd_addr_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.963    bram_rd_addr1_in[7]
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.820     0.822    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[7]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.323     1.145    
    SLICE_X47Y73         FDRE (Hold_fdre_C_D)         0.105     1.250    bram_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.713    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.909ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.879ns  (logic 2.795ns (57.289%)  route 2.084ns (42.711%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 51.521 - 50.000 ) 
    Source Clock Delay      (SCD):    5.274ns = ( 45.274 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.672    45.274    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454    47.728 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.084    49.812    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26][0]
    SLICE_X9Y61          LUT6 (Prop_lut6_I3_O)        0.124    49.936 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.936    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_INST_0_i_2_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I1_O)      0.217    50.153 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_INST_0/O
                         net (fo=1, routed)           0.000    50.153    bram_dout[17]
    SLICE_X9Y61          FDRE                                         r  current_bits_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.518    51.521    led_clk
    SLICE_X9Y61          FDRE                                         r  current_bits_reg[17]/C
                         clock pessimism              0.000    51.521    
                         clock uncertainty           -0.212    51.309    
    SLICE_X9Y61          FDRE (Setup_fdre_C_D)        0.064    51.373    current_bits_reg[17]
  -------------------------------------------------------------------
                         required time                         51.373    
                         arrival time                         -50.153    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.860ns  (logic 2.792ns (57.444%)  route 2.068ns (42.556%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 51.522 - 50.000 ) 
    Source Clock Delay      (SCD):    5.274ns = ( 45.274 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.672    45.274    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    47.728 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           2.068    49.797    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25][0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I3_O)        0.124    49.921 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.921    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I1_O)      0.214    50.135 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000    50.135    bram_dout[9]
    SLICE_X8Y59          FDRE                                         r  current_bits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.519    51.522    led_clk
    SLICE_X8Y59          FDRE                                         r  current_bits_reg[9]/C
                         clock pessimism              0.000    51.522    
                         clock uncertainty           -0.212    51.310    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)        0.113    51.423    current_bits_reg[9]
  -------------------------------------------------------------------
                         required time                         51.423    
                         arrival time                         -50.135    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.817ns  (logic 2.792ns (57.966%)  route 2.025ns (42.034%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 51.521 - 50.000 ) 
    Source Clock Delay      (SCD):    5.274ns = ( 45.274 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.672    45.274    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    47.728 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           2.025    49.753    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25][1]
    SLICE_X8Y61          LUT6 (Prop_lut6_I3_O)        0.124    49.877 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.877    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I1_O)      0.214    50.091 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000    50.091    bram_dout[10]
    SLICE_X8Y61          FDRE                                         r  current_bits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.518    51.521    led_clk
    SLICE_X8Y61          FDRE                                         r  current_bits_reg[10]/C
                         clock pessimism              0.000    51.521    
                         clock uncertainty           -0.212    51.309    
    SLICE_X8Y61          FDRE (Setup_fdre_C_D)        0.113    51.422    current_bits_reg[10]
  -------------------------------------------------------------------
                         required time                         51.422    
                         arrival time                         -50.091    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.746ns  (logic 2.795ns (58.895%)  route 1.951ns (41.105%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 51.522 - 50.000 ) 
    Source Clock Delay      (SCD):    5.274ns = ( 45.274 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.672    45.274    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    47.728 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           1.951    49.679    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25][2]
    SLICE_X9Y60          LUT6 (Prop_lut6_I3_O)        0.124    49.803 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.803    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_2_n_0
    SLICE_X9Y60          MUXF7 (Prop_muxf7_I1_O)      0.217    50.020 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000    50.020    bram_dout[11]
    SLICE_X9Y60          FDRE                                         r  current_bits_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.519    51.522    led_clk
    SLICE_X9Y60          FDRE                                         r  current_bits_reg[11]/C
                         clock pessimism              0.000    51.522    
                         clock uncertainty           -0.212    51.310    
    SLICE_X9Y60          FDRE (Setup_fdre_C_D)        0.064    51.374    current_bits_reg[11]
  -------------------------------------------------------------------
                         required time                         51.374    
                         arrival time                         -50.020    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.773ns  (logic 2.825ns (59.189%)  route 1.948ns (40.811%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 51.522 - 50.000 ) 
    Source Clock Delay      (SCD):    5.274ns = ( 45.274 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.672    45.274    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    47.728 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           1.948    49.676    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25][4]
    SLICE_X8Y60          LUT6 (Prop_lut6_I3_O)        0.124    49.800 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.800    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_2_n_0
    SLICE_X8Y60          MUXF7 (Prop_muxf7_I1_O)      0.247    50.047 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0/O
                         net (fo=1, routed)           0.000    50.047    bram_dout[13]
    SLICE_X8Y60          FDRE                                         r  current_bits_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.519    51.522    led_clk
    SLICE_X8Y60          FDRE                                         r  current_bits_reg[13]/C
                         clock pessimism              0.000    51.522    
                         clock uncertainty           -0.212    51.310    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.113    51.423    current_bits_reg[13]
  -------------------------------------------------------------------
                         required time                         51.423    
                         arrival time                         -50.047    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.765ns  (logic 2.792ns (58.593%)  route 1.973ns (41.407%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 51.520 - 50.000 ) 
    Source Clock Delay      (SCD):    5.274ns = ( 45.274 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.672    45.274    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    47.728 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[7]
                         net (fo=1, routed)           1.973    49.701    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25][7]
    SLICE_X8Y62          LUT6 (Prop_lut6_I3_O)        0.124    49.825 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.825    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_INST_0_i_2_n_0
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I1_O)      0.214    50.039 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_INST_0/O
                         net (fo=1, routed)           0.000    50.039    bram_dout[16]
    SLICE_X8Y62          FDRE                                         r  current_bits_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.517    51.520    led_clk
    SLICE_X8Y62          FDRE                                         r  current_bits_reg[16]/C
                         clock pessimism              0.000    51.520    
                         clock uncertainty           -0.212    51.308    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)        0.113    51.421    current_bits_reg[16]
  -------------------------------------------------------------------
                         required time                         51.421    
                         arrival time                         -50.039    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.676ns  (logic 2.825ns (60.415%)  route 1.851ns (39.585%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 51.521 - 50.000 ) 
    Source Clock Delay      (SCD):    5.274ns = ( 45.274 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.672    45.274    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    47.728 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[5]
                         net (fo=1, routed)           1.851    49.579    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25][5]
    SLICE_X8Y61          LUT6 (Prop_lut6_I3_O)        0.124    49.703 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.703    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_2_n_0
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I1_O)      0.247    49.950 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=1, routed)           0.000    49.950    bram_dout[14]
    SLICE_X8Y61          FDRE                                         r  current_bits_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.518    51.521    led_clk
    SLICE_X8Y61          FDRE                                         r  current_bits_reg[14]/C
                         clock pessimism              0.000    51.521    
                         clock uncertainty           -0.212    51.309    
    SLICE_X8Y61          FDRE (Setup_fdre_C_D)        0.113    51.422    current_bits_reg[14]
  -------------------------------------------------------------------
                         required time                         51.422    
                         arrival time                         -49.950    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.617ns  (logic 2.792ns (60.471%)  route 1.825ns (39.529%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 51.522 - 50.000 ) 
    Source Clock Delay      (SCD):    5.274ns = ( 45.274 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.672    45.274    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    47.728 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.825    49.553    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25][3]
    SLICE_X8Y60          LUT6 (Prop_lut6_I3_O)        0.124    49.677 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.677    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_2_n_0
    SLICE_X8Y60          MUXF7 (Prop_muxf7_I1_O)      0.214    49.891 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=1, routed)           0.000    49.891    bram_dout[12]
    SLICE_X8Y60          FDRE                                         r  current_bits_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.519    51.522    led_clk
    SLICE_X8Y60          FDRE                                         r  current_bits_reg[12]/C
                         clock pessimism              0.000    51.522    
                         clock uncertainty           -0.212    51.310    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.113    51.423    current_bits_reg[12]
  -------------------------------------------------------------------
                         required time                         51.423    
                         arrival time                         -49.891    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.514ns  (logic 2.823ns (62.534%)  route 1.691ns (37.466%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.522ns = ( 51.522 - 50.000 ) 
    Source Clock Delay      (SCD):    5.274ns = ( 45.274 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.672    45.274    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    47.728 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[6]
                         net (fo=1, routed)           1.691    49.420    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25][6]
    SLICE_X9Y60          LUT6 (Prop_lut6_I3_O)        0.124    49.544 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    49.544    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_2_n_0
    SLICE_X9Y60          MUXF7 (Prop_muxf7_I1_O)      0.245    49.789 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0/O
                         net (fo=1, routed)           0.000    49.789    bram_dout[15]
    SLICE_X9Y60          FDRE                                         r  current_bits_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.519    51.522    led_clk
    SLICE_X9Y60          FDRE                                         r  current_bits_reg[15]/C
                         clock pessimism              0.000    51.522    
                         clock uncertainty           -0.212    51.310    
    SLICE_X9Y60          FDRE (Setup_fdre_C_D)        0.064    51.374    current_bits_reg[15]
  -------------------------------------------------------------------
                         required time                         51.374    
                         arrival time                         -49.789    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.238ns  (logic 2.819ns (66.524%)  route 1.419ns (33.476%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 51.501 - 50.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 45.352 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.750    45.352    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    47.806 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.419    49.225    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_2[5]
    SLICE_X62Y68         LUT6 (Prop_lut6_I1_O)        0.124    49.349 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.349    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_1_n_0
    SLICE_X62Y68         MUXF7 (Prop_muxf7_I0_O)      0.241    49.590 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.000    49.590    bram_dout[23]
    SLICE_X62Y68         FDRE                                         r  current_bits_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.498    51.501    led_clk
    SLICE_X62Y68         FDRE                                         r  current_bits_reg[23]/C
                         clock pessimism              0.000    51.501    
                         clock uncertainty           -0.212    51.289    
    SLICE_X62Y68         FDRE (Setup_fdre_C_D)        0.113    51.402    current_bits_reg[23]
  -------------------------------------------------------------------
                         required time                         51.402    
                         arrival time                         -49.590    
  -------------------------------------------------------------------
                         slack                                  1.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.273ns (44.907%)  route 0.335ns (55.093%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.571     1.490    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X14Y63         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.164     1.654 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.335     1.989    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X8Y61          LUT6 (Prop_lut6_I4_O)        0.045     2.034 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.034    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I1_O)      0.064     2.098 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=1, routed)           0.000     2.098    bram_dout[10]
    SLICE_X8Y61          FDRE                                         r  current_bits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.842     0.844    led_clk
    SLICE_X8Y61          FDRE                                         r  current_bits_reg[10]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.212     1.056    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.134     1.190    current_bits_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.273ns (41.181%)  route 0.390ns (58.819%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.571     1.490    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X14Y63         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.164     1.654 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.390     2.044    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X8Y62          LUT6 (Prop_lut6_I4_O)        0.045     2.089 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.089    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_INST_0_i_2_n_0
    SLICE_X8Y62          MUXF7 (Prop_muxf7_I1_O)      0.064     2.153 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_INST_0/O
                         net (fo=1, routed)           0.000     2.153    bram_dout[16]
    SLICE_X8Y62          FDRE                                         r  current_bits_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.840     0.842    led_clk
    SLICE_X8Y62          FDRE                                         r  current_bits_reg[16]/C
                         clock pessimism              0.000     0.842    
                         clock uncertainty            0.212     1.054    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.134     1.188    current_bits_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.274ns (40.418%)  route 0.404ns (59.582%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.571     1.490    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X14Y63         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.164     1.654 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.404     2.058    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X9Y61          LUT6 (Prop_lut6_I4_O)        0.045     2.103 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.103    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_INST_0_i_2_n_0
    SLICE_X9Y61          MUXF7 (Prop_muxf7_I1_O)      0.065     2.168 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_INST_0/O
                         net (fo=1, routed)           0.000     2.168    bram_dout[17]
    SLICE_X9Y61          FDRE                                         r  current_bits_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.842     0.844    led_clk
    SLICE_X9Y61          FDRE                                         r  current_bits_reg[17]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.212     1.056    
    SLICE_X9Y61          FDRE (Hold_fdre_C_D)         0.105     1.161    current_bits_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.273ns (37.812%)  route 0.449ns (62.188%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.571     1.490    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X14Y63         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.164     1.654 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.449     2.103    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X8Y59          LUT6 (Prop_lut6_I4_O)        0.045     2.148 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.148    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X8Y59          MUXF7 (Prop_muxf7_I1_O)      0.064     2.212 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.000     2.212    bram_dout[9]
    SLICE_X8Y59          FDRE                                         r  current_bits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.843     0.845    led_clk
    SLICE_X8Y59          FDRE                                         r  current_bits_reg[9]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.212     1.057    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.134     1.191    current_bits_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.284ns (37.520%)  route 0.473ns (62.480%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.571     1.490    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X14Y63         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.164     1.654 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.473     2.127    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X8Y61          LUT6 (Prop_lut6_I4_O)        0.045     2.172 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.172    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_2_n_0
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I1_O)      0.075     2.247 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=1, routed)           0.000     2.247    bram_dout[14]
    SLICE_X8Y61          FDRE                                         r  current_bits_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.842     0.844    led_clk
    SLICE_X8Y61          FDRE                                         r  current_bits_reg[14]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.212     1.056    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.134     1.190    current_bits_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.273ns (35.274%)  route 0.501ns (64.726%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.571     1.490    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X14Y63         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.164     1.654 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.501     2.155    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X8Y60          LUT6 (Prop_lut6_I4_O)        0.045     2.200 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.200    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_2_n_0
    SLICE_X8Y60          MUXF7 (Prop_muxf7_I1_O)      0.064     2.264 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=1, routed)           0.000     2.264    bram_dout[12]
    SLICE_X8Y60          FDRE                                         r  current_bits_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.842     0.844    led_clk
    SLICE_X8Y60          FDRE                                         r  current_bits_reg[12]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.212     1.056    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.134     1.190    current_bits_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.231ns (29.637%)  route 0.548ns (70.363%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.553     1.472    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X47Y75         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=27, routed)          0.548     2.162    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X62Y67         MUXF7 (Prop_muxf7_S_O)       0.090     2.252 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[19]_INST_0/O
                         net (fo=1, routed)           0.000     2.252    bram_dout[19]
    SLICE_X62Y67         FDRE                                         r  current_bits_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.829     0.831    led_clk
    SLICE_X62Y67         FDRE                                         r  current_bits_reg[19]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.212     1.043    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.134     1.177    current_bits_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.250ns (31.871%)  route 0.534ns (68.129%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.562     1.481    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X32Y79         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.141     1.622 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=27, routed)          0.534     2.157    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X8Y83          LUT5 (Prop_lut5_I2_O)        0.045     2.202 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.202    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_2_n_0
    SLICE_X8Y83          MUXF7 (Prop_muxf7_I1_O)      0.064     2.266 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.000     2.266    bram_dout[5]
    SLICE_X8Y83          FDRE                                         r  current_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.837     0.839    led_clk
    SLICE_X8Y83          FDRE                                         r  current_bits_reg[5]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.212     1.051    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.134     1.185    current_bits_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.274ns (35.679%)  route 0.494ns (64.321%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.571     1.490    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X14Y63         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.164     1.654 f  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=18, routed)          0.494     2.148    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.045     2.193 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     2.193    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_2_n_0
    SLICE_X9Y60          MUXF7 (Prop_muxf7_I1_O)      0.065     2.258 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.000     2.258    bram_dout[11]
    SLICE_X9Y60          FDRE                                         r  current_bits_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.842     0.844    led_clk
    SLICE_X9Y60          FDRE                                         r  current_bits_reg[11]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.212     1.056    
    SLICE_X9Y60          FDRE (Hold_fdre_C_D)         0.105     1.161    current_bits_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.237ns (29.123%)  route 0.577ns (70.877%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.553     1.472    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X47Y75         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=27, routed)          0.577     2.190    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X62Y66         MUXF7 (Prop_muxf7_S_O)       0.096     2.286 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=1, routed)           0.000     2.286    bram_dout[26]
    SLICE_X62Y66         FDRE                                         r  current_bits_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.830     0.832    led_clk
    SLICE_X62Y66         FDRE                                         r  current_bits_reg[26]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.212     1.044    
    SLICE_X62Y66         FDRE (Hold_fdre_C_D)         0.134     1.178    current_bits_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  1.109    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.346ns  (logic 0.434ns (4.644%)  route 8.912ns (95.356%))
  Logic Levels:           0  
  Clock Path Skew:        3.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700     1.702    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     2.136 r  e/bram_wr_addr_o_reg/P[6]
                         net (fo=17, routed)          8.912    11.047    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.567    14.989    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.989    
                         clock uncertainty           -0.182    14.807    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.241    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.421ns  (logic 0.434ns (4.607%)  route 8.987ns (95.393%))
  Logic Levels:           0  
  Clock Path Skew:        3.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.158ns = ( 15.158 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700     1.702    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     2.136 r  e/bram_wr_addr_o_reg/P[4]
                         net (fo=17, routed)          8.987    11.123    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.735    15.158    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.158    
                         clock uncertainty           -0.182    14.975    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.409    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -11.123    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.286ns  (logic 0.434ns (4.674%)  route 8.852ns (95.326%))
  Logic Levels:           0  
  Clock Path Skew:        3.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.158ns = ( 15.158 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700     1.702    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.136 r  e/bram_wr_addr_o_reg/P[7]
                         net (fo=17, routed)          8.852    10.988    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.735    15.158    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.158    
                         clock uncertainty           -0.182    14.975    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.409    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.083ns  (logic 0.434ns (4.778%)  route 8.649ns (95.222%))
  Logic Levels:           0  
  Clock Path Skew:        3.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700     1.702    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     2.136 r  e/bram_wr_addr_o_reg/P[4]
                         net (fo=17, routed)          8.649    10.785    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.567    14.989    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.989    
                         clock uncertainty           -0.182    14.807    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.241    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 e/bram_d_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.961ns  (logic 0.456ns (5.089%)  route 8.505ns (94.911%))
  Logic Levels:           0  
  Clock Path Skew:        3.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.612     1.614    e/clk_out1
    SLICE_X51Y73         FDRE                                         r  e/bram_d_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  e/bram_d_o_reg[12]/Q
                         net (fo=6, routed)           8.505    10.576    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.557    14.979    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.979    
                         clock uncertainty           -0.182    14.797    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.060    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.060    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 e/bram_d_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 0.456ns (5.117%)  route 8.455ns (94.883%))
  Logic Levels:           0  
  Clock Path Skew:        3.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.612     1.614    e/clk_out1
    SLICE_X51Y73         FDRE                                         r  e/bram_d_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  e/bram_d_o_reg[12]/Q
                         net (fo=6, routed)           8.455    10.526    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X1Y24         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.549    14.971    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000    14.971    
                         clock uncertainty           -0.182    14.789    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.052    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.052    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.528ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 0.434ns (4.818%)  route 8.574ns (95.182%))
  Logic Levels:           0  
  Clock Path Skew:        3.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 14.986 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700     1.702    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     2.136 r  e/bram_wr_addr_o_reg/P[6]
                         net (fo=17, routed)          8.574    10.709    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.564    14.986    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.986    
                         clock uncertainty           -0.182    14.804    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.238    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 e/bram_d_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 0.478ns (5.478%)  route 8.248ns (94.522%))
  Logic Levels:           0  
  Clock Path Skew:        3.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.606     1.608    e/clk_out1
    SLICE_X54Y72         FDRE                                         r  e/bram_d_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.478     2.086 r  e/bram_d_o_reg[17]/Q
                         net (fo=6, routed)           8.248    10.334    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.557    14.979    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.979    
                         clock uncertainty           -0.182    14.797    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.908    13.889    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.889    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 0.434ns (4.850%)  route 8.514ns (95.150%))
  Logic Levels:           0  
  Clock Path Skew:        3.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700     1.702    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.136 r  e/bram_wr_addr_o_reg/P[7]
                         net (fo=17, routed)          8.514    10.650    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.567    14.989    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.989    
                         clock uncertainty           -0.182    14.807    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.241    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 0.434ns (4.911%)  route 8.403ns (95.089%))
  Logic Levels:           0  
  Clock Path Skew:        3.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.700     1.702    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434     2.136 r  e/bram_wr_addr_o_reg/P[8]
                         net (fo=17, routed)          8.403    10.539    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.567    14.989    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.989    
                         clock uncertainty           -0.182    14.807    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.241    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  3.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.304ns (7.113%)  route 3.970ns (92.887%))
  Logic Levels:           0  
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.259ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.580     1.583    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.304     1.887 r  e/bram_wr_addr_o_reg/P[1]
                         net (fo=17, routed)          3.970     5.857    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.657     5.259    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.259    
                         clock uncertainty            0.182     5.441    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.360     5.801    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.801    
                         arrival time                           5.857    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.304ns (7.042%)  route 4.013ns (92.958%))
  Logic Levels:           0  
  Clock Path Skew:        3.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.288ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.580     1.583    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.304     1.887 r  e/bram_wr_addr_o_reg/P[1]
                         net (fo=17, routed)          4.013     5.900    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.686     5.288    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.288    
                         clock uncertainty            0.182     5.470    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.360     5.830    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.830    
                         arrival time                           5.900    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 e/bram_d_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.367ns (7.806%)  route 4.334ns (92.194%))
  Logic Levels:           0  
  Clock Path Skew:        3.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.277ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.495     1.498    e/clk_out1
    SLICE_X49Y76         FDRE                                         r  e/bram_d_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.367     1.865 r  e/bram_d_o_reg[2]/Q
                         net (fo=6, routed)           4.334     6.200    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.675     5.277    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.277    
                         clock uncertainty            0.182     5.459    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.667     6.126    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.126    
                         arrival time                           6.200    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 e/bram_wr_addr_o_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.304ns (7.046%)  route 4.011ns (92.954%))
  Logic Levels:           0  
  Clock Path Skew:        3.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.259ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.580     1.583    e/clk_out1
    DSP48_X1Y31          DSP48E1                                      r  e/bram_wr_addr_o_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.304     1.887 r  e/bram_wr_addr_o_reg/P[3]
                         net (fo=17, routed)          4.011     5.897    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.657     5.259    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.259    
                         clock uncertainty            0.182     5.441    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.360     5.801    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.801    
                         arrival time                           5.897    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 e/bram_d_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 0.385ns (8.359%)  route 4.221ns (91.641%))
  Logic Levels:           0  
  Clock Path Skew:        3.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.273ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.486     1.489    e/clk_out1
    SLICE_X54Y76         FDRE                                         r  e/bram_d_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.385     1.874 r  e/bram_d_o_reg[1]/Q
                         net (fo=6, routed)           4.221     6.095    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.671     5.273    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.273    
                         clock uncertainty            0.182     5.455    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.529     5.984    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.984    
                         arrival time                           6.095    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 e/bram_d_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.418ns (8.763%)  route 4.352ns (91.237%))
  Logic Levels:           0  
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.290ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.487     1.490    e/clk_out1
    SLICE_X54Y72         FDRE                                         r  e/bram_d_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.418     1.908 r  e/bram_d_o_reg[16]/Q
                         net (fo=6, routed)           4.352     6.260    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y11         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.688     5.290    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.290    
                         clock uncertainty            0.182     5.472    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.667     6.139    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.139    
                         arrival time                           6.260    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 e/bram_d_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.337ns (7.312%)  route 4.272ns (92.688%))
  Logic Levels:           0  
  Clock Path Skew:        3.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.272ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.493     1.496    e/clk_out1
    SLICE_X51Y73         FDRE                                         r  e/bram_d_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.337     1.833 r  e/bram_d_o_reg[11]/Q
                         net (fo=6, routed)           4.272     6.105    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X1Y24         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.670     5.272    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y24         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.272    
                         clock uncertainty            0.182     5.454    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.526     5.980    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.980    
                         arrival time                           6.105    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 e/bram_d_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.367ns (7.724%)  route 4.384ns (92.276%))
  Logic Levels:           0  
  Clock Path Skew:        3.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.273ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.493     1.496    e/clk_out1
    SLICE_X49Y75         FDRE                                         r  e/bram_d_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.367     1.863 r  e/bram_d_o_reg[8]/Q
                         net (fo=6, routed)           4.384     6.248    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.671     5.273    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.273    
                         clock uncertainty            0.182     5.455    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.667     6.122    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.122    
                         arrival time                           6.248    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 e/bram_d_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 0.337ns (7.276%)  route 4.294ns (92.724%))
  Logic Levels:           0  
  Clock Path Skew:        3.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.493     1.496    e/clk_out1
    SLICE_X49Y75         FDRE                                         r  e/bram_d_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.337     1.833 r  e/bram_d_o_reg[5]/Q
                         net (fo=6, routed)           4.294     6.128    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.681     5.283    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.283    
                         clock uncertainty            0.182     5.465    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.526     5.991    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.991    
                         arrival time                           6.128    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 e/bram_d_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.385ns (8.182%)  route 4.321ns (91.818%))
  Logic Levels:           0  
  Clock Path Skew:        3.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.349ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.488     1.491    e/clk_out1
    SLICE_X56Y72         FDRE                                         r  e/bram_d_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.385     1.876 r  e/bram_d_o_reg[19]/Q
                         net (fo=6, routed)           4.321     6.197    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.747     5.349    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.349    
                         clock uncertainty            0.182     5.531    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.529     6.060    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.060    
                         arrival time                           6.197    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 0.456ns (5.123%)  route 8.446ns (94.877%))
  Logic Levels:           0  
  Clock Path Skew:        3.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.612     1.614    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  bram_rd_addr_reg[10]/Q
                         net (fo=18, routed)          8.446    10.516    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.734    15.157    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.157    
                         clock uncertainty           -0.212    14.945    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    14.379    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.564ns  (logic 0.456ns (5.325%)  route 8.108ns (94.675%))
  Logic Levels:           0  
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.612     1.614    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  bram_rd_addr_reg[10]/Q
                         net (fo=18, routed)          8.108    10.178    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.568    14.990    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.990    
                         clock uncertainty           -0.212    14.778    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    14.212    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.624ns  (logic 0.456ns (5.287%)  route 8.168ns (94.713%))
  Logic Levels:           0  
  Clock Path Skew:        3.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.614     1.616    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.456     2.072 r  bram_rd_addr_reg[8]/Q
                         net (fo=17, routed)          8.168    10.241    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.734    15.157    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.157    
                         clock uncertainty           -0.212    14.945    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.379    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 0.419ns (4.991%)  route 7.976ns (95.009%))
  Logic Levels:           0  
  Clock Path Skew:        3.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.612     1.614    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.419     2.033 r  bram_rd_addr_reg[3]/Q
                         net (fo=17, routed)          7.976    10.009    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.734    15.157    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.157    
                         clock uncertainty           -0.212    14.945    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.741    14.204    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.204    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 0.456ns (5.447%)  route 7.915ns (94.553%))
  Logic Levels:           0  
  Clock Path Skew:        3.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.612     1.614    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  bram_rd_addr_reg[10]/Q
                         net (fo=18, routed)          7.915     9.985    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.566    14.988    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.988    
                         clock uncertainty           -0.212    14.776    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    14.210    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.210    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.230ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.366ns  (logic 0.456ns (5.450%)  route 7.910ns (94.550%))
  Logic Levels:           0  
  Clock Path Skew:        3.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 14.989 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.612     1.614    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.456     2.070 r  bram_rd_addr_reg[10]/Q
                         net (fo=18, routed)          7.910     9.981    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[10]
    RAMB18_X0Y38         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.567    14.989    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    14.989    
                         clock uncertainty           -0.212    14.777    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    14.211    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  4.230    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.338ns  (logic 0.456ns (5.469%)  route 7.882ns (94.531%))
  Logic Levels:           0  
  Clock Path Skew:        3.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.614     1.616    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.456     2.072 r  bram_rd_addr_reg[8]/Q
                         net (fo=17, routed)          7.882     9.955    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.568    14.990    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.990    
                         clock uncertainty           -0.212    14.778    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.212    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.212    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 0.456ns (5.369%)  route 8.037ns (94.631%))
  Logic Levels:           0  
  Clock Path Skew:        3.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.614     1.616    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.456     2.072 r  bram_rd_addr_reg[6]/Q
                         net (fo=17, routed)          8.037    10.110    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.734    15.157    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.157    
                         clock uncertainty           -0.212    14.945    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.379    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  4.269    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.416ns  (logic 0.456ns (5.418%)  route 7.960ns (94.582%))
  Logic Levels:           0  
  Clock Path Skew:        3.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.614     1.616    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.456     2.072 r  bram_rd_addr_reg[9]/Q
                         net (fo=17, routed)          7.960    10.033    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.734    15.157    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.157    
                         clock uncertainty           -0.212    14.945    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    14.379    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                  4.346    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 0.419ns (5.200%)  route 7.638ns (94.800%))
  Logic Levels:           0  
  Clock Path Skew:        3.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.612     1.614    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.419     2.033 r  bram_rd_addr_reg[3]/Q
                         net (fo=17, routed)          7.638     9.671    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X0Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.568    14.990    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.990    
                         clock uncertainty           -0.212    14.778    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.741    14.037    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.037    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  4.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.337ns (7.897%)  route 3.930ns (92.103%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.263ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.495     1.498    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.337     1.835 r  bram_rd_addr_reg[0]/Q
                         net (fo=17, routed)          3.930     5.766    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.661     5.263    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.263    
                         clock uncertainty            0.212     5.475    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.219     5.694    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.694    
                         arrival time                           5.766    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 0.367ns (8.115%)  route 4.156ns (91.885%))
  Logic Levels:           0  
  Clock Path Skew:        3.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.291ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.495     1.498    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.367     1.865 r  bram_rd_addr_reg[8]/Q
                         net (fo=17, routed)          4.156     6.021    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X0Y38         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.689     5.291    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.291    
                         clock uncertainty            0.212     5.503    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.360     5.863    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.863    
                         arrival time                           6.021    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.489ns (11.653%)  route 3.707ns (88.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.263ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.493     1.496    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.367     1.863 f  bram_rd_addr_reg[13]/Q
                         net (fo=8, routed)           1.161     3.025    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[13]
    SLICE_X44Y74         LUT3 (Prop_lut3_I2_O)        0.122     3.147 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=3, routed)           2.546     5.693    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    RAMB36_X1Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.661     5.263    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.263    
                         clock uncertainty            0.212     5.475    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.059     5.534    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.534    
                         arrival time                           5.693    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 0.367ns (8.538%)  route 3.931ns (91.462%))
  Logic Levels:           0  
  Clock Path Skew:        3.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.231ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.493     1.496    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.367     1.863 r  bram_rd_addr_reg[11]/Q
                         net (fo=18, routed)          3.931     5.795    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X32Y79         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.628     5.231    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X32Y79         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.000     5.231    
                         clock uncertainty            0.212     5.443    
    SLICE_X32Y79         FDRE (Hold_fdre_C_D)         0.192     5.635    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.635    
                         arrival time                           5.795    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 0.337ns (7.662%)  route 4.061ns (92.338%))
  Logic Levels:           0  
  Clock Path Skew:        3.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.291ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.493     1.496    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.337     1.833 r  bram_rd_addr_reg[3]/Q
                         net (fo=17, routed)          4.061     5.895    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X0Y38         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.689     5.291    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y38         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.291    
                         clock uncertainty            0.212     5.503    
    RAMB18_X0Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.219     5.722    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.722    
                         arrival time                           5.895    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.467ns (10.466%)  route 3.995ns (89.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.346ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.493     1.496    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.367     1.863 r  bram_rd_addr_reg[13]/Q
                         net (fo=8, routed)           1.301     3.164    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[13]
    SLICE_X44Y74         LUT3 (Prop_lut3_I1_O)        0.100     3.264 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=3, routed)           2.694     5.958    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    RAMB36_X2Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.744     5.346    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.346    
                         clock uncertainty            0.212     5.558    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.227     5.785    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.785    
                         arrival time                           5.958    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.367ns (8.073%)  route 4.179ns (91.927%))
  Logic Levels:           0  
  Clock Path Skew:        3.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.280ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.493     1.496    led_clk
    SLICE_X47Y74         FDRE                                         r  bram_rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDRE (Prop_fdre_C_Q)         0.367     1.863 r  bram_rd_addr_reg[11]/Q
                         net (fo=18, routed)          4.179     6.042    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.678     5.280    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.280    
                         clock uncertainty            0.212     5.492    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.360     5.852    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.852    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.337ns (7.655%)  route 4.065ns (92.345%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.263ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.495     1.498    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.337     1.835 r  bram_rd_addr_reg[2]/Q
                         net (fo=17, routed)          4.065     5.901    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.661     5.263    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.263    
                         clock uncertainty            0.212     5.475    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.219     5.694    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.694    
                         arrival time                           5.901    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.337ns (7.610%)  route 4.091ns (92.390%))
  Logic Levels:           0  
  Clock Path Skew:        3.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.495     1.498    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.337     1.835 r  bram_rd_addr_reg[1]/Q
                         net (fo=17, routed)          4.091     5.927    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.684     5.286    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.286    
                         clock uncertainty            0.212     5.498    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.221     5.719    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.719    
                         arrival time                           5.927    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.367ns (8.021%)  route 4.208ns (91.979%))
  Logic Levels:           0  
  Clock Path Skew:        3.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.290ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.495     1.498    led_clk
    SLICE_X47Y73         FDRE                                         r  bram_rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.367     1.865 r  bram_rd_addr_reg[6]/Q
                         net (fo=17, routed)          4.208     6.074    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.688     5.290    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.290    
                         clock uncertainty            0.212     5.502    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.360     5.862    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.862    
                         arrival time                           6.074    
  -------------------------------------------------------------------
                         slack                                  0.212    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.357ns  (logic 3.640ns (43.555%)  route 4.717ns (56.445%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    11.636    e/eth_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441     8.196 f  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710     9.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.002 f  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         3.007    13.009    eth_clk_OBUF
    D5                   OBUF (Prop_obuf_I_O)         3.544    16.553 f  eth_clk_OBUF_inst/O
                         net (fo=0)                   0.000    16.553    eth_clk
    D5                                                                f  eth_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.271ns (50.564%)  route 1.242ns (49.436%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.747     0.749    eth_clk_OBUF
    D5                   OBUF (Prop_obuf_I_O)         1.245     1.994 r  eth_clk_OBUF_inst/O
                         net (fo=0)                   0.000     1.994    eth_clk
    D5                                                                r  eth_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.614ns  (logic 4.198ns (48.738%)  route 4.416ns (51.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.618     1.620    led_clk
    SLICE_X62Y80         FDRE                                         r  led_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.478     2.098 r  led_reg[20]/Q
                         net (fo=1, routed)           4.416     6.514    led_OBUF[20]
    E7                   OBUF (Prop_obuf_I_O)         3.720    10.235 r  led_OBUF[20]_inst/O
                         net (fo=0)                   0.000    10.235    led[20]
    E7                                                                r  led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.578ns  (logic 4.109ns (47.906%)  route 4.469ns (52.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.632     1.634    led_clk
    SLICE_X9Y80          FDRE                                         r  led_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.419     2.053 r  led_reg[16]/Q
                         net (fo=1, routed)           4.469     6.522    led_OBUF[16]
    K1                   OBUF (Prop_obuf_I_O)         3.690    10.212 r  led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    10.212    led[16]
    K1                                                                r  led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.318ns  (logic 4.042ns (48.597%)  route 4.276ns (51.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.619     1.621    led_clk
    SLICE_X62Y81         FDRE                                         r  led_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.518     2.139 r  led_reg[23]/Q
                         net (fo=1, routed)           4.276     6.415    led_OBUF[23]
    E6                   OBUF (Prop_obuf_I_O)         3.524     9.940 r  led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     9.940    led[23]
    E6                                                                r  led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.101ns  (logic 4.132ns (51.003%)  route 3.969ns (48.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.637     1.639    led_clk
    SLICE_X9Y84          FDRE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.419     2.058 r  led_reg[8]/Q
                         net (fo=1, routed)           3.969     6.028    led_OBUF[8]
    D14                  OBUF (Prop_obuf_I_O)         3.713     9.740 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.740    led[8]
    D14                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.865ns  (logic 4.007ns (50.943%)  route 3.858ns (49.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.632     1.634    led_clk
    SLICE_X9Y80          FDRE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.456     2.090 r  led_reg[13]/Q
                         net (fo=1, routed)           3.858     5.949    led_OBUF[13]
    F13                  OBUF (Prop_obuf_I_O)         3.551     9.500 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.500    led[13]
    F13                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.760ns  (logic 4.179ns (53.849%)  route 3.581ns (46.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.619     1.621    led_clk
    SLICE_X62Y81         FDRE                                         r  led_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.478     2.099 r  led_reg[26]/Q
                         net (fo=1, routed)           3.581     5.681    led_OBUF[26]
    G1                   OBUF (Prop_obuf_I_O)         3.701     9.381 r  led_OBUF[26]_inst/O
                         net (fo=0)                   0.000     9.381    led[26]
    G1                                                                r  led[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.700ns  (logic 4.122ns (53.524%)  route 3.579ns (46.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.632     1.634    led_clk
    SLICE_X9Y80          FDRE                                         r  led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.419     2.053 r  led_reg[14]/Q
                         net (fo=1, routed)           3.579     5.632    led_OBUF[14]
    G13                  OBUF (Prop_obuf_I_O)         3.703     9.335 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.335    led[14]
    G13                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.685ns  (logic 4.137ns (53.836%)  route 3.548ns (46.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.632     1.634    led_clk
    SLICE_X9Y80          FDRE                                         r  led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.419     2.053 r  led_reg[12]/Q
                         net (fo=1, routed)           3.548     5.601    led_OBUF[12]
    E16                  OBUF (Prop_obuf_I_O)         3.718     9.319 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.319    led[12]
    E16                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.590ns  (logic 4.047ns (53.324%)  route 3.543ns (46.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.618     1.620    led_clk
    SLICE_X62Y80         FDRE                                         r  led_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  led_reg[17]/Q
                         net (fo=1, routed)           3.543     5.681    led_OBUF[17]
    F6                   OBUF (Prop_obuf_I_O)         3.529     9.210 r  led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.210    led[17]
    F6                                                                r  led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.545ns  (logic 4.170ns (55.274%)  route 3.375ns (44.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         1.619     1.621    led_clk
    SLICE_X62Y81         FDRE                                         r  led_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.478     2.099 r  led_reg[24]/Q
                         net (fo=1, routed)           3.375     5.474    led_OBUF[24]
    H4                   OBUF (Prop_obuf_I_O)         3.692     9.166 r  led_OBUF[24]_inst/O
                         net (fo=0)                   0.000     9.166    led[24]
    H4                                                                r  led[24] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.407ns (66.300%)  route 0.715ns (33.700%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.566     0.568    led_clk
    SLICE_X9Y81          FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  led_reg[0]/Q
                         net (fo=1, routed)           0.715     1.424    led_OBUF[0]
    C17                  OBUF (Prop_obuf_I_O)         1.266     2.689 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.689    led[0]
    C17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.363ns (61.972%)  route 0.836ns (38.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.569     0.571    led_clk
    SLICE_X9Y84          FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     0.712 r  led_reg[3]/Q
                         net (fo=1, routed)           0.836     1.548    led_OBUF[3]
    G17                  OBUF (Prop_obuf_I_O)         1.222     2.770 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.770    led[3]
    G17                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.385ns (62.670%)  route 0.825ns (37.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.569     0.571    led_clk
    SLICE_X9Y84          FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     0.712 r  led_reg[7]/Q
                         net (fo=1, routed)           0.825     1.537    led_OBUF[7]
    G18                  OBUF (Prop_obuf_I_O)         1.244     2.781 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.781    led[7]
    G18                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.397ns (63.006%)  route 0.820ns (36.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.569     0.571    led_clk
    SLICE_X9Y84          FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     0.712 r  led_reg[1]/Q
                         net (fo=1, routed)           0.820     1.532    led_OBUF[1]
    D18                  OBUF (Prop_obuf_I_O)         1.256     2.788 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.788    led[1]
    D18                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.420ns (63.958%)  route 0.800ns (36.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.569     0.571    led_clk
    SLICE_X9Y84          FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.128     0.699 r  led_reg[6]/Q
                         net (fo=1, routed)           0.800     1.499    led_OBUF[6]
    F18                  OBUF (Prop_obuf_I_O)         1.292     2.790 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.790    led[6]
    F18                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.431ns (63.918%)  route 0.808ns (36.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.569     0.571    led_clk
    SLICE_X9Y84          FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.128     0.699 r  led_reg[2]/Q
                         net (fo=1, routed)           0.808     1.506    led_OBUF[2]
    E18                  OBUF (Prop_obuf_I_O)         1.303     2.809 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.809    led[2]
    E18                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.418ns (62.186%)  route 0.862ns (37.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.569     0.571    led_clk
    SLICE_X9Y84          FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.128     0.699 r  led_reg[4]/Q
                         net (fo=1, routed)           0.862     1.561    led_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.290     2.851 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.851    led[4]
    D17                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.357ns (58.424%)  route 0.966ns (41.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.565     0.567    led_clk
    SLICE_X9Y80          FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  led_reg[10]/Q
                         net (fo=1, routed)           0.966     1.673    led_OBUF[10]
    G16                  OBUF (Prop_obuf_I_O)         1.216     2.889 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.889    led[10]
    G16                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.379ns (59.254%)  route 0.949ns (40.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.569     0.571    led_clk
    SLICE_X9Y84          FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     0.712 r  led_reg[5]/Q
                         net (fo=1, routed)           0.949     1.660    led_OBUF[5]
    E17                  OBUF (Prop_obuf_I_O)         1.238     2.899 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.899    led[5]
    E17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.368ns (57.146%)  route 1.026ns (42.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=100, routed)         0.565     0.567    led_clk
    SLICE_X9Y80          FDRE                                         r  led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  led_reg[15]/Q
                         net (fo=1, routed)           1.026     1.733    led_OBUF[15]
    H16                  OBUF (Prop_obuf_I_O)         1.227     2.960 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.960    led[15]
    H16                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.441ns  (logic 0.096ns (2.790%)  route 3.345ns (97.210%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     6.636    e/eth_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.441     3.196 f  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.710     4.906    e/eth_clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.002 f  e/eth_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.634     6.636    e/eth_clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 0.026ns (2.415%)  route 1.050ns (97.585%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.077    -0.519 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.495    -0.024    e/eth_clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.556     0.558    e/eth_clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     6.809    led_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    led_clk_gen/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.002 f  led_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    led_clk_gen/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    led_clk_gen/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.161ns  (logic 2.095ns (18.774%)  route 9.066ns (81.226%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=12, routed)          6.206     7.693    e/eth_crsdv_IBUF
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.153     7.846 r  e/led_index[9]_i_5/O
                         net (fo=13, routed)          0.469     8.315    e/led_index[9]_i_5_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.331     8.646 r  e/buff_index[4]_i_1/O
                         net (fo=48, routed)          1.804    10.450    e/buff_index
    SLICE_X51Y75         LUT6 (Prop_lut6_I3_O)        0.124    10.574 r  e/data_buff[14]_i_1/O
                         net (fo=1, routed)           0.587    11.161    e/data_buff[14]_i_1_n_0
    SLICE_X51Y75         FDRE                                         r  e/data_buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.491     1.494    e/clk_out1
    SLICE_X51Y75         FDRE                                         r  e/data_buff_reg[14]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.062ns  (logic 2.095ns (18.942%)  route 8.966ns (81.058%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=12, routed)          6.206     7.693    e/eth_crsdv_IBUF
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.153     7.846 r  e/led_index[9]_i_5/O
                         net (fo=13, routed)          0.469     8.315    e/led_index[9]_i_5_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.331     8.646 r  e/buff_index[4]_i_1/O
                         net (fo=48, routed)          1.737    10.383    e/buff_index
    SLICE_X51Y75         LUT6 (Prop_lut6_I3_O)        0.124    10.507 r  e/data_buff[4]_i_1/O
                         net (fo=1, routed)           0.555    11.062    e/data_buff[4]_i_1_n_0
    SLICE_X48Y75         FDRE                                         r  e/data_buff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.493     1.496    e/clk_out1
    SLICE_X48Y75         FDRE                                         r  e/data_buff_reg[4]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.899ns  (logic 2.095ns (19.225%)  route 8.804ns (80.775%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=12, routed)          6.206     7.693    e/eth_crsdv_IBUF
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.153     7.846 r  e/led_index[9]_i_5/O
                         net (fo=13, routed)          0.469     8.315    e/led_index[9]_i_5_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.331     8.646 r  e/buff_index[4]_i_1/O
                         net (fo=48, routed)          1.539    10.185    e/buff_index
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.309 r  e/data_buff[10]_i_1/O
                         net (fo=1, routed)           0.591    10.899    e/data_buff[10]_i_1_n_0
    SLICE_X51Y74         FDRE                                         r  e/data_buff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.491     1.494    e/clk_out1
    SLICE_X51Y74         FDRE                                         r  e/data_buff_reg[10]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.894ns  (logic 2.095ns (19.234%)  route 8.799ns (80.766%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=12, routed)          6.206     7.693    e/eth_crsdv_IBUF
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.153     7.846 r  e/led_index[9]_i_5/O
                         net (fo=13, routed)          0.469     8.315    e/led_index[9]_i_5_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.331     8.646 r  e/buff_index[4]_i_1/O
                         net (fo=48, routed)          2.124    10.770    e/buff_index
    SLICE_X50Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.894 r  e/data_buff[3]_i_1/O
                         net (fo=1, routed)           0.000    10.894    e/data_buff[3]_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  e/data_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.493     1.496    e/clk_out1
    SLICE_X50Y76         FDRE                                         r  e/data_buff_reg[3]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.754ns  (logic 2.095ns (19.485%)  route 8.658ns (80.515%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=12, routed)          6.206     7.693    e/eth_crsdv_IBUF
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.153     7.846 r  e/led_index[9]_i_5/O
                         net (fo=13, routed)          0.469     8.315    e/led_index[9]_i_5_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.331     8.646 r  e/buff_index[4]_i_1/O
                         net (fo=48, routed)          1.984    10.630    e/buff_index
    SLICE_X50Y75         LUT5 (Prop_lut5_I3_O)        0.124    10.754 r  e/data_buff[31]_i_1/O
                         net (fo=1, routed)           0.000    10.754    e/data_buff[31]_i_1_n_0
    SLICE_X50Y75         FDRE                                         r  e/data_buff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.491     1.494    e/clk_out1
    SLICE_X50Y75         FDRE                                         r  e/data_buff_reg[31]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.744ns  (logic 2.095ns (19.503%)  route 8.648ns (80.497%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=12, routed)          6.206     7.693    e/eth_crsdv_IBUF
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.153     7.846 r  e/led_index[9]_i_5/O
                         net (fo=13, routed)          0.469     8.315    e/led_index[9]_i_5_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.331     8.646 r  e/buff_index[4]_i_1/O
                         net (fo=48, routed)          1.974    10.620    e/buff_index
    SLICE_X50Y75         LUT6 (Prop_lut6_I3_O)        0.124    10.744 r  e/data_buff[33]_i_1/O
                         net (fo=1, routed)           0.000    10.744    e/data_buff[33]_i_1_n_0
    SLICE_X50Y75         FDRE                                         r  e/data_buff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.491     1.494    e/clk_out1
    SLICE_X50Y75         FDRE                                         r  e/data_buff_reg[33]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.733ns  (logic 2.095ns (19.522%)  route 8.638ns (80.478%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=12, routed)          6.206     7.693    e/eth_crsdv_IBUF
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.153     7.846 r  e/led_index[9]_i_5/O
                         net (fo=13, routed)          0.469     8.315    e/led_index[9]_i_5_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.331     8.646 r  e/buff_index[4]_i_1/O
                         net (fo=48, routed)          1.963    10.609    e/buff_index
    SLICE_X50Y73         LUT6 (Prop_lut6_I3_O)        0.124    10.733 r  e/data_buff[11]_i_1/O
                         net (fo=1, routed)           0.000    10.733    e/data_buff[11]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  e/data_buff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.493     1.496    e/clk_out1
    SLICE_X50Y73         FDRE                                         r  e/data_buff_reg[11]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/data_buff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.723ns  (logic 2.095ns (19.540%)  route 8.628ns (80.460%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=12, routed)          6.206     7.693    e/eth_crsdv_IBUF
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.153     7.846 r  e/led_index[9]_i_5/O
                         net (fo=13, routed)          0.469     8.315    e/led_index[9]_i_5_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.331     8.646 r  e/buff_index[4]_i_1/O
                         net (fo=48, routed)          1.953    10.599    e/buff_index
    SLICE_X50Y73         LUT6 (Prop_lut6_I3_O)        0.124    10.723 r  e/data_buff[13]_i_1/O
                         net (fo=1, routed)           0.000    10.723    e/data_buff[13]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  e/data_buff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.493     1.496    e/clk_out1
    SLICE_X50Y73         FDRE                                         r  e/data_buff_reg[13]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/bram_d_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.627ns  (logic 2.095ns (19.718%)  route 8.531ns (80.282%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=12, routed)          6.206     7.693    e/eth_crsdv_IBUF
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.153     7.846 r  e/led_index[9]_i_5/O
                         net (fo=13, routed)          0.469     8.315    e/led_index[9]_i_5_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.331     8.646 r  e/buff_index[4]_i_1/O
                         net (fo=48, routed)          0.701     9.347    e/buff_index
    SLICE_X54Y74         LUT5 (Prop_lut5_I4_O)        0.124     9.471 r  e/bram_wr_addr_o_reg_i_2/O
                         net (fo=29, routed)          1.155    10.627    e/bram_wr_addr_o_reg_i_2_n_0
    SLICE_X49Y76         FDRE                                         r  e/bram_d_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.495     1.498    e/clk_out1
    SLICE_X49Y76         FDRE                                         r  e/bram_d_o_reg[2]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/bram_d_o_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.627ns  (logic 2.095ns (19.718%)  route 8.531ns (80.282%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=12, routed)          6.206     7.693    e/eth_crsdv_IBUF
    SLICE_X56Y75         LUT3 (Prop_lut3_I2_O)        0.153     7.846 r  e/led_index[9]_i_5/O
                         net (fo=13, routed)          0.469     8.315    e/led_index[9]_i_5_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I0_O)        0.331     8.646 r  e/buff_index[4]_i_1/O
                         net (fo=48, routed)          0.701     9.347    e/buff_index
    SLICE_X54Y74         LUT5 (Prop_lut5_I4_O)        0.124     9.471 r  e/bram_wr_addr_o_reg_i_2/O
                         net (fo=29, routed)          1.155    10.627    e/bram_wr_addr_o_reg_i_2_n_0
    SLICE_X49Y76         FDRE                                         r  e/bram_d_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516     1.516    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         1.495     1.498    e/clk_out1
    SLICE_X49Y76         FDRE                                         r  e/bram_d_o_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/data_buff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.190ns  (logic 0.277ns (12.644%)  route 1.913ns (87.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=24, routed)          1.913     2.190    e/eth_rxd_IBUF[0]
    SLICE_X48Y75         FDRE                                         r  e/data_buff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.819     0.821    e/clk_out1
    SLICE_X48Y75         FDRE                                         r  e/data_buff_reg[4]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/data_buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.223ns  (logic 0.277ns (12.453%)  route 1.946ns (87.547%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=24, routed)          1.946     2.223    e/eth_rxd_IBUF[0]
    SLICE_X51Y76         FDRE                                         r  e/data_buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.818     0.820    e/clk_out1
    SLICE_X51Y76         FDRE                                         r  e/data_buff_reg[6]/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port)
  Destination:            e/data_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.265ns  (logic 0.281ns (12.394%)  route 1.984ns (87.606%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=29, routed)          1.984     2.220    e/eth_rxd_IBUF[1]
    SLICE_X50Y76         LUT6 (Prop_lut6_I2_O)        0.045     2.265 r  e/data_buff[3]_i_1/O
                         net (fo=1, routed)           0.000     2.265    e/data_buff[3]_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  e/data_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.818     0.820    e/clk_out1
    SLICE_X50Y76         FDRE                                         r  e/data_buff_reg[3]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/data_buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.285ns  (logic 0.277ns (12.115%)  route 2.008ns (87.885%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=24, routed)          2.008     2.285    e/eth_rxd_IBUF[0]
    SLICE_X51Y75         FDRE                                         r  e/data_buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.817     0.819    e/clk_out1
    SLICE_X51Y75         FDRE                                         r  e/data_buff_reg[14]/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port)
  Destination:            e/data_buff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.313ns  (logic 0.281ns (12.132%)  route 2.033ns (87.868%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=29, routed)          2.033     2.268    e/eth_rxd_IBUF[1]
    SLICE_X50Y75         LUT6 (Prop_lut6_I2_O)        0.045     2.313 r  e/data_buff[33]_i_1/O
                         net (fo=1, routed)           0.000     2.313    e/data_buff[33]_i_1_n_0
    SLICE_X50Y75         FDRE                                         r  e/data_buff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.817     0.819    e/clk_out1
    SLICE_X50Y75         FDRE                                         r  e/data_buff_reg[33]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/data_buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.315ns  (logic 0.277ns (11.960%)  route 2.038ns (88.040%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=24, routed)          2.038     2.315    e/eth_rxd_IBUF[0]
    SLICE_X53Y76         FDRE                                         r  e/data_buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.817     0.819    e/clk_out1
    SLICE_X53Y76         FDRE                                         r  e/data_buff_reg[2]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/data_buff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.323ns  (logic 0.277ns (11.918%)  route 2.046ns (88.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=24, routed)          2.046     2.323    e/eth_rxd_IBUF[0]
    SLICE_X51Y74         FDRE                                         r  e/data_buff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.817     0.819    e/clk_out1
    SLICE_X51Y74         FDRE                                         r  e/data_buff_reg[10]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/data_buff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.376ns  (logic 0.277ns (11.655%)  route 2.099ns (88.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=24, routed)          2.099     2.376    e/eth_rxd_IBUF[0]
    SLICE_X52Y77         FDRE                                         r  e/data_buff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.819     0.821    e/clk_out1
    SLICE_X52Y77         FDRE                                         r  e/data_buff_reg[30]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/data_buff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.396ns  (logic 0.277ns (11.554%)  route 2.119ns (88.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=24, routed)          2.119     2.396    e/eth_rxd_IBUF[0]
    SLICE_X55Y75         FDRE                                         r  e/data_buff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.816     0.818    e/clk_out1
    SLICE_X55Y75         FDRE                                         r  e/data_buff_reg[24]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/data_buff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.396ns  (logic 0.277ns (11.554%)  route 2.119ns (88.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=24, routed)          2.119     2.396    e/eth_rxd_IBUF[0]
    SLICE_X54Y75         FDRE                                         r  e/data_buff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=108, routed)         0.816     0.818    e/clk_out1
    SLICE_X54Y75         FDRE                                         r  e/data_buff_reg[28]/C





