Latency constraint guided buffer sizing and layer assignment for clock trees with useful skew
N Uysal, WH Liu, R Ewetz
Proceedings of the 24th Asia and South Pacific Design Automation Conference 
---
title: "Latency constraint guided buffer sizing and layer assignment for clock trees with useful skew"
collection: publications
permalink: /publication/2009-10-01-paper-title-number-1
excerpt: 'This paper is about the number 1. The number 2 is left for future work.'
date: 2019-01-20
venue: 'ASPDAC'
paperurl: 'https://dl.acm.org/citation.cfm?id=3287681'
citation: 'N Uysal, WH Liu, R Ewetz. (2019). &quot;Latency constraint guided buffer sizing and layer assignment for clock trees with useful skew
.&quot; <i>ASPDAC'19</i>. 1(1).'
---
[Download paper here](https://dl.acm.org/citation.cfm?id=3287681)

