Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.77 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.77 secs
 
--> Reading design: Profibus_Recieve.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Profibus_Recieve.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Profibus_Recieve"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : Profibus_Recieve
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Profibus_Reciever\FSM_Reciever\VHDL_Implementation\Profibus_Reciever\Profibus_Constants.vhd" into library work
Parsing package <Profibus_Constants>.
Parsing package body <Profibus_Constants>.
Parsing VHDL file "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Profibus_Reciever\FSM_Reciever\VHDL_Implementation\Profibus_Reciever\Profibus_Recieve.vhd" into library work
Parsing entity <Profibus_Recieve>.
Parsing architecture <Behavioral> of entity <profibus_recieve>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Profibus_Recieve> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Profibus_Reciever\FSM_Reciever\VHDL_Implementation\Profibus_Reciever\Profibus_Recieve.vhd" Line 200. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Profibus_Recieve>.
    Related source file is "C:\UserData\z003xazw\Documents\GitHub\ProfibusVhdl\Profibus_Reciever\FSM_Reciever\VHDL_Implementation\Profibus_Reciever\Profibus_Recieve.vhd".
WARNING:Xst:2935 - Signal 'PDU_o<23:0>', unconnected in block 'Profibus_Recieve', is tied to its initial value (000000000000000000000000).
WARNING:Xst:2935 - Signal 'PDU_Count', unconnected in block 'Profibus_Recieve', is tied to its initial value (00000000).
    Found 8-bit register for signal <counter>.
    Found 8-bit register for signal <fcs>.
    Found 32-bit register for signal <timer>.
    Found 5-bit register for signal <state>.
    Found 8-bit register for signal <DA_o>.
    Found 1-bit register for signal <detect>.
    Found 8-bit register for signal <SA_o>.
    Found 8-bit register for signal <FC_o>.
    Found 8-bit register for signal <FCS_o>.
    Found 8-bit register for signal <type_o>.
    Found 8-bit register for signal <le_s>.
    Found 8-bit register for signal <LE_o>.
    Found 1-bit register for signal <PDU_o<31>>.
    Found 1-bit register for signal <PDU_o<30>>.
    Found 1-bit register for signal <PDU_o<29>>.
    Found 1-bit register for signal <PDU_o<28>>.
    Found 1-bit register for signal <PDU_o<27>>.
    Found 1-bit register for signal <PDU_o<26>>.
    Found 1-bit register for signal <PDU_o<25>>.
    Found 1-bit register for signal <PDU_o<24>>.
INFO:Xst:1799 - State da3 is never reached in FSM <state>.
INFO:Xst:1799 - State sa3 is never reached in FSM <state>.
INFO:Xst:1799 - State fc3 is never reached in FSM <state>.
INFO:Xst:1799 - State pdu3 is never reached in FSM <state>.
INFO:Xst:1799 - State fcs3 is never reached in FSM <state>.
INFO:Xst:1799 - State da4 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 24                                             |
    | Transitions        | 64                                             |
    | Inputs             | 11                                             |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <timer[31]_GND_5_o_add_0_OUT> created at line 1241.
    Found 8-bit adder for signal <counter[7]_GND_5_o_add_28_OUT> created at line 1241.
    Found 8-bit adder for signal <fcs[7]_datain[7]_add_31_OUT> created at line 177.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_30_OUT<7:0>> created at line 1308.
    Found 32-bit comparator greater for signal <n0001> created at line 81
    Found 8-bit comparator equal for signal <le_s[7]_datain[7]_equal_21_o> created at line 140
    Found 8-bit comparator greater for signal <counter[7]_GND_5_o_LessThan_31_o> created at line 176
    Found 8-bit comparator equal for signal <fcs[7]_datain[7]_equal_33_o> created at line 180
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 113 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Profibus_Recieve> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 19
 1-bit register                                        : 9
 32-bit register                                       : 1
 8-bit register                                        : 9
# Comparators                                          : 4
 32-bit comparator greater                             : 1
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 1
# Multiplexers                                         : 10
 32-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <type_o_1> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_2> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_3> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_4> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_5> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_6> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_7> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 113
 Flip-Flops                                            : 113
# Comparators                                          : 4
 32-bit comparator greater                             : 1
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 1
# Multiplexers                                         : 10
 32-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <type_o_1> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_2> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_3> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_4> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_5> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_6> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <type_o_7> has a constant value of 0 in block <Profibus_Recieve>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <le_s_0> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_0> 
INFO:Xst:2261 - The FF/Latch <le_s_1> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_1> 
INFO:Xst:2261 - The FF/Latch <le_s_2> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_2> 
INFO:Xst:2261 - The FF/Latch <le_s_3> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_3> 
INFO:Xst:2261 - The FF/Latch <le_s_4> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_4> 
INFO:Xst:2261 - The FF/Latch <le_s_5> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_5> 
INFO:Xst:2261 - The FF/Latch <le_s_6> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_6> 
INFO:Xst:2261 - The FF/Latch <le_s_7> in Unit <Profibus_Recieve> is equivalent to the following FF/Latch, which will be removed : <LE_o_7> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00000
 sd1   | 00001
 da1   | 00010
 sa1   | 00011
 fc1   | 00100
 fcs1  | 00101
 sd2   | 00110
 le    | 00111
 ler   | 01000
 sd2_2 | 01001
 da2   | 01010
 sa2   | 01011
 fc2   | 01100
 pdu2  | 01101
 fcs2  | 01110
 sd3   | 01111
 da3   | unreached
 sa3   | unreached
 fc3   | unreached
 pdu3  | unreached
 fcs3  | unreached
 sd4   | 10101
 da4   | unreached
 sc    | 10111
-------------------

Optimizing unit <Profibus_Recieve> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Profibus_Recieve, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 103
 Flip-Flops                                            : 103

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Profibus_Recieve.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 326
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 32
#      LUT2                        : 46
#      LUT3                        : 11
#      LUT4                        : 18
#      LUT5                        : 83
#      LUT6                        : 45
#      MUXCY                       : 47
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 103
#      FD                          : 42
#      FDC                         : 45
#      FDCE                        : 8
#      FDE                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 99
#      IBUF                        : 10
#      OBUF                        : 89

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             103  out of  54576     0%  
 Number of Slice LUTs:                  237  out of  27288     0%  
    Number used as Logic:               237  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    238
   Number with an unused Flip Flop:     135  out of    238    56%  
   Number with an unused LUT:             1  out of    238     0%  
   Number of fully used LUT-FF pairs:   102  out of    238    42%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         100
 Number of bonded IOBs:                 100  out of    218    45%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 103   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.827ns (Maximum Frequency: 207.187MHz)
   Minimum input arrival time before clock: 9.085ns
   Maximum output required time after clock: 3.820ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.827ns (frequency: 207.187MHz)
  Total number of paths / destination ports: 5655 / 119
-------------------------------------------------------------------------
Delay:               4.827ns (Levels of Logic = 9)
  Source:            timer_0 (FF)
  Destination:       fcs_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: timer_0 to fcs_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  timer_0 (timer_0)
     LUT5:I0->O            1   0.203   0.000  Mcompar_n0001_lut<0> (Mcompar_n0001_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_n0001_cy<0> (Mcompar_n0001_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0001_cy<1> (Mcompar_n0001_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0001_cy<2> (Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0001_cy<3> (Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0001_cy<4> (Mcompar_n0001_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0001_cy<5> (Mcompar_n0001_cy<5>)
     MUXCY:CI->O          58   0.019   1.601  Mcompar_n0001_cy<6> (Mcompar_n0001_cy<6>)
     LUT4:I3->O            8   0.205   0.802  _n0635_inv11 (_n0635_inv1)
     FDE:CE                    0.322          FCS_o_0
    ----------------------------------------
    Total                      4.827ns (1.463ns logic, 3.364ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 674 / 164
-------------------------------------------------------------------------
Offset:              9.085ns (Levels of Logic = 8)
  Source:            datain<4> (PAD)
  Destination:       state_FSM_FFd5 (FF)
  Destination Clock: clk rising

  Data Path: datain<4> to state_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.137  datain_4_IBUF (datain_4_IBUF)
     LUT3:I0->O            3   0.205   0.995  GND_5_o_datain[7]_equal_38_o<7>111 (GND_5_o_datain[7]_equal_38_o<7>11)
     LUT6:I1->O            4   0.203   1.048  PWR_5_o_datain[7]_equal_6_o<7>1 (PWR_5_o_datain[7]_equal_6_o)
     LUT6:I0->O            1   0.203   0.684  state_FSM_FFd5-In4 (state_FSM_FFd5-In4)
     LUT2:I0->O            2   0.203   0.981  state_FSM_FFd5-In7_SW0_SW0 (N45)
     LUT6:I0->O            1   0.203   0.808  state_FSM_FFd5-In7_SW0 (N33)
     LUT6:I3->O            1   0.205   0.684  state_FSM_FFd5-In7 (state_FSM_FFd5-In7)
     LUT6:I4->O            1   0.203   0.000  state_FSM_FFd5-In10 (state_FSM_FFd5-In)
     FDC:D                     0.102          state_FSM_FFd5
    ----------------------------------------
    Total                      9.085ns (2.749ns logic, 6.336ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              3.820ns (Levels of Logic = 1)
  Source:            le_s_3 (FF)
  Destination:       LE_o<3> (PAD)
  Source Clock:      clk rising

  Data Path: le_s_3 to LE_o<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   0.802  le_s_3 (le_s_3)
     OBUF:I->O                 2.571          LE_o_3_OBUF (LE_o<3>)
    ----------------------------------------
    Total                      3.820ns (3.018ns logic, 0.802ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.827|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.79 secs
 
--> 

Total memory usage is 4502000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :   14 (   0 filtered)

