---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `RISCVCallingConv.cpp` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="RISCVCallingConv.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-h"
  isLocal="true" />
<IncludesListItem
  filePath="RISCVSubtarget.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/IR/DataLayout.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/ir/datalayout-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/MC/MCRegister.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcregister-h"
  isLocal="true" />
</IncludesList>

## Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mcregister">MCRegister</a></>}
  name={<><a href="#a1e4c374329ac8dd85a653f4880a6b0d5">allocateRVVReg</a> (MVT ValVT, unsigned ValNo, CCState &amp;State, const RISCVTargetLowering &amp;TLI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a10b000ebfe8f8018565e8180e73d3a7d">CC&#95;RISCVAssign2XLen</a> (unsigned XLen, CCState &amp;State, CCValAssign VA1, ISD::ArgFlagsTy ArgFlags1, unsigned ValNo2, MVT ValVT2, MVT LocVT2, ISD::ArgFlagsTy ArgFlags2, bool EABI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#ad82dcdc1dfa857defef8094eb51df0ec">getArgGPR16s</a> (const RISCVABI::ABI ABI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#ac5c017575b4f5f5bd5a99df81708f10f">getArgGPR32s</a> (const RISCVABI::ABI ABI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#ab51adb118fa152f9b30bae884b000f1f">getFastCCArgGPRF16s</a> (const RISCVABI::ABI ABI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#a7a02a1866350d92e0780f55e656d3cc4">getFastCCArgGPRF32s</a> (const RISCVABI::ABI ABI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#adefd515dc48ecc5b02a56b12b83c9110">getFastCCArgGPRs</a> (const RISCVABI::ABI ABI)</>}>
</MembersIndexItem>

</MembersIndex>

## Variables Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#aed6b03a6d97ffdf80abe4df6ae7cd343">ArgFPR16s</a> = &#123;RISCV::F10&#95;H, RISCV::F11&#95;H, RISCV::F12&#95;H,
                                      RISCV::F13&#95;H, RISCV::F14&#95;H, RISCV::F15&#95;H,
                                      RISCV::F16&#95;H, RISCV::F17&#95;H&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#a01bd8182990cfe5b244bb375eacc2e9d">ArgFPR32s</a> = &#123;RISCV::F10&#95;F, RISCV::F11&#95;F, RISCV::F12&#95;F,
                                      RISCV::F13&#95;F, RISCV::F14&#95;F, RISCV::F15&#95;F,
                                      RISCV::F16&#95;F, RISCV::F17&#95;F&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#a94770b45a721b9391ba730d9e5682004">ArgFPR64s</a> = &#123;RISCV::F10&#95;D, RISCV::F11&#95;D, RISCV::F12&#95;D,
                                      RISCV::F13&#95;D, RISCV::F14&#95;D, RISCV::F15&#95;D,
                                      RISCV::F16&#95;D, RISCV::F17&#95;D&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#a18f02b2aa97da41c1d6f1db4df8f98ce">ArgVRM2s</a> = &#123;RISCV::V8M2,  RISCV::V10M2, RISCV::V12M2,
                                     RISCV::V14M2, RISCV::V16M2, RISCV::V18M2,
                                     RISCV::V20M2, RISCV::V22M2&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#ae2ccc7c69525b2a877840a18857f8a9b">ArgVRM4s</a> = &#123;RISCV::V8M4, RISCV::V12M4, RISCV::V16M4,
                                     RISCV::V20M4&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#adfc9c7e4c8c539a7d539ac7601c10ec7">ArgVRM8s</a> = &#123;RISCV::V8M8, RISCV::V16M8&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#acb6c066550736ad0025f475743cc5847">ArgVRN2M1s</a> = &#123;
    RISCV::V8&#95;V9,   RISCV::V9&#95;V10,  RISCV::V10&#95;V11, RISCV::V11&#95;V12,
    RISCV::V12&#95;V13, RISCV::V13&#95;V14, RISCV::V14&#95;V15, RISCV::V15&#95;V16,
    RISCV::V16&#95;V17, RISCV::V17&#95;V18, RISCV::V18&#95;V19, RISCV::V19&#95;V20,
    RISCV::V20&#95;V21, RISCV::V21&#95;V22, RISCV::V22&#95;V23&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#a112576d0ffd063c48b9d7a318800e4c8">ArgVRN2M2s</a> = &#123;RISCV::V8M2&#95;V10M2,  RISCV::V10M2&#95;V12M2,
                                       RISCV::V12M2&#95;V14M2, RISCV::V14M2&#95;V16M2,
                                       RISCV::V16M2&#95;V18M2, RISCV::V18M2&#95;V20M2,
                                       RISCV::V20M2&#95;V22M2&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#ab3c6fef62cfbeb5e06a2a4fc8a99cd1c">ArgVRN2M4s</a> = &#123;RISCV::V8M4&#95;V12M4, RISCV::V12M4&#95;V16M4,
                                       RISCV::V16M4&#95;V20M4&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#a95dac3fc77dea79d91c9a03154e2699a">ArgVRN3M1s</a> = &#123;
    RISCV::V8&#95;V9&#95;V10,   RISCV::V9&#95;V10&#95;V11,  RISCV::V10&#95;V11&#95;V12,
    RISCV::V11&#95;V12&#95;V13, RISCV::V12&#95;V13&#95;V14, RISCV::V13&#95;V14&#95;V15,
    RISCV::V14&#95;V15&#95;V16, RISCV::V15&#95;V16&#95;V17, RISCV::V16&#95;V17&#95;V18,
    RISCV::V17&#95;V18&#95;V19, RISCV::V18&#95;V19&#95;V20, RISCV::V19&#95;V20&#95;V21,
    RISCV::V20&#95;V21&#95;V22, RISCV::V21&#95;V22&#95;V23&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#a300e0b98044364b9161fb1d8fe5e80fc">ArgVRN3M2s</a> = &#123;
    RISCV::V8M2&#95;V10M2&#95;V12M2,  RISCV::V10M2&#95;V12M2&#95;V14M2,
    RISCV::V12M2&#95;V14M2&#95;V16M2, RISCV::V14M2&#95;V16M2&#95;V18M2,
    RISCV::V16M2&#95;V18M2&#95;V20M2, RISCV::V18M2&#95;V20M2&#95;V22M2&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#a4b257cebf0901a4e8356e642b6c9abc9">ArgVRN4M1s</a> = &#123;
    RISCV::V8&#95;V9&#95;V10&#95;V11,   RISCV::V9&#95;V10&#95;V11&#95;V12,  RISCV::V10&#95;V11&#95;V12&#95;V13,
    RISCV::V11&#95;V12&#95;V13&#95;V14, RISCV::V12&#95;V13&#95;V14&#95;V15, RISCV::V13&#95;V14&#95;V15&#95;V16,
    RISCV::V14&#95;V15&#95;V16&#95;V17, RISCV::V15&#95;V16&#95;V17&#95;V18, RISCV::V16&#95;V17&#95;V18&#95;V19,
    RISCV::V17&#95;V18&#95;V19&#95;V20, RISCV::V18&#95;V19&#95;V20&#95;V21, RISCV::V19&#95;V20&#95;V21&#95;V22,
    RISCV::V20&#95;V21&#95;V22&#95;V23&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#a8f83d93f43b02cfe6ea27858e1f62f81">ArgVRN4M2s</a> = &#123;
    RISCV::V8M2&#95;V10M2&#95;V12M2&#95;V14M2, RISCV::V10M2&#95;V12M2&#95;V14M2&#95;V16M2,
    RISCV::V12M2&#95;V14M2&#95;V16M2&#95;V18M2, RISCV::V14M2&#95;V16M2&#95;V18M2&#95;V20M2,
    RISCV::V16M2&#95;V18M2&#95;V20M2&#95;V22M2&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#aa721f0f4fd375b469bf42a707de0feca">ArgVRN5M1s</a> = &#123;
    RISCV::V8&#95;V9&#95;V10&#95;V11&#95;V12,   RISCV::V9&#95;V10&#95;V11&#95;V12&#95;V13,
    RISCV::V10&#95;V11&#95;V12&#95;V13&#95;V14, RISCV::V11&#95;V12&#95;V13&#95;V14&#95;V15,
    RISCV::V12&#95;V13&#95;V14&#95;V15&#95;V16, RISCV::V13&#95;V14&#95;V15&#95;V16&#95;V17,
    RISCV::V14&#95;V15&#95;V16&#95;V17&#95;V18, RISCV::V15&#95;V16&#95;V17&#95;V18&#95;V19,
    RISCV::V16&#95;V17&#95;V18&#95;V19&#95;V20, RISCV::V17&#95;V18&#95;V19&#95;V20&#95;V21,
    RISCV::V18&#95;V19&#95;V20&#95;V21&#95;V22, RISCV::V19&#95;V20&#95;V21&#95;V22&#95;V23&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#a5e1a01b266b83ee6eea5ff83666e57ed">ArgVRN6M1s</a> = &#123;
    RISCV::V8&#95;V9&#95;V10&#95;V11&#95;V12&#95;V13,   RISCV::V9&#95;V10&#95;V11&#95;V12&#95;V13&#95;V14,
    RISCV::V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15, RISCV::V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16,
    RISCV::V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17, RISCV::V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18,
    RISCV::V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19, RISCV::V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20,
    RISCV::V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21, RISCV::V17&#95;V18&#95;V19&#95;V20&#95;V21&#95;V22,
    RISCV::V18&#95;V19&#95;V20&#95;V21&#95;V22&#95;V23&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#a9bd553f3c080a9a7f39b2dc65bd5fa5a">ArgVRN7M1s</a> = &#123;
    RISCV::V8&#95;V9&#95;V10&#95;V11&#95;V12&#95;V13&#95;V14,   RISCV::V9&#95;V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15,
    RISCV::V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16, RISCV::V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17,
    RISCV::V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18, RISCV::V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19,
    RISCV::V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20, RISCV::V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21,
    RISCV::V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21&#95;V22, RISCV::V17&#95;V18&#95;V19&#95;V20&#95;V21&#95;V22&#95;V23&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#ad22317a1756c09779f3c3dc74f4dd4c6">ArgVRN8M1s</a> = &#123;RISCV::V8&#95;V9&#95;V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15,
                                       RISCV::V9&#95;V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16,
                                       RISCV::V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17,
                                       RISCV::V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18,
                                       RISCV::V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19,
                                       RISCV::V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20,
                                       RISCV::V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21,
                                       RISCV::V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21&#95;V22,
                                       RISCV::V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21&#95;V22&#95;V23&#125;</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a></>}
  name={<><a href="#a05558c5f83dfc81ec4cd2786aef7af33">ArgVRs</a> = &#123;
    RISCV::V8,  RISCV::V9,  RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13,
    RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19,
    RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23&#125;</>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Functions

### allocateRVVReg() {#a1e4c374329ac8dd85a653f4880a6b0d5}

<MemberDefinition
  prototype={<>static MCRegister allocateRVVReg (<a href="/docs/api/classes/llvm/mvt">MVT</a> ValVT, unsigned ValNo, <a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; State, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/riscvtargetlowering">RISCVTargetLowering</a> &amp; TLI)</>}
  labels = {["static"]}>

Definition at line <a href="#l00280">280</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### CC&#95;RISCVAssign2XLen() {#a10b000ebfe8f8018565e8180e73d3a7d}

<MemberDefinition
  prototype={<>static bool CC&#95;RISCVAssign2XLen (unsigned XLen, <a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; State, <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> VA1, <a href="/docs/api/structs/llvm/isd/argflagsty">ISD::ArgFlagsTy</a> ArgFlags1, unsigned ValNo2, <a href="/docs/api/classes/llvm/mvt">MVT</a> ValVT2, <a href="/docs/api/classes/llvm/mvt">MVT</a> LocVT2, <a href="/docs/api/structs/llvm/isd/argflagsty">ISD::ArgFlagsTy</a> ArgFlags2, bool EABI)</>}
  labels = {["static"]}>

Definition at line <a href="#l00236">236</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### getArgGPR16s() {#ad82dcdc1dfa857defef8094eb51df0ec}

<MemberDefinition
  prototype={<>static ArrayRef&lt; MCPhysReg &gt; getArgGPR16s (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> ABI)</>}
  labels = {["static"]}>

Definition at line <a href="#l00142">142</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### getArgGPR32s() {#ac5c017575b4f5f5bd5a99df81708f10f}

<MemberDefinition
  prototype={<>static ArrayRef&lt; MCPhysReg &gt; getArgGPR32s (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> ABI)</>}
  labels = {["static"]}>

Definition at line <a href="#l00159">159</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### getFastCCArgGPRF16s() {#ab51adb118fa152f9b30bae884b000f1f}

<MemberDefinition
  prototype={<>static ArrayRef&lt; MCPhysReg &gt; getFastCCArgGPRF16s (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> ABI)</>}
  labels = {["static"]}>

Definition at line <a href="#l00194">194</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### getFastCCArgGPRF32s() {#a7a02a1866350d92e0780f55e656d3cc4}

<MemberDefinition
  prototype={<>static ArrayRef&lt; MCPhysReg &gt; getFastCCArgGPRF32s (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> ABI)</>}
  labels = {["static"]}>

Definition at line <a href="#l00214">214</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### getFastCCArgGPRs() {#adefd515dc48ecc5b02a56b12b83c9110}

<MemberDefinition
  prototype={<>static ArrayRef&lt; MCPhysReg &gt; getFastCCArgGPRs (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> ABI)</>}
  labels = {["static"]}>

Definition at line <a href="#l00176">176</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Variables

### ArgFPR16s {#aed6b03a6d97ffdf80abe4df6ae7cd343}

<MemberDefinition
  prototype={<>const MCPhysReg ArgFPR16s&#91;&#93; = &#123;RISCV::F10&#95;H, RISCV::F11&#95;H, RISCV::F12&#95;H,
                                      RISCV::F13&#95;H, RISCV::F14&#95;H, RISCV::F15&#95;H,
                                      RISCV::F16&#95;H, RISCV::F17&#95;H&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00045">45</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgFPR32s {#a01bd8182990cfe5b244bb375eacc2e9d}

<MemberDefinition
  prototype={<>const MCPhysReg ArgFPR32s&#91;&#93; = &#123;RISCV::F10&#95;F, RISCV::F11&#95;F, RISCV::F12&#95;F,
                                      RISCV::F13&#95;F, RISCV::F14&#95;F, RISCV::F15&#95;F,
                                      RISCV::F16&#95;F, RISCV::F17&#95;F&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00048">48</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgFPR64s {#a94770b45a721b9391ba730d9e5682004}

<MemberDefinition
  prototype={<>const MCPhysReg ArgFPR64s&#91;&#93; = &#123;RISCV::F10&#95;D, RISCV::F11&#95;D, RISCV::F12&#95;D,
                                      RISCV::F13&#95;D, RISCV::F14&#95;D, RISCV::F15&#95;D,
                                      RISCV::F16&#95;D, RISCV::F17&#95;D&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00051">51</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgVRM2s {#a18f02b2aa97da41c1d6f1db4df8f98ce}

<MemberDefinition
  prototype={<>const MCPhysReg ArgVRM2s&#91;&#93; = &#123;RISCV::V8M2,  RISCV::V10M2, RISCV::V12M2,
                                     RISCV::V14M2, RISCV::V16M2, RISCV::V18M2,
                                     RISCV::V20M2, RISCV::V22M2&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00059">59</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgVRM4s {#ae2ccc7c69525b2a877840a18857f8a9b}

<MemberDefinition
  prototype={<>const MCPhysReg ArgVRM4s&#91;&#93; = &#123;RISCV::V8M4, RISCV::V12M4, RISCV::V16M4,
                                     RISCV::V20M4&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00062">62</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgVRM8s {#adfc9c7e4c8c539a7d539ac7601c10ec7}

<MemberDefinition
  prototype={<>const MCPhysReg ArgVRM8s&#91;&#93; = &#123;RISCV::V8M8, RISCV::V16M8&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00064">64</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgVRN2M1s {#acb6c066550736ad0025f475743cc5847}

<MemberDefinition
  prototype={<>const MCPhysReg ArgVRN2M1s&#91;&#93; = &#123;
    RISCV::V8&#95;V9,   RISCV::V9&#95;V10,  RISCV::V10&#95;V11, RISCV::V11&#95;V12,
    RISCV::V12&#95;V13, RISCV::V13&#95;V14, RISCV::V14&#95;V15, RISCV::V15&#95;V16,
    RISCV::V16&#95;V17, RISCV::V17&#95;V18, RISCV::V18&#95;V19, RISCV::V19&#95;V20,
    RISCV::V20&#95;V21, RISCV::V21&#95;V22, RISCV::V22&#95;V23&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00065">65</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgVRN2M2s {#a112576d0ffd063c48b9d7a318800e4c8}

<MemberDefinition
  prototype={<>const MCPhysReg ArgVRN2M2s&#91;&#93; = &#123;RISCV::V8M2&#95;V10M2,  RISCV::V10M2&#95;V12M2,
                                       RISCV::V12M2&#95;V14M2, RISCV::V14M2&#95;V16M2,
                                       RISCV::V16M2&#95;V18M2, RISCV::V18M2&#95;V20M2,
                                       RISCV::V20M2&#95;V22M2&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00111">111</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgVRN2M4s {#ab3c6fef62cfbeb5e06a2a4fc8a99cd1c}

<MemberDefinition
  prototype={<>const MCPhysReg ArgVRN2M4s&#91;&#93; = &#123;RISCV::V8M4&#95;V12M4, RISCV::V12M4&#95;V16M4,
                                       RISCV::V16M4&#95;V20M4&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00123">123</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgVRN3M1s {#a95dac3fc77dea79d91c9a03154e2699a}

<MemberDefinition
  prototype={<>const MCPhysReg ArgVRN3M1s&#91;&#93; = &#123;
    RISCV::V8&#95;V9&#95;V10,   RISCV::V9&#95;V10&#95;V11,  RISCV::V10&#95;V11&#95;V12,
    RISCV::V11&#95;V12&#95;V13, RISCV::V12&#95;V13&#95;V14, RISCV::V13&#95;V14&#95;V15,
    RISCV::V14&#95;V15&#95;V16, RISCV::V15&#95;V16&#95;V17, RISCV::V16&#95;V17&#95;V18,
    RISCV::V17&#95;V18&#95;V19, RISCV::V18&#95;V19&#95;V20, RISCV::V19&#95;V20&#95;V21,
    RISCV::V20&#95;V21&#95;V22, RISCV::V21&#95;V22&#95;V23&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00070">70</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgVRN3M2s {#a300e0b98044364b9161fb1d8fe5e80fc}

<MemberDefinition
  prototype={<>const MCPhysReg ArgVRN3M2s&#91;&#93; = &#123;
    RISCV::V8M2&#95;V10M2&#95;V12M2,  RISCV::V10M2&#95;V12M2&#95;V14M2,
    RISCV::V12M2&#95;V14M2&#95;V16M2, RISCV::V14M2&#95;V16M2&#95;V18M2,
    RISCV::V16M2&#95;V18M2&#95;V20M2, RISCV::V18M2&#95;V20M2&#95;V22M2&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00115">115</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgVRN4M1s {#a4b257cebf0901a4e8356e642b6c9abc9}

<MemberDefinition
  prototype={<>const MCPhysReg ArgVRN4M1s&#91;&#93; = &#123;
    RISCV::V8&#95;V9&#95;V10&#95;V11,   RISCV::V9&#95;V10&#95;V11&#95;V12,  RISCV::V10&#95;V11&#95;V12&#95;V13,
    RISCV::V11&#95;V12&#95;V13&#95;V14, RISCV::V12&#95;V13&#95;V14&#95;V15, RISCV::V13&#95;V14&#95;V15&#95;V16,
    RISCV::V14&#95;V15&#95;V16&#95;V17, RISCV::V15&#95;V16&#95;V17&#95;V18, RISCV::V16&#95;V17&#95;V18&#95;V19,
    RISCV::V17&#95;V18&#95;V19&#95;V20, RISCV::V18&#95;V19&#95;V20&#95;V21, RISCV::V19&#95;V20&#95;V21&#95;V22,
    RISCV::V20&#95;V21&#95;V22&#95;V23&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00076">76</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgVRN4M2s {#a8f83d93f43b02cfe6ea27858e1f62f81}

<MemberDefinition
  prototype={<>const MCPhysReg ArgVRN4M2s&#91;&#93; = &#123;
    RISCV::V8M2&#95;V10M2&#95;V12M2&#95;V14M2, RISCV::V10M2&#95;V12M2&#95;V14M2&#95;V16M2,
    RISCV::V12M2&#95;V14M2&#95;V16M2&#95;V18M2, RISCV::V14M2&#95;V16M2&#95;V18M2&#95;V20M2,
    RISCV::V16M2&#95;V18M2&#95;V20M2&#95;V22M2&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00119">119</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgVRN5M1s {#aa721f0f4fd375b469bf42a707de0feca}

<MemberDefinition
  prototype={<>const MCPhysReg ArgVRN5M1s&#91;&#93; = &#123;
    RISCV::V8&#95;V9&#95;V10&#95;V11&#95;V12,   RISCV::V9&#95;V10&#95;V11&#95;V12&#95;V13,
    RISCV::V10&#95;V11&#95;V12&#95;V13&#95;V14, RISCV::V11&#95;V12&#95;V13&#95;V14&#95;V15,
    RISCV::V12&#95;V13&#95;V14&#95;V15&#95;V16, RISCV::V13&#95;V14&#95;V15&#95;V16&#95;V17,
    RISCV::V14&#95;V15&#95;V16&#95;V17&#95;V18, RISCV::V15&#95;V16&#95;V17&#95;V18&#95;V19,
    RISCV::V16&#95;V17&#95;V18&#95;V19&#95;V20, RISCV::V17&#95;V18&#95;V19&#95;V20&#95;V21,
    RISCV::V18&#95;V19&#95;V20&#95;V21&#95;V22, RISCV::V19&#95;V20&#95;V21&#95;V22&#95;V23&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00082">82</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgVRN6M1s {#a5e1a01b266b83ee6eea5ff83666e57ed}

<MemberDefinition
  prototype={<>const MCPhysReg ArgVRN6M1s&#91;&#93; = &#123;
    RISCV::V8&#95;V9&#95;V10&#95;V11&#95;V12&#95;V13,   RISCV::V9&#95;V10&#95;V11&#95;V12&#95;V13&#95;V14,
    RISCV::V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15, RISCV::V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16,
    RISCV::V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17, RISCV::V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18,
    RISCV::V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19, RISCV::V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20,
    RISCV::V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21, RISCV::V17&#95;V18&#95;V19&#95;V20&#95;V21&#95;V22,
    RISCV::V18&#95;V19&#95;V20&#95;V21&#95;V22&#95;V23&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00089">89</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgVRN7M1s {#a9bd553f3c080a9a7f39b2dc65bd5fa5a}

<MemberDefinition
  prototype={<>const MCPhysReg ArgVRN7M1s&#91;&#93; = &#123;
    RISCV::V8&#95;V9&#95;V10&#95;V11&#95;V12&#95;V13&#95;V14,   RISCV::V9&#95;V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15,
    RISCV::V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16, RISCV::V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17,
    RISCV::V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18, RISCV::V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19,
    RISCV::V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20, RISCV::V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21,
    RISCV::V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21&#95;V22, RISCV::V17&#95;V18&#95;V19&#95;V20&#95;V21&#95;V22&#95;V23&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00096">96</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgVRN8M1s {#ad22317a1756c09779f3c3dc74f4dd4c6}

<MemberDefinition
  prototype={<>const MCPhysReg ArgVRN8M1s&#91;&#93; = &#123;RISCV::V8&#95;V9&#95;V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15,
                                       RISCV::V9&#95;V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16,
                                       RISCV::V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17,
                                       RISCV::V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18,
                                       RISCV::V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19,
                                       RISCV::V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20,
                                       RISCV::V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21,
                                       RISCV::V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21&#95;V22,
                                       RISCV::V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21&#95;V22&#95;V23&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00102">102</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

### ArgVRs {#a05558c5f83dfc81ec4cd2786aef7af33}

<MemberDefinition
  prototype={<>const MCPhysReg ArgVRs&#91;&#93; = &#123;
    RISCV::V8,  RISCV::V9,  RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13,
    RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19,
    RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23&#125;</>}
  labels = {["static"]}>

Definition at line <a href="#l00055">55</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-cpp">RISCVCallingConv.cpp</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===-- RISCVCallingConv.cpp - RISC-V Custom CC Routines ------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="normal"></Highlight><Highlight kind="comment">// This file contains the custom routines for the RISC-V Calling Convention.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvcallingconv-h">RISCVCallingConv.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscvsubtarget-h">RISCVSubtarget.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/ir/datalayout-h">llvm/IR/DataLayout.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcregister-h">llvm/MC/MCRegister.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a>;</Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Calling Convention Implementation.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="normal"></Highlight><Highlight kind="comment">// The expectations for frontend ABI lowering vary from target to target.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Ideally, an LLVM frontend would be able to avoid worrying about many ABI</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="normal"></Highlight><Highlight kind="comment">// details, but this is a longer term goal. For now, we simply try to keep the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><Highlight kind="normal"></Highlight><Highlight kind="comment">// role of the frontend as simple and well-defined as possible. The rules can</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><Highlight kind="normal"></Highlight><Highlight kind="comment">// be summarised as:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight><Highlight kind="comment">// &#42; Never split up large scalar arguments. We handle them here.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="normal"></Highlight><Highlight kind="comment">// &#42; If a hardfloat calling convention is being used, and the struct may be</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><Highlight kind="normal"></Highlight><Highlight kind="comment">// passed in a pair of registers (fp+fp, int+fp), and both registers are</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><Highlight kind="normal"></Highlight><Highlight kind="comment">// available, then pass as two separate arguments. If either the GPRs or FPRs</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><Highlight kind="normal"></Highlight><Highlight kind="comment">// are exhausted, then pass according to the rule below.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><Highlight kind="normal"></Highlight><Highlight kind="comment">// &#42; If a struct could never be passed in registers or directly in a stack</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><Highlight kind="normal"></Highlight><Highlight kind="comment">// slot (as it is larger than 2&#42;XLEN and the floating point rules don&#39;t</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><Highlight kind="normal"></Highlight><Highlight kind="comment">// apply), then pass it using a pointer with the byval attribute.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><Highlight kind="normal"></Highlight><Highlight kind="comment">// &#42; If a struct is less than 2&#42;XLEN, then coerce to either a two-element</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><Highlight kind="normal"></Highlight><Highlight kind="comment">// word-sized array or a 2&#42;XLEN scalar (depending on alignment).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36"><Highlight kind="normal"></Highlight><Highlight kind="comment">// &#42; The frontend can determine whether a struct is returned by reference or</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"><Highlight kind="normal"></Highlight><Highlight kind="comment">// not based on its size and fields. If it will be returned by reference, the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38"><Highlight kind="normal"></Highlight><Highlight kind="comment">// frontend must modify the prototype so a pointer with the sret annotation is</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><Highlight kind="normal"></Highlight><Highlight kind="comment">// passed as the first argument. This is not necessary for large scalar</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><Highlight kind="normal"></Highlight><Highlight kind="comment">// returns.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><Highlight kind="normal"></Highlight><Highlight kind="comment">// &#42; Struct return values and varargs should be coerced to structs containing</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="normal"></Highlight><Highlight kind="comment">// register-size fields in the same situations they would be for fixed</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><Highlight kind="normal"></Highlight><Highlight kind="comment">// arguments.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45" lineLink="#aed6b03a6d97ffdf80abe4df6ae7cd343"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#aed6b03a6d97ffdf80abe4df6ae7cd343">ArgFPR16s</a>&#91;&#93; = &#123;RISCV::F10&#95;H, RISCV::F11&#95;H, RISCV::F12&#95;H,</Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><Highlight kind="normal">                                      RISCV::F13&#95;H, RISCV::F14&#95;H, RISCV::F15&#95;H,</Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><Highlight kind="normal">                                      RISCV::F16&#95;H, RISCV::F17&#95;H&#125;;</Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48" lineLink="#a01bd8182990cfe5b244bb375eacc2e9d"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#a01bd8182990cfe5b244bb375eacc2e9d">ArgFPR32s</a>&#91;&#93; = &#123;RISCV::F10&#95;F, RISCV::F11&#95;F, RISCV::F12&#95;F,</Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><Highlight kind="normal">                                      RISCV::F13&#95;F, RISCV::F14&#95;F, RISCV::F15&#95;F,</Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><Highlight kind="normal">                                      RISCV::F16&#95;F, RISCV::F17&#95;F&#125;;</Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51" lineLink="#a94770b45a721b9391ba730d9e5682004"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#a94770b45a721b9391ba730d9e5682004">ArgFPR64s</a>&#91;&#93; = &#123;RISCV::F10&#95;D, RISCV::F11&#95;D, RISCV::F12&#95;D,</Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><Highlight kind="normal">                                      RISCV::F13&#95;D, RISCV::F14&#95;D, RISCV::F15&#95;D,</Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><Highlight kind="normal">                                      RISCV::F16&#95;D, RISCV::F17&#95;D&#125;;</Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><Highlight kind="normal"></Highlight><Highlight kind="comment">// This is an interim calling convention and it may be changed in the future.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55" lineLink="#a05558c5f83dfc81ec4cd2786aef7af33"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#a05558c5f83dfc81ec4cd2786aef7af33">ArgVRs</a>&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><Highlight kind="normal">    RISCV::V8,  RISCV::V9,  RISCV::V10, RISCV::V11, RISCV::V12, RISCV::V13,</Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><Highlight kind="normal">    RISCV::V14, RISCV::V15, RISCV::V16, RISCV::V17, RISCV::V18, RISCV::V19,</Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><Highlight kind="normal">    RISCV::V20, RISCV::V21, RISCV::V22, RISCV::V23&#125;;</Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59" lineLink="#a18f02b2aa97da41c1d6f1db4df8f98ce"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#a18f02b2aa97da41c1d6f1db4df8f98ce">ArgVRM2s</a>&#91;&#93; = &#123;RISCV::V8M2,  RISCV::V10M2, RISCV::V12M2,</Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><Highlight kind="normal">                                     RISCV::V14M2, RISCV::V16M2, RISCV::V18M2,</Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><Highlight kind="normal">                                     RISCV::V20M2, RISCV::V22M2&#125;;</Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62" lineLink="#ae2ccc7c69525b2a877840a18857f8a9b"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#ae2ccc7c69525b2a877840a18857f8a9b">ArgVRM4s</a>&#91;&#93; = &#123;RISCV::V8M4, RISCV::V12M4, RISCV::V16M4,</Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><Highlight kind="normal">                                     RISCV::V20M4&#125;;</Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64" lineLink="#adfc9c7e4c8c539a7d539ac7601c10ec7"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#adfc9c7e4c8c539a7d539ac7601c10ec7">ArgVRM8s</a>&#91;&#93; = &#123;RISCV::V8M8, RISCV::V16M8&#125;;</Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65" lineLink="#acb6c066550736ad0025f475743cc5847"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#acb6c066550736ad0025f475743cc5847">ArgVRN2M1s</a>&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><Highlight kind="normal">    RISCV::V8&#95;V9,   RISCV::V9&#95;V10,  RISCV::V10&#95;V11, RISCV::V11&#95;V12,</Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><Highlight kind="normal">    RISCV::V12&#95;V13, RISCV::V13&#95;V14, RISCV::V14&#95;V15, RISCV::V15&#95;V16,</Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="normal">    RISCV::V16&#95;V17, RISCV::V17&#95;V18, RISCV::V18&#95;V19, RISCV::V19&#95;V20,</Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><Highlight kind="normal">    RISCV::V20&#95;V21, RISCV::V21&#95;V22, RISCV::V22&#95;V23&#125;;</Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70" lineLink="#a95dac3fc77dea79d91c9a03154e2699a"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#a95dac3fc77dea79d91c9a03154e2699a">ArgVRN3M1s</a>&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><Highlight kind="normal">    RISCV::V8&#95;V9&#95;V10,   RISCV::V9&#95;V10&#95;V11,  RISCV::V10&#95;V11&#95;V12,</Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"><Highlight kind="normal">    RISCV::V11&#95;V12&#95;V13, RISCV::V12&#95;V13&#95;V14, RISCV::V13&#95;V14&#95;V15,</Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><Highlight kind="normal">    RISCV::V14&#95;V15&#95;V16, RISCV::V15&#95;V16&#95;V17, RISCV::V16&#95;V17&#95;V18,</Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><Highlight kind="normal">    RISCV::V17&#95;V18&#95;V19, RISCV::V18&#95;V19&#95;V20, RISCV::V19&#95;V20&#95;V21,</Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"><Highlight kind="normal">    RISCV::V20&#95;V21&#95;V22, RISCV::V21&#95;V22&#95;V23&#125;;</Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76" lineLink="#a4b257cebf0901a4e8356e642b6c9abc9"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#a4b257cebf0901a4e8356e642b6c9abc9">ArgVRN4M1s</a>&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><Highlight kind="normal">    RISCV::V8&#95;V9&#95;V10&#95;V11,   RISCV::V9&#95;V10&#95;V11&#95;V12,  RISCV::V10&#95;V11&#95;V12&#95;V13,</Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><Highlight kind="normal">    RISCV::V11&#95;V12&#95;V13&#95;V14, RISCV::V12&#95;V13&#95;V14&#95;V15, RISCV::V13&#95;V14&#95;V15&#95;V16,</Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><Highlight kind="normal">    RISCV::V14&#95;V15&#95;V16&#95;V17, RISCV::V15&#95;V16&#95;V17&#95;V18, RISCV::V16&#95;V17&#95;V18&#95;V19,</Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><Highlight kind="normal">    RISCV::V17&#95;V18&#95;V19&#95;V20, RISCV::V18&#95;V19&#95;V20&#95;V21, RISCV::V19&#95;V20&#95;V21&#95;V22,</Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="normal">    RISCV::V20&#95;V21&#95;V22&#95;V23&#125;;</Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82" lineLink="#aa721f0f4fd375b469bf42a707de0feca"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#aa721f0f4fd375b469bf42a707de0feca">ArgVRN5M1s</a>&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><Highlight kind="normal">    RISCV::V8&#95;V9&#95;V10&#95;V11&#95;V12,   RISCV::V9&#95;V10&#95;V11&#95;V12&#95;V13,</Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><Highlight kind="normal">    RISCV::V10&#95;V11&#95;V12&#95;V13&#95;V14, RISCV::V11&#95;V12&#95;V13&#95;V14&#95;V15,</Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><Highlight kind="normal">    RISCV::V12&#95;V13&#95;V14&#95;V15&#95;V16, RISCV::V13&#95;V14&#95;V15&#95;V16&#95;V17,</Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><Highlight kind="normal">    RISCV::V14&#95;V15&#95;V16&#95;V17&#95;V18, RISCV::V15&#95;V16&#95;V17&#95;V18&#95;V19,</Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><Highlight kind="normal">    RISCV::V16&#95;V17&#95;V18&#95;V19&#95;V20, RISCV::V17&#95;V18&#95;V19&#95;V20&#95;V21,</Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><Highlight kind="normal">    RISCV::V18&#95;V19&#95;V20&#95;V21&#95;V22, RISCV::V19&#95;V20&#95;V21&#95;V22&#95;V23&#125;;</Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89" lineLink="#a5e1a01b266b83ee6eea5ff83666e57ed"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#a5e1a01b266b83ee6eea5ff83666e57ed">ArgVRN6M1s</a>&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><Highlight kind="normal">    RISCV::V8&#95;V9&#95;V10&#95;V11&#95;V12&#95;V13,   RISCV::V9&#95;V10&#95;V11&#95;V12&#95;V13&#95;V14,</Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><Highlight kind="normal">    RISCV::V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15, RISCV::V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16,</Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><Highlight kind="normal">    RISCV::V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17, RISCV::V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18,</Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><Highlight kind="normal">    RISCV::V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19, RISCV::V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20,</Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><Highlight kind="normal">    RISCV::V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21, RISCV::V17&#95;V18&#95;V19&#95;V20&#95;V21&#95;V22,</Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><Highlight kind="normal">    RISCV::V18&#95;V19&#95;V20&#95;V21&#95;V22&#95;V23&#125;;</Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96" lineLink="#a9bd553f3c080a9a7f39b2dc65bd5fa5a"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#a9bd553f3c080a9a7f39b2dc65bd5fa5a">ArgVRN7M1s</a>&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><Highlight kind="normal">    RISCV::V8&#95;V9&#95;V10&#95;V11&#95;V12&#95;V13&#95;V14,   RISCV::V9&#95;V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15,</Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><Highlight kind="normal">    RISCV::V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16, RISCV::V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17,</Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><Highlight kind="normal">    RISCV::V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18, RISCV::V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19,</Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><Highlight kind="normal">    RISCV::V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20, RISCV::V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21,</Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"><Highlight kind="normal">    RISCV::V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21&#95;V22, RISCV::V17&#95;V18&#95;V19&#95;V20&#95;V21&#95;V22&#95;V23&#125;;</Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102" lineLink="#ad22317a1756c09779f3c3dc74f4dd4c6"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#ad22317a1756c09779f3c3dc74f4dd4c6">ArgVRN8M1s</a>&#91;&#93; = &#123;RISCV::V8&#95;V9&#95;V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15,</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><Highlight kind="normal">                                       RISCV::V9&#95;V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16,</Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><Highlight kind="normal">                                       RISCV::V10&#95;V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17,</Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><Highlight kind="normal">                                       RISCV::V11&#95;V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18,</Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><Highlight kind="normal">                                       RISCV::V12&#95;V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19,</Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><Highlight kind="normal">                                       RISCV::V13&#95;V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20,</Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><Highlight kind="normal">                                       RISCV::V14&#95;V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21,</Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><Highlight kind="normal">                                       RISCV::V15&#95;V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21&#95;V22,</Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><Highlight kind="normal">                                       RISCV::V16&#95;V17&#95;V18&#95;V19&#95;V20&#95;V21&#95;V22&#95;V23&#125;;</Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111" lineLink="#a112576d0ffd063c48b9d7a318800e4c8"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#a112576d0ffd063c48b9d7a318800e4c8">ArgVRN2M2s</a>&#91;&#93; = &#123;RISCV::V8M2&#95;V10M2,  RISCV::V10M2&#95;V12M2,</Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><Highlight kind="normal">                                       RISCV::V12M2&#95;V14M2, RISCV::V14M2&#95;V16M2,</Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><Highlight kind="normal">                                       RISCV::V16M2&#95;V18M2, RISCV::V18M2&#95;V20M2,</Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"><Highlight kind="normal">                                       RISCV::V20M2&#95;V22M2&#125;;</Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115" lineLink="#a300e0b98044364b9161fb1d8fe5e80fc"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#a300e0b98044364b9161fb1d8fe5e80fc">ArgVRN3M2s</a>&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><Highlight kind="normal">    RISCV::V8M2&#95;V10M2&#95;V12M2,  RISCV::V10M2&#95;V12M2&#95;V14M2,</Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><Highlight kind="normal">    RISCV::V12M2&#95;V14M2&#95;V16M2, RISCV::V14M2&#95;V16M2&#95;V18M2,</Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><Highlight kind="normal">    RISCV::V16M2&#95;V18M2&#95;V20M2, RISCV::V18M2&#95;V20M2&#95;V22M2&#125;;</Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119" lineLink="#a8f83d93f43b02cfe6ea27858e1f62f81"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#a8f83d93f43b02cfe6ea27858e1f62f81">ArgVRN4M2s</a>&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><Highlight kind="normal">    RISCV::V8M2&#95;V10M2&#95;V12M2&#95;V14M2, RISCV::V10M2&#95;V12M2&#95;V14M2&#95;V16M2,</Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><Highlight kind="normal">    RISCV::V12M2&#95;V14M2&#95;V16M2&#95;V18M2, RISCV::V14M2&#95;V16M2&#95;V18M2&#95;V20M2,</Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"><Highlight kind="normal">    RISCV::V16M2&#95;V18M2&#95;V20M2&#95;V22M2&#125;;</Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123" lineLink="#ab3c6fef62cfbeb5e06a2a4fc8a99cd1c"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a href="#ab3c6fef62cfbeb5e06a2a4fc8a99cd1c">ArgVRN2M4s</a>&#91;&#93; = &#123;RISCV::V8M4&#95;V12M4, RISCV::V12M4&#95;V16M4,</Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><Highlight kind="normal">                                       RISCV::V16M4&#95;V20M4&#125;;</Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126" lineLink="/docs/api/namespaces/llvm/riscv/#a93ce481d684d4a582711457809377b65"><Highlight kind="normal"><a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MCPhysReg&gt;</a> <a href="/docs/api/namespaces/llvm/riscv/#a93ce481d684d4a582711457809377b65">RISCV::getArgGPRs</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> ABI) &#123;</Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The GPRs used for passing arguments in the ILP32&#42; and LP64&#42; ABIs, except</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// the ILP32E ABI.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> ArgIGPRs&#91;&#93; = &#123;RISCV::X10, RISCV::X11, RISCV::X12,</Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><Highlight kind="normal">                                       RISCV::X13, RISCV::X14, RISCV::X15,</Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><Highlight kind="normal">                                       RISCV::X16, RISCV::X17&#125;;</Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The GPRs used for passing arguments in the ILP32E/LP64E ABI.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> ArgEGPRs&#91;&#93; = &#123;RISCV::X10, RISCV::X11, RISCV::X12,</Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134"><Highlight kind="normal">                                       RISCV::X13, RISCV::X14, RISCV::X15&#125;;</Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ABI == <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9a9e062b1814798f2a29e2b28e74a36bc1">RISCVABI::ABI&#95;ILP32E</a> || ABI == <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9adc7da95e1193beba354466672c1cdb38">RISCVABI::ABI&#95;LP64E</a>)</Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(ArgEGPRs);</Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(ArgIGPRs);</Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142" lineLink="#ad82dcdc1dfa857defef8094eb51df0ec"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MCPhysReg&gt;</a> <a href="#ad82dcdc1dfa857defef8094eb51df0ec">getArgGPR16s</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> ABI) &#123;</Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The GPRs used for passing arguments in the ILP32&#42; and LP64&#42; ABIs, except</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// the ILP32E ABI.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> ArgIGPRs&#91;&#93; = &#123;RISCV::X10&#95;H, RISCV::X11&#95;H, RISCV::X12&#95;H,</Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><Highlight kind="normal">                                       RISCV::X13&#95;H, RISCV::X14&#95;H, RISCV::X15&#95;H,</Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><Highlight kind="normal">                                       RISCV::X16&#95;H, RISCV::X17&#95;H&#125;;</Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The GPRs used for passing arguments in the ILP32E/LP64E ABI.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> ArgEGPRs&#91;&#93; = &#123;RISCV::X10&#95;H, RISCV::X11&#95;H,</Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><Highlight kind="normal">                                       RISCV::X12&#95;H, RISCV::X13&#95;H,</Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="normal">                                       RISCV::X14&#95;H, RISCV::X15&#95;H&#125;;</Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ABI == <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9a9e062b1814798f2a29e2b28e74a36bc1">RISCVABI::ABI&#95;ILP32E</a> || ABI == <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9adc7da95e1193beba354466672c1cdb38">RISCVABI::ABI&#95;LP64E</a>)</Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(ArgEGPRs);</Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(ArgIGPRs);</Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159" lineLink="#ac5c017575b4f5f5bd5a99df81708f10f"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MCPhysReg&gt;</a> <a href="#ac5c017575b4f5f5bd5a99df81708f10f">getArgGPR32s</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> ABI) &#123;</Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The GPRs used for passing arguments in the ILP32&#42; and LP64&#42; ABIs, except</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// the ILP32E ABI.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> ArgIGPRs&#91;&#93; = &#123;RISCV::X10&#95;W, RISCV::X11&#95;W, RISCV::X12&#95;W,</Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163"><Highlight kind="normal">                                       RISCV::X13&#95;W, RISCV::X14&#95;W, RISCV::X15&#95;W,</Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><Highlight kind="normal">                                       RISCV::X16&#95;W, RISCV::X17&#95;W&#125;;</Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The GPRs used for passing arguments in the ILP32E/LP64E ABI.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> ArgEGPRs&#91;&#93; = &#123;RISCV::X10&#95;W, RISCV::X11&#95;W,</Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><Highlight kind="normal">                                       RISCV::X12&#95;W, RISCV::X13&#95;W,</Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><Highlight kind="normal">                                       RISCV::X14&#95;W, RISCV::X15&#95;W&#125;;</Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ABI == <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9a9e062b1814798f2a29e2b28e74a36bc1">RISCVABI::ABI&#95;ILP32E</a> || ABI == <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9adc7da95e1193beba354466672c1cdb38">RISCVABI::ABI&#95;LP64E</a>)</Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(ArgEGPRs);</Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(ArgIGPRs);</Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176" lineLink="#adefd515dc48ecc5b02a56b12b83c9110"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MCPhysReg&gt;</a> <a href="#adefd515dc48ecc5b02a56b12b83c9110">getFastCCArgGPRs</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> ABI) &#123;</Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The GPRs used for passing arguments in the FastCC, X5 and X6 might be used</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// for save-restore libcall, so we don&#39;t use them.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Don&#39;t use X7 for fastcc, since Zicfilp uses X7 as the label register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> FastCCIGPRs&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><Highlight kind="normal">      RISCV::X10, RISCV::X11, RISCV::X12, RISCV::X13, RISCV::X14, RISCV::X15,</Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><Highlight kind="normal">      RISCV::X16, RISCV::X17, RISCV::X28, RISCV::X29, RISCV::X30, RISCV::X31&#125;;</Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The GPRs used for passing arguments in the FastCC when using ILP32E/LP64E.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> FastCCEGPRs&#91;&#93; = &#123;RISCV::X10, RISCV::X11, RISCV::X12,</Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><Highlight kind="normal">                                          RISCV::X13, RISCV::X14, RISCV::X15&#125;;</Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ABI == <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9a9e062b1814798f2a29e2b28e74a36bc1">RISCVABI::ABI&#95;ILP32E</a> || ABI == <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9adc7da95e1193beba354466672c1cdb38">RISCVABI::ABI&#95;LP64E</a>)</Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(FastCCEGPRs);</Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(FastCCIGPRs);</Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194" lineLink="#ab51adb118fa152f9b30bae884b000f1f"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MCPhysReg&gt;</a> <a href="#ab51adb118fa152f9b30bae884b000f1f">getFastCCArgGPRF16s</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> ABI) &#123;</Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The GPRs used for passing arguments in the FastCC, X5 and X6 might be used</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// for save-restore libcall, so we don&#39;t use them.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Don&#39;t use X7 for fastcc, since Zicfilp uses X7 as the label register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> FastCCIGPRs&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><Highlight kind="normal">      RISCV::X10&#95;H, RISCV::X11&#95;H, RISCV::X12&#95;H, RISCV::X13&#95;H,</Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><Highlight kind="normal">      RISCV::X14&#95;H, RISCV::X15&#95;H, RISCV::X16&#95;H, RISCV::X17&#95;H,</Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201"><Highlight kind="normal">      RISCV::X28&#95;H, RISCV::X29&#95;H, RISCV::X30&#95;H, RISCV::X31&#95;H&#125;;</Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The GPRs used for passing arguments in the FastCC when using ILP32E/LP64E.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> FastCCEGPRs&#91;&#93; = &#123;RISCV::X10&#95;H, RISCV::X11&#95;H,</Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><Highlight kind="normal">                                          RISCV::X12&#95;H, RISCV::X13&#95;H,</Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><Highlight kind="normal">                                          RISCV::X14&#95;H, RISCV::X15&#95;H&#125;;</Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ABI == <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9a9e062b1814798f2a29e2b28e74a36bc1">RISCVABI::ABI&#95;ILP32E</a> || ABI == <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9adc7da95e1193beba354466672c1cdb38">RISCVABI::ABI&#95;LP64E</a>)</Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(FastCCEGPRs);</Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(FastCCIGPRs);</Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214" lineLink="#a7a02a1866350d92e0780f55e656d3cc4"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MCPhysReg&gt;</a> <a href="#a7a02a1866350d92e0780f55e656d3cc4">getFastCCArgGPRF32s</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> ABI) &#123;</Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The GPRs used for passing arguments in the FastCC, X5 and X6 might be used</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// for save-restore libcall, so we don&#39;t use them.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Don&#39;t use X7 for fastcc, since Zicfilp uses X7 as the label register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> FastCCIGPRs&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><Highlight kind="normal">      RISCV::X10&#95;W, RISCV::X11&#95;W, RISCV::X12&#95;W, RISCV::X13&#95;W,</Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><Highlight kind="normal">      RISCV::X14&#95;W, RISCV::X15&#95;W, RISCV::X16&#95;W, RISCV::X17&#95;W,</Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><Highlight kind="normal">      RISCV::X28&#95;W, RISCV::X29&#95;W, RISCV::X30&#95;W, RISCV::X31&#95;W&#125;;</Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// The GPRs used for passing arguments in the FastCC when using ILP32E/LP64E.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> FastCCEGPRs&#91;&#93; = &#123;RISCV::X10&#95;W, RISCV::X11&#95;W,</Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="normal">                                          RISCV::X12&#95;W, RISCV::X13&#95;W,</Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><Highlight kind="normal">                                          RISCV::X14&#95;W, RISCV::X15&#95;W&#125;;</Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ABI == <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9a9e062b1814798f2a29e2b28e74a36bc1">RISCVABI::ABI&#95;ILP32E</a> || ABI == <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9adc7da95e1193beba354466672c1cdb38">RISCVABI::ABI&#95;LP64E</a>)</Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(FastCCEGPRs);</Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ab9c6b351507d3c0730f4290919d43a12">ArrayRef</a>(FastCCIGPRs);</Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Pass a 2&#42;XLEN argument that has been split into two XLEN values through</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><Highlight kind="normal"></Highlight><Highlight kind="comment">// registers or the stack as necessary.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236" lineLink="#a10b000ebfe8f8018565e8180e73d3a7d"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#a10b000ebfe8f8018565e8180e73d3a7d">CC&#95;RISCVAssign2XLen</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> XLen, <a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp;State, <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> VA1,</Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><Highlight kind="normal">                                <a href="/docs/api/structs/llvm/isd/argflagsty">ISD::ArgFlagsTy</a> ArgFlags1, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ValNo2,</Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><Highlight kind="normal">                                <a href="/docs/api/classes/llvm/mvt">MVT</a> ValVT2, <a href="/docs/api/classes/llvm/mvt">MVT</a> LocVT2,</Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><Highlight kind="normal">                                <a href="/docs/api/structs/llvm/isd/argflagsty">ISD::ArgFlagsTy</a> ArgFlags2, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#ada924e855250645672a493841803ff91">EABI</a>) &#123;</Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> XLenInBytes = XLen / 8;</Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a> &amp;STI =</Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><Highlight kind="normal">      State.getMachineFunction().getSubtarget&lt;<a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a>&gt;();</Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MCPhysReg&gt;</a> <a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a> = <a href="/docs/api/namespaces/llvm/riscv/#a93ce481d684d4a582711457809377b65">RISCV::getArgGPRs</a>(STI.<a href="/docs/api/classes/llvm/riscvsubtarget/#a042109b0e24a597548522e043ddd5e32">getTargetABI</a>());</Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = State.AllocateReg(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a>)) &#123;</Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// At least one half can be passed via register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><Highlight kind="normal">    State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(VA1.<a href="/docs/api/classes/llvm/ccvalassign/#aad6f82d490b016e27d3a4cd7ab7efdf6">getValNo</a>(), VA1.<a href="/docs/api/classes/llvm/ccvalassign/#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>(), <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><Highlight kind="normal">                                     VA1.<a href="/docs/api/classes/llvm/ccvalassign/#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a href="/docs/api/classes/llvm/ccvalassign/#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>));</Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Both halves must be passed on the stack, with proper alignment.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// TODO: To be compatible with GCC&#39;s behaviors, we force them to have 4-byte</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// alignment. This behavior may be changed when RV32E/ILP32E is ratified.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/align">Align</a> StackAlign(XLenInBytes);</Highlight></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/namespaces/llvm/#ada924e855250645672a493841803ff91">EABI</a> || XLen != 32)</Highlight></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><Highlight kind="normal">      StackAlign = std::max(StackAlign, ArgFlags1.<a href="/docs/api/structs/llvm/isd/argflagsty/#a5359817edf9b75bc65808bd59655feba">getNonZeroOrigAlign</a>());</Highlight></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><Highlight kind="normal">    State.addLoc(</Highlight></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><Highlight kind="normal">        <a href="/docs/api/classes/llvm/ccvalassign/#a36d9dd26dea75ebba5b55516b52e0752">CCValAssign::getMem</a>(VA1.<a href="/docs/api/classes/llvm/ccvalassign/#aad6f82d490b016e27d3a4cd7ab7efdf6">getValNo</a>(), VA1.<a href="/docs/api/classes/llvm/ccvalassign/#a5972ab02a98f9b5ce46e7f55fd711982">getValVT</a>(),</Highlight></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><Highlight kind="normal">                            State.AllocateStack(XLenInBytes, StackAlign),</Highlight></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><Highlight kind="normal">                            VA1.<a href="/docs/api/classes/llvm/ccvalassign/#ab7c2e47e51795ce2f60500846109d5a7">getLocVT</a>(), <a href="/docs/api/classes/llvm/ccvalassign/#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>));</Highlight></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><Highlight kind="normal">    State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a36d9dd26dea75ebba5b55516b52e0752">CCValAssign::getMem</a>(</Highlight></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><Highlight kind="normal">        ValNo2, ValVT2, State.AllocateStack(XLenInBytes, <a href="/docs/api/structs/llvm/align">Align</a>(XLenInBytes)),</Highlight></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><Highlight kind="normal">        LocVT2, <a href="/docs/api/classes/llvm/ccvalassign/#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>));</Highlight></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = State.AllocateReg(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a>)) &#123;</Highlight></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// The second half can also be passed via register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><Highlight kind="normal">    State.addLoc(</Highlight></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><Highlight kind="normal">        <a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo2, ValVT2, <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, LocVT2, <a href="/docs/api/classes/llvm/ccvalassign/#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>));</Highlight></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// The second half is passed via the stack, without additional alignment.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><Highlight kind="normal">    State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a36d9dd26dea75ebba5b55516b52e0752">CCValAssign::getMem</a>(</Highlight></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><Highlight kind="normal">        ValNo2, ValVT2, State.AllocateStack(XLenInBytes, <a href="/docs/api/structs/llvm/align">Align</a>(XLenInBytes)),</Highlight></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><Highlight kind="normal">        LocVT2, <a href="/docs/api/classes/llvm/ccvalassign/#a2b78fd53da0b5df7bc4eacf7df556a45a8b73d77b9e54663c2e80a48d0917dce1">CCValAssign::Full</a>));</Highlight></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280" lineLink="#a1e4c374329ac8dd85a653f4880a6b0d5"><Highlight kind="normal"></Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="#a1e4c374329ac8dd85a653f4880a6b0d5">allocateRVVReg</a>(<a href="/docs/api/classes/llvm/mvt">MVT</a> ValVT, </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ValNo, <a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp;State,</Highlight></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><Highlight kind="normal">                                 </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering">RISCVTargetLowering</a> &amp;TLI) &#123;</Highlight></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;RC = TLI.<a href="/docs/api/classes/llvm/targetloweringbase/#a1a78b9f867cb5be3a052d6ad972484ca">getRegClassFor</a>(ValVT);</Highlight></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC == &amp;RISCV::VRRegClass) &#123;</Highlight></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Assign the first mask argument to V0.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// This is an interim calling convention and it may be changed in the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// future.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ValVT.<a href="/docs/api/classes/llvm/mvt/#ad3ff408f213bef998f49952c6c3711fb">getVectorElementType</a>() == MVT::i1)</Highlight></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = State.AllocateReg(RISCV::V0))</Highlight></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</Highlight></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> State.AllocateReg(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#a05558c5f83dfc81ec4cd2786aef7af33">ArgVRs</a>);</Highlight></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC == &amp;RISCV::VRM2RegClass)</Highlight></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> State.AllocateReg(<a href="#a18f02b2aa97da41c1d6f1db4df8f98ce">ArgVRM2s</a>);</Highlight></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC == &amp;RISCV::VRM4RegClass)</Highlight></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> State.AllocateReg(<a href="#ae2ccc7c69525b2a877840a18857f8a9b">ArgVRM4s</a>);</Highlight></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC == &amp;RISCV::VRM8RegClass)</Highlight></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> State.AllocateReg(<a href="#adfc9c7e4c8c539a7d539ac7601c10ec7">ArgVRM8s</a>);</Highlight></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC == &amp;RISCV::VRN2M1RegClass)</Highlight></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> State.AllocateReg(<a href="#acb6c066550736ad0025f475743cc5847">ArgVRN2M1s</a>);</Highlight></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC == &amp;RISCV::VRN3M1RegClass)</Highlight></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> State.AllocateReg(<a href="#a95dac3fc77dea79d91c9a03154e2699a">ArgVRN3M1s</a>);</Highlight></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC == &amp;RISCV::VRN4M1RegClass)</Highlight></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> State.AllocateReg(<a href="#a4b257cebf0901a4e8356e642b6c9abc9">ArgVRN4M1s</a>);</Highlight></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC == &amp;RISCV::VRN5M1RegClass)</Highlight></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> State.AllocateReg(<a href="#aa721f0f4fd375b469bf42a707de0feca">ArgVRN5M1s</a>);</Highlight></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC == &amp;RISCV::VRN6M1RegClass)</Highlight></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> State.AllocateReg(<a href="#a5e1a01b266b83ee6eea5ff83666e57ed">ArgVRN6M1s</a>);</Highlight></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC == &amp;RISCV::VRN7M1RegClass)</Highlight></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> State.AllocateReg(<a href="#a9bd553f3c080a9a7f39b2dc65bd5fa5a">ArgVRN7M1s</a>);</Highlight></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC == &amp;RISCV::VRN8M1RegClass)</Highlight></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> State.AllocateReg(<a href="#ad22317a1756c09779f3c3dc74f4dd4c6">ArgVRN8M1s</a>);</Highlight></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC == &amp;RISCV::VRN2M2RegClass)</Highlight></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> State.AllocateReg(<a href="#a112576d0ffd063c48b9d7a318800e4c8">ArgVRN2M2s</a>);</Highlight></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC == &amp;RISCV::VRN3M2RegClass)</Highlight></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> State.AllocateReg(<a href="#a300e0b98044364b9161fb1d8fe5e80fc">ArgVRN3M2s</a>);</Highlight></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC == &amp;RISCV::VRN4M2RegClass)</Highlight></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> State.AllocateReg(<a href="#a8f83d93f43b02cfe6ea27858e1f62f81">ArgVRN4M2s</a>);</Highlight></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RC == &amp;RISCV::VRN2M4RegClass)</Highlight></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> State.AllocateReg(<a href="#ab3c6fef62cfbeb5e06a2a4fc8a99cd1c">ArgVRN2M4s</a>);</Highlight></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;Unhandled register class for ValueType&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Implements the RISC-V calling convention. Returns true upon failure.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324" lineLink="/docs/api/namespaces/llvm/#adb12d99088ce4e78fe29e5306ab42c5c"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#adb12d99088ce4e78fe29e5306ab42c5c">llvm::CC&#95;RISCV</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ValNo, <a href="/docs/api/classes/llvm/mvt">MVT</a> ValVT, <a href="/docs/api/classes/llvm/mvt">MVT</a> LocVT,</Highlight></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><Highlight kind="normal">                    <a href="/docs/api/classes/llvm/ccvalassign/#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> LocInfo, <a href="/docs/api/structs/llvm/isd/argflagsty">ISD::ArgFlagsTy</a> ArgFlags,</Highlight></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><Highlight kind="normal">                    <a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp;State, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsFixed, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsRet, <a href="/docs/api/classes/llvm/type">Type</a> &#42;OrigTy) &#123;</Highlight></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF = State.getMachineFunction();</Highlight></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a> = MF.<a href="/docs/api/classes/llvm/machinefunction/#a82dd10b626a629b9bb7d32d53a8e0884">getDataLayout</a>();</Highlight></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a> &amp;Subtarget = MF.<a href="/docs/api/classes/llvm/machinefunction/#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a>&gt;();</Highlight></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering">RISCVTargetLowering</a> &amp;TLI = &#42;Subtarget.<a href="/docs/api/classes/llvm/riscvsubtarget/#ae2af8cfe3fcf89cb957885bfc303e8ae">getTargetLowering</a>();</Highlight></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> XLen = Subtarget.<a href="/docs/api/classes/llvm/riscvsubtarget/#a6bc41e12851a645259c839ba8974bbe7">getXLen</a>();</Highlight></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mvt">MVT</a> XLenVT = Subtarget.<a href="/docs/api/classes/llvm/riscvsubtarget/#a657dd2086f68037531f461853480fcf7">getXLenVT</a>();</Highlight></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Static chain parameter must not be passed in normal argument registers,</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// so we assign t2 for it as done in GCC&#39;s &#95;&#95;builtin&#95;call&#95;with&#95;static&#95;chain</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ArgFlags.<a href="/docs/api/structs/llvm/isd/argflagsty/#a009d7b979b89268cdf5040286d883b1d">isNest</a>()) &#123;</Highlight></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(RISCV::X7)) &#123;</Highlight></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Any return value split in to more than two values can&#39;t be returned</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// directly. Vectors are returned via the available vector registers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!LocVT.<a href="/docs/api/classes/llvm/mvt/#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>() &amp;&amp; IsRet &amp;&amp; ValNo &gt; 1)</Highlight></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// UseGPRForF16&#95;F32 if targeting one of the soft-float ABIs, if passing a</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// variadic argument, or if no F16/F32 argument registers are available.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> UseGPRForF16&#95;F32 = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// UseGPRForF64 if targeting soft-float ABIs or an FLEN=32 ABI, if passing a</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// variadic argument, or if no F64 argument registers are available.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> UseGPRForF64 = </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> ABI = Subtarget.<a href="/docs/api/classes/llvm/riscvsubtarget/#a042109b0e24a597548522e043ddd5e32">getTargetABI</a>();</Highlight></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (ABI) &#123;</Highlight></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><Highlight kind="normal">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;Unexpected ABI&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e">RISCVABI::ABI&#95;ILP32</a>:</Highlight></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9a9e062b1814798f2a29e2b28e74a36bc1">RISCVABI::ABI&#95;ILP32E</a>:</Highlight></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06">RISCVABI::ABI&#95;LP64</a>:</Highlight></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9adc7da95e1193beba354466672c1cdb38">RISCVABI::ABI&#95;LP64E</a>:</Highlight></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a">RISCVABI::ABI&#95;ILP32F</a>:</Highlight></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e">RISCVABI::ABI&#95;LP64F</a>:</Highlight></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><Highlight kind="normal">    UseGPRForF16&#95;F32 = !IsFixed;</Highlight></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260">RISCVABI::ABI&#95;ILP32D</a>:</Highlight></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8">RISCVABI::ABI&#95;LP64D</a>:</Highlight></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><Highlight kind="normal">    UseGPRForF16&#95;F32 = !IsFixed;</Highlight></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"><Highlight kind="normal">    UseGPRForF64 = !IsFixed;</Highlight></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">break</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((LocVT == MVT::f16 || LocVT == MVT::bf16) &amp;&amp; !UseGPRForF16&#95;F32) &#123;</Highlight></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(<a href="#aed6b03a6d97ffdf80abe4df6ae7cd343">ArgFPR16s</a>)) &#123;</Highlight></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT == MVT::f32 &amp;&amp; !UseGPRForF16&#95;F32) &#123;</Highlight></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#a01bd8182990cfe5b244bb375eacc2e9d">ArgFPR32s</a>)) &#123;</Highlight></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT == MVT::f64 &amp;&amp; !UseGPRForF64) &#123;</Highlight></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#a94770b45a721b9391ba730d9e5682004">ArgFPR64s</a>)) &#123;</Highlight></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((ValVT == MVT::f16 &amp;&amp; Subtarget.hasStdExtZhinxmin())) &#123;</Highlight></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(<a href="#ad82dcdc1dfa857defef8094eb51df0ec">getArgGPR16s</a>(ABI))) &#123;</Highlight></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ValVT == MVT::f32 &amp;&amp; Subtarget.hasStdExtZfinx()) &#123;</Highlight></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(<a href="#ac5c017575b4f5f5bd5a99df81708f10f">getArgGPR32s</a>(ABI))) &#123;</Highlight></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MCPhysReg&gt;</a> <a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a> = <a href="/docs/api/namespaces/llvm/riscv/#a93ce481d684d4a582711457809377b65">RISCV::getArgGPRs</a>(ABI);</Highlight></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Zdinx use GPR without a bitcast when possible.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT == MVT::f64 &amp;&amp; XLen == 64 &amp;&amp; Subtarget.hasStdExtZdinx()) &#123;</Highlight></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a>)) &#123;</Highlight></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// FP smaller than XLen, uses custom GPR.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT == MVT::f16 || LocVT == MVT::bf16 ||</Highlight></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><Highlight kind="normal">      (LocVT == MVT::f32 &amp;&amp; XLen == 64)) &#123;</Highlight></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a>)) &#123;</Highlight></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><Highlight kind="normal">      LocVT = XLenVT;</Highlight></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><Highlight kind="normal">      State.addLoc(</Highlight></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427"><Highlight kind="normal">          <a href="/docs/api/classes/llvm/ccvalassign/#a3213a94802bb4f87a3e388af6cdd9d7f">CCValAssign::getCustomReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Bitcast FP to GPR if we can use a GPR register.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((XLen == 32 &amp;&amp; LocVT == MVT::f32) || (XLen == 64 &amp;&amp; LocVT == MVT::f64)) &#123;</Highlight></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a>)) &#123;</Highlight></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><Highlight kind="normal">      LocVT = XLenVT;</Highlight></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><Highlight kind="normal">      LocInfo = <a href="/docs/api/classes/llvm/ccvalassign/#a2b78fd53da0b5df7bc4eacf7df556a45a0f94adbbe71c94edaa533a25973bbffc">CCValAssign::BCvt</a>;</Highlight></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// If this is a variadic argument, the RISC-V calling convention requires</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// that it is assigned an &#39;even&#39; or &#39;aligned&#39; register if it has 8-byte</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// alignment (RV32) or 16-byte alignment (RV64). An aligned register should</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// be used regardless of whether the original argument was split during</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// legalisation or not. The argument will not be passed by registers if the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// original type is larger than 2&#42;XLEN, so the register alignment rule does</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// not apply.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// TODO: To be compatible with GCC&#39;s behaviors, we don&#39;t align registers</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// currently if we are using ILP32E calling convention. This behavior may be</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// changed when RV32E/ILP32E is ratified.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> TwoXLenInBytes = (2 &#42; XLen) / 8;</Highlight></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!IsFixed &amp;&amp; ArgFlags.<a href="/docs/api/structs/llvm/isd/argflagsty/#a5359817edf9b75bc65808bd59655feba">getNonZeroOrigAlign</a>() == TwoXLenInBytes &amp;&amp;</Highlight></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><Highlight kind="normal">      <a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#ad467c4ab9119043f9b7750ab986be61a">DL</a>.getTypeAllocSize(OrigTy) == TwoXLenInBytes &amp;&amp;</Highlight></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><Highlight kind="normal">      ABI != <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9a9e062b1814798f2a29e2b28e74a36bc1">RISCVABI::ABI&#95;ILP32E</a>) &#123;</Highlight></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RegIdx = State.getFirstUnallocated(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a>);</Highlight></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Skip &#39;odd&#39; register if necessary.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (RegIdx != std::size(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a>) &amp;&amp; RegIdx % 2 == 1)</Highlight></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><Highlight kind="normal">      State.AllocateReg(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a>);</Highlight></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;PendingLocs = State.getPendingLocs();</Highlight></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;ISD::ArgFlagsTy&gt;</a> &amp;PendingArgFlags =</Highlight></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><Highlight kind="normal">      State.getPendingArgFlags();</Highlight></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PendingLocs.<a href="/docs/api/classes/llvm/smallvectortemplatecommon/#a1c479a8c434377c2b8cb056bdfdfc201">size</a>() == PendingArgFlags.<a href="/docs/api/classes/llvm/smallvectortemplatecommon/#a1c479a8c434377c2b8cb056bdfdfc201">size</a>() &amp;&amp;</Highlight></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><Highlight kind="normal">         </Highlight><Highlight kind="stringliteral">&quot;PendingLocs and PendingArgFlags out of sync&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Handle passing f64 on RV32D with a soft float ABI or when floating point</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// registers are exhausted.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (XLen == 32 &amp;&amp; LocVT == MVT::f64) &#123;</Highlight></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PendingLocs.<a href="/docs/api/classes/llvm/smallvectortemplatecommon/#ad9a3c7bc26b130377bbafc170b5f88a2">empty</a>() &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Can&#39;t lower f64 if it is split&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Depending on available argument GPRS, f64 may be passed in a pair of</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// GPRs, split between a GPR and the stack, or passed completely on the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// stack. LowerCall/LowerFormalArguments/LowerReturn must recognise these</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// cases.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a>);</Highlight></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!Reg) &#123;</Highlight></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><Highlight kind="normal">      int64&#95;t <a href="/docs/api/classes/llvm/stackoffset">StackOffset</a> = State.AllocateStack(8, <a href="/docs/api/structs/llvm/align">Align</a>(8));</Highlight></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480"><Highlight kind="normal">      State.addLoc(</Highlight></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481"><Highlight kind="normal">          <a href="/docs/api/classes/llvm/ccvalassign/#a36d9dd26dea75ebba5b55516b52e0752">CCValAssign::getMem</a>(ValNo, ValVT, <a href="/docs/api/classes/llvm/stackoffset">StackOffset</a>, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484"><Highlight kind="normal">    LocVT = MVT::i32;</Highlight></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485"><Highlight kind="normal">    State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a3213a94802bb4f87a3e388af6cdd9d7f">CCValAssign::getCustomReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> HiReg = State.AllocateReg(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a>);</Highlight></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (HiReg) &#123;</Highlight></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><Highlight kind="normal">      State.addLoc(</Highlight></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489"><Highlight kind="normal">          <a href="/docs/api/classes/llvm/ccvalassign/#a3213a94802bb4f87a3e388af6cdd9d7f">CCValAssign::getCustomReg</a>(ValNo, ValVT, HiReg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491"><Highlight kind="normal">      int64&#95;t <a href="/docs/api/classes/llvm/stackoffset">StackOffset</a> = State.AllocateStack(4, <a href="/docs/api/structs/llvm/align">Align</a>(4));</Highlight></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><Highlight kind="normal">      State.addLoc(</Highlight></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493"><Highlight kind="normal">          <a href="/docs/api/classes/llvm/ccvalassign/#ab3ca02e9c44d57c994cc5351c24f6223">CCValAssign::getCustomMem</a>(ValNo, ValVT, <a href="/docs/api/classes/llvm/stackoffset">StackOffset</a>, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Split arguments might be passed indirectly, so keep track of the pending</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// values. Split vectors are passed via a mix of registers and indirectly, so</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// treat them as we would any other argument.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ValVT.<a href="/docs/api/classes/llvm/mvt/#abdeb0e345d1884804b99c02dafb2eb08">isScalarInteger</a>() &amp;&amp; (ArgFlags.<a href="/docs/api/structs/llvm/isd/argflagsty/#a989f6c0917729b4622f413f629239420">isSplit</a>() || !PendingLocs.<a href="/docs/api/classes/llvm/smallvectortemplatecommon/#ad9a3c7bc26b130377bbafc170b5f88a2">empty</a>())) &#123;</Highlight></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502"><Highlight kind="normal">    LocVT = XLenVT;</Highlight></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503"><Highlight kind="normal">    LocInfo = <a href="/docs/api/classes/llvm/ccvalassign/#a2b78fd53da0b5df7bc4eacf7df556a45aacf7e7d80f766b55b2bbdaf3d354c39e">CCValAssign::Indirect</a>;</Highlight></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504"><Highlight kind="normal">    PendingLocs.<a href="/docs/api/classes/llvm/smallvectortemplatebase/#af42bfbc067df27c19ee2fc859df58799">push&#95;back</a>(</Highlight></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"><Highlight kind="normal">        <a href="/docs/api/classes/llvm/ccvalassign/#a1022d05ab2d1337a97addf0ea4678fed">CCValAssign::getPending</a>(ValNo, ValVT, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"><Highlight kind="normal">    PendingArgFlags.<a href="/docs/api/classes/llvm/smallvectortemplatebase/#af42bfbc067df27c19ee2fc859df58799">push&#95;back</a>(ArgFlags);</Highlight></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!ArgFlags.<a href="/docs/api/structs/llvm/isd/argflagsty/#a0343079be1a948f58f37c97559973b90">isSplitEnd</a>()) &#123;</Highlight></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// If the split argument only had two elements, it should be passed directly</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// in registers or on the stack.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ValVT.<a href="/docs/api/classes/llvm/mvt/#abdeb0e345d1884804b99c02dafb2eb08">isScalarInteger</a>() &amp;&amp; ArgFlags.<a href="/docs/api/structs/llvm/isd/argflagsty/#a0343079be1a948f58f37c97559973b90">isSplitEnd</a>() &amp;&amp;</Highlight></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><Highlight kind="normal">      PendingLocs.<a href="/docs/api/classes/llvm/smallvectortemplatecommon/#a1c479a8c434377c2b8cb056bdfdfc201">size</a>() &lt;= 2) &#123;</Highlight></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PendingLocs.<a href="/docs/api/classes/llvm/smallvectortemplatecommon/#a1c479a8c434377c2b8cb056bdfdfc201">size</a>() == 2 &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Unexpected PendingLocs.size()&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Apply the normal calling convention rules to the first half of the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// split argument.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> VA = PendingLocs&#91;0&#93;;</Highlight></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/isd/argflagsty">ISD::ArgFlagsTy</a> AF = PendingArgFlags&#91;0&#93;;</Highlight></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><Highlight kind="normal">    PendingLocs.<a href="/docs/api/classes/llvm/smallvectorimpl/#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</Highlight></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522"><Highlight kind="normal">    PendingArgFlags.<a href="/docs/api/classes/llvm/smallvectorimpl/#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</Highlight></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="#a10b000ebfe8f8018565e8180e73d3a7d">CC&#95;RISCVAssign2XLen</a>(</Highlight></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><Highlight kind="normal">        XLen, State, VA, AF, ValNo, ValVT, LocVT, ArgFlags,</Highlight></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><Highlight kind="normal">        ABI == <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9a9e062b1814798f2a29e2b28e74a36bc1">RISCVABI::ABI&#95;ILP32E</a> || ABI == <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9adc7da95e1193beba354466672c1cdb38">RISCVABI::ABI&#95;LP64E</a>);</Highlight></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Allocate to a register if possible, or else a stack slot.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg;</Highlight></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> StoreSizeBytes = XLen / 8;</Highlight></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531"><Highlight kind="normal">  <a href="/docs/api/structs/llvm/align">Align</a> StackAlign = <a href="/docs/api/structs/llvm/align">Align</a>(XLen / 8);</Highlight></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ValVT.<a href="/docs/api/classes/llvm/mvt/#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>() || ValVT.<a href="/docs/api/classes/llvm/mvt/#a211104b3b8f480fec110978f48b7ed6c">isRISCVVectorTuple</a>()) &#123;</Highlight></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><Highlight kind="normal">    Reg = <a href="#a1e4c374329ac8dd85a653f4880a6b0d5">allocateRVVReg</a>(ValVT, ValNo, State, TLI);</Highlight></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Reg) &#123;</Highlight></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Fixed-length vectors are located in the corresponding scalable-vector</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// container types.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ValVT.<a href="/docs/api/classes/llvm/mvt/#a98049e07856ff1288295bc58e232518b">isFixedLengthVector</a>()) &#123;</Highlight></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><Highlight kind="normal">        LocVT = TLI.getContainerForFixedLengthVector(LocVT);</Highlight></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><Highlight kind="normal">        State.addLoc(</Highlight></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><Highlight kind="normal">            <a href="/docs/api/classes/llvm/ccvalassign/#a3213a94802bb4f87a3e388af6cdd9d7f">CCValAssign::getCustomReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// For return values, the vector must be passed fully via registers or</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// via the stack.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// FIXME: The proposed vector ABI only mandates v8-v15 for return values,</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// but we&#39;re using all of them.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (IsRet)</Highlight></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Try using a GPR to pass the address</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((Reg = State.AllocateReg(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a>))) &#123;</Highlight></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><Highlight kind="normal">        LocVT = XLenVT;</Highlight></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554"><Highlight kind="normal">        LocInfo = <a href="/docs/api/classes/llvm/ccvalassign/#a2b78fd53da0b5df7bc4eacf7df556a45aacf7e7d80f766b55b2bbdaf3d354c39e">CCValAssign::Indirect</a>;</Highlight></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"><Highlight kind="normal">      &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ValVT.<a href="/docs/api/classes/llvm/mvt/#a447ebcc5de7a1d9bc163862bf2c78e41">isScalableVector</a>()) &#123;</Highlight></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><Highlight kind="normal">        LocVT = XLenVT;</Highlight></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><Highlight kind="normal">        LocInfo = <a href="/docs/api/classes/llvm/ccvalassign/#a2b78fd53da0b5df7bc4eacf7df556a45aacf7e7d80f766b55b2bbdaf3d354c39e">CCValAssign::Indirect</a>;</Highlight></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558"><Highlight kind="normal">      &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"><Highlight kind="normal">        StoreSizeBytes = ValVT.<a href="/docs/api/classes/llvm/mvt/#ab8e1af73424a59a00656c9ffd505c03f">getStoreSize</a>();</Highlight></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// Align vectors to their element sizes, being careful for vXi1</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><Highlight kind="normal">        </Highlight><Highlight kind="comment">// vectors.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562"><Highlight kind="normal">        StackAlign = <a href="/docs/api/structs/llvm/maybealign">MaybeAlign</a>(ValVT.<a href="/docs/api/classes/llvm/mvt/#a2e101ce5736aa0643639fd3adae18088">getScalarSizeInBits</a>() / 8).<a href="/docs/api/structs/llvm/maybealign/#a06846474be3ab85f8d30c388faf3b116">valueOrOne</a>();</Highlight></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><Highlight kind="normal">  &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"><Highlight kind="normal">    Reg = State.AllocateReg(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a>);</Highlight></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><Highlight kind="normal">  int64&#95;t <a href="/docs/api/classes/llvm/stackoffset">StackOffset</a> =</Highlight></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><Highlight kind="normal">      Reg ? 0 : State.AllocateStack(StoreSizeBytes, StackAlign);</Highlight></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// If we reach this point and PendingLocs is non-empty, we must be at the</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// end of a split argument that must be passed indirectly.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!PendingLocs.<a href="/docs/api/classes/llvm/smallvectortemplatecommon/#ad9a3c7bc26b130377bbafc170b5f88a2">empty</a>()) &#123;</Highlight></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ArgFlags.<a href="/docs/api/structs/llvm/isd/argflagsty/#a0343079be1a948f58f37c97559973b90">isSplitEnd</a>() &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Expected ArgFlags.isSplitEnd()&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576"><Highlight kind="normal">    <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PendingLocs.<a href="/docs/api/classes/llvm/smallvectortemplatecommon/#a1c479a8c434377c2b8cb056bdfdfc201">size</a>() &gt; 2 &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Unexpected PendingLocs.size()&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> &amp;It : PendingLocs) &#123;</Highlight></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Reg)</Highlight></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><Highlight kind="normal">        It.convertToReg(Reg);</Highlight></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582"><Highlight kind="normal">        It.convertToMem(<a href="/docs/api/classes/llvm/stackoffset">StackOffset</a>);</Highlight></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583"><Highlight kind="normal">      State.addLoc(It);</Highlight></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585"><Highlight kind="normal">    PendingLocs.clear();</Highlight></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586"><Highlight kind="normal">    PendingArgFlags.<a href="/docs/api/classes/llvm/smallvectorimpl/#aac0ea55010b7b1a301e65a0baea057aa">clear</a>();</Highlight></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(((ValVT.<a href="/docs/api/classes/llvm/mvt/#adc90e34882c97d5a86dd883d3d23b4ca">isFloatingPoint</a>() &amp;&amp; !ValVT.<a href="/docs/api/classes/llvm/mvt/#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>()) || LocVT == XLenVT ||</Highlight></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><Highlight kind="normal">          (TLI.getSubtarget().hasVInstructions() &amp;&amp;</Highlight></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592"><Highlight kind="normal">           (ValVT.<a href="/docs/api/classes/llvm/mvt/#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>() || ValVT.<a href="/docs/api/classes/llvm/mvt/#a211104b3b8f480fec110978f48b7ed6c">isRISCVVectorTuple</a>()))) &amp;&amp;</Highlight></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"><Highlight kind="normal">         </Highlight><Highlight kind="stringliteral">&quot;Expected an XLenVT or vector types at this stage&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00595" /><CodeLine lineNumber="595"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Reg) &#123;</Highlight></CodeLine>
<Link id="l00596" /><CodeLine lineNumber="596"><Highlight kind="normal">    State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00597" /><CodeLine lineNumber="597"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00598" /><CodeLine lineNumber="598"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00599" /><CodeLine lineNumber="599"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00600" /><CodeLine lineNumber="600"><Highlight kind="normal">  State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a36d9dd26dea75ebba5b55516b52e0752">CCValAssign::getMem</a>(ValNo, ValVT, <a href="/docs/api/classes/llvm/stackoffset">StackOffset</a>, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00601" /><CodeLine lineNumber="601"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00602" /><CodeLine lineNumber="602"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00603" /><CodeLine lineNumber="603"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00604" /><CodeLine lineNumber="604"><Highlight kind="normal"></Highlight><Highlight kind="comment">// FastCC has less than 1% performance improvement for some particular</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00605" /><CodeLine lineNumber="605"><Highlight kind="normal"></Highlight><Highlight kind="comment">// benchmark. But theoretically, it may have benefit for some cases.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00606" /><CodeLine lineNumber="606" lineLink="/docs/api/namespaces/llvm/#a8276b8e4ba01bd306af7ad5f001e2806"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a8276b8e4ba01bd306af7ad5f001e2806">llvm::CC&#95;RISCV&#95;FastCC</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ValNo, <a href="/docs/api/classes/llvm/mvt">MVT</a> ValVT, <a href="/docs/api/classes/llvm/mvt">MVT</a> LocVT,</Highlight></CodeLine>
<Link id="l00607" /><CodeLine lineNumber="607"><Highlight kind="normal">                           <a href="/docs/api/classes/llvm/ccvalassign/#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> LocInfo,</Highlight></CodeLine>
<Link id="l00608" /><CodeLine lineNumber="608"><Highlight kind="normal">                           <a href="/docs/api/structs/llvm/isd/argflagsty">ISD::ArgFlagsTy</a> ArgFlags, <a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp;State,</Highlight></CodeLine>
<Link id="l00609" /><CodeLine lineNumber="609"><Highlight kind="normal">                           </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsFixed, </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> IsRet, <a href="/docs/api/classes/llvm/type">Type</a> &#42;OrigTy) &#123;</Highlight></CodeLine>
<Link id="l00610" /><CodeLine lineNumber="610"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;MF = State.getMachineFunction();</Highlight></CodeLine>
<Link id="l00611" /><CodeLine lineNumber="611"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a> &amp;Subtarget = MF.<a href="/docs/api/classes/llvm/machinefunction/#a3825368aca2bc1550d173660df4da6a6">getSubtarget</a>&lt;<a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a>&gt;();</Highlight></CodeLine>
<Link id="l00612" /><CodeLine lineNumber="612"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvtargetlowering">RISCVTargetLowering</a> &amp;TLI = &#42;Subtarget.<a href="/docs/api/classes/llvm/riscvsubtarget/#ae2af8cfe3fcf89cb957885bfc303e8ae">getTargetLowering</a>();</Highlight></CodeLine>
<Link id="l00613" /><CodeLine lineNumber="613"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/riscvabi/#a11c6ee2d4e18ec16c570243cc285c7e9">RISCVABI::ABI</a> ABI = Subtarget.<a href="/docs/api/classes/llvm/riscvsubtarget/#a042109b0e24a597548522e043ddd5e32">getTargetABI</a>();</Highlight></CodeLine>
<Link id="l00614" /><CodeLine lineNumber="614"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00615" /><CodeLine lineNumber="615"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((LocVT == MVT::f16 &amp;&amp; Subtarget.hasStdExtZfhmin()) ||</Highlight></CodeLine>
<Link id="l00616" /><CodeLine lineNumber="616"><Highlight kind="normal">      (LocVT == MVT::bf16 &amp;&amp; Subtarget.hasStdExtZfbfmin())) &#123;</Highlight></CodeLine>
<Link id="l00617" /><CodeLine lineNumber="617"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> FPR16List&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00618" /><CodeLine lineNumber="618"><Highlight kind="normal">        RISCV::F10&#95;H, RISCV::F11&#95;H, RISCV::F12&#95;H, RISCV::F13&#95;H, RISCV::F14&#95;H,</Highlight></CodeLine>
<Link id="l00619" /><CodeLine lineNumber="619"><Highlight kind="normal">        RISCV::F15&#95;H, RISCV::F16&#95;H, RISCV::F17&#95;H, RISCV::F0&#95;H,  RISCV::F1&#95;H,</Highlight></CodeLine>
<Link id="l00620" /><CodeLine lineNumber="620"><Highlight kind="normal">        RISCV::F2&#95;H,  RISCV::F3&#95;H,  RISCV::F4&#95;H,  RISCV::F5&#95;H,  RISCV::F6&#95;H,</Highlight></CodeLine>
<Link id="l00621" /><CodeLine lineNumber="621"><Highlight kind="normal">        RISCV::F7&#95;H,  RISCV::F28&#95;H, RISCV::F29&#95;H, RISCV::F30&#95;H, RISCV::F31&#95;H&#125;;</Highlight></CodeLine>
<Link id="l00622" /><CodeLine lineNumber="622"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(FPR16List)) &#123;</Highlight></CodeLine>
<Link id="l00623" /><CodeLine lineNumber="623"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00624" /><CodeLine lineNumber="624"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00625" /><CodeLine lineNumber="625"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00626" /><CodeLine lineNumber="626"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00627" /><CodeLine lineNumber="627"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00628" /><CodeLine lineNumber="628"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT == MVT::f32 &amp;&amp; Subtarget.hasStdExtF()) &#123;</Highlight></CodeLine>
<Link id="l00629" /><CodeLine lineNumber="629"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> FPR32List&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00630" /><CodeLine lineNumber="630"><Highlight kind="normal">        RISCV::F10&#95;F, RISCV::F11&#95;F, RISCV::F12&#95;F, RISCV::F13&#95;F, RISCV::F14&#95;F,</Highlight></CodeLine>
<Link id="l00631" /><CodeLine lineNumber="631"><Highlight kind="normal">        RISCV::F15&#95;F, RISCV::F16&#95;F, RISCV::F17&#95;F, RISCV::F0&#95;F,  RISCV::F1&#95;F,</Highlight></CodeLine>
<Link id="l00632" /><CodeLine lineNumber="632"><Highlight kind="normal">        RISCV::F2&#95;F,  RISCV::F3&#95;F,  RISCV::F4&#95;F,  RISCV::F5&#95;F,  RISCV::F6&#95;F,</Highlight></CodeLine>
<Link id="l00633" /><CodeLine lineNumber="633"><Highlight kind="normal">        RISCV::F7&#95;F,  RISCV::F28&#95;F, RISCV::F29&#95;F, RISCV::F30&#95;F, RISCV::F31&#95;F&#125;;</Highlight></CodeLine>
<Link id="l00634" /><CodeLine lineNumber="634"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(FPR32List)) &#123;</Highlight></CodeLine>
<Link id="l00635" /><CodeLine lineNumber="635"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00636" /><CodeLine lineNumber="636"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00637" /><CodeLine lineNumber="637"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00638" /><CodeLine lineNumber="638"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00639" /><CodeLine lineNumber="639"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00640" /><CodeLine lineNumber="640"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT == MVT::f64 &amp;&amp; Subtarget.hasStdExtD()) &#123;</Highlight></CodeLine>
<Link id="l00641" /><CodeLine lineNumber="641"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> FPR64List&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00642" /><CodeLine lineNumber="642"><Highlight kind="normal">        RISCV::F10&#95;D, RISCV::F11&#95;D, RISCV::F12&#95;D, RISCV::F13&#95;D, RISCV::F14&#95;D,</Highlight></CodeLine>
<Link id="l00643" /><CodeLine lineNumber="643"><Highlight kind="normal">        RISCV::F15&#95;D, RISCV::F16&#95;D, RISCV::F17&#95;D, RISCV::F0&#95;D,  RISCV::F1&#95;D,</Highlight></CodeLine>
<Link id="l00644" /><CodeLine lineNumber="644"><Highlight kind="normal">        RISCV::F2&#95;D,  RISCV::F3&#95;D,  RISCV::F4&#95;D,  RISCV::F5&#95;D,  RISCV::F6&#95;D,</Highlight></CodeLine>
<Link id="l00645" /><CodeLine lineNumber="645"><Highlight kind="normal">        RISCV::F7&#95;D,  RISCV::F28&#95;D, RISCV::F29&#95;D, RISCV::F30&#95;D, RISCV::F31&#95;D&#125;;</Highlight></CodeLine>
<Link id="l00646" /><CodeLine lineNumber="646"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(FPR64List)) &#123;</Highlight></CodeLine>
<Link id="l00647" /><CodeLine lineNumber="647"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00648" /><CodeLine lineNumber="648"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00649" /><CodeLine lineNumber="649"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00650" /><CodeLine lineNumber="650"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00651" /><CodeLine lineNumber="651"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00652" /><CodeLine lineNumber="652"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/mvt">MVT</a> XLenVT = Subtarget.<a href="/docs/api/classes/llvm/riscvsubtarget/#a657dd2086f68037531f461853480fcf7">getXLenVT</a>();</Highlight></CodeLine>
<Link id="l00653" /><CodeLine lineNumber="653"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00654" /><CodeLine lineNumber="654"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Check if there is an available GPRF16 before hitting the stack.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00655" /><CodeLine lineNumber="655"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> ((LocVT == MVT::f16 &amp;&amp; Subtarget.hasStdExtZhinxmin())) &#123;</Highlight></CodeLine>
<Link id="l00656" /><CodeLine lineNumber="656"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(<a href="#ab51adb118fa152f9b30bae884b000f1f">getFastCCArgGPRF16s</a>(ABI))) &#123;</Highlight></CodeLine>
<Link id="l00657" /><CodeLine lineNumber="657"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00658" /><CodeLine lineNumber="658"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00659" /><CodeLine lineNumber="659"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00660" /><CodeLine lineNumber="660"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00661" /><CodeLine lineNumber="661"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00662" /><CodeLine lineNumber="662"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Check if there is an available GPRF32 before hitting the stack.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00663" /><CodeLine lineNumber="663"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT == MVT::f32 &amp;&amp; Subtarget.hasStdExtZfinx()) &#123;</Highlight></CodeLine>
<Link id="l00664" /><CodeLine lineNumber="664"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(<a href="#a7a02a1866350d92e0780f55e656d3cc4">getFastCCArgGPRF32s</a>(ABI))) &#123;</Highlight></CodeLine>
<Link id="l00665" /><CodeLine lineNumber="665"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00666" /><CodeLine lineNumber="666"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00667" /><CodeLine lineNumber="667"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00668" /><CodeLine lineNumber="668"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00669" /><CodeLine lineNumber="669"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00670" /><CodeLine lineNumber="670"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Check if there is an available GPR before hitting the stack.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00671" /><CodeLine lineNumber="671"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT == MVT::f64 &amp;&amp; Subtarget.<a href="/docs/api/classes/llvm/riscvsubtarget/#afd9fbb2a5a666589b2843c496f3ae479">is64Bit</a>() &amp;&amp; Subtarget.hasStdExtZdinx()) &#123;</Highlight></CodeLine>
<Link id="l00672" /><CodeLine lineNumber="672"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(<a href="#adefd515dc48ecc5b02a56b12b83c9110">getFastCCArgGPRs</a>(ABI))) &#123;</Highlight></CodeLine>
<Link id="l00673" /><CodeLine lineNumber="673"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT.<a href="/docs/api/classes/llvm/mvt/#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() != Subtarget.<a href="/docs/api/classes/llvm/riscvsubtarget/#a6bc41e12851a645259c839ba8974bbe7">getXLen</a>()) &#123;</Highlight></CodeLine>
<Link id="l00674" /><CodeLine lineNumber="674"><Highlight kind="normal">        LocVT = XLenVT;</Highlight></CodeLine>
<Link id="l00675" /><CodeLine lineNumber="675"><Highlight kind="normal">        State.addLoc(</Highlight></CodeLine>
<Link id="l00676" /><CodeLine lineNumber="676"><Highlight kind="normal">            <a href="/docs/api/classes/llvm/ccvalassign/#a3213a94802bb4f87a3e388af6cdd9d7f">CCValAssign::getCustomReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00677" /><CodeLine lineNumber="677"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00678" /><CodeLine lineNumber="678"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00679" /><CodeLine lineNumber="679"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00680" /><CodeLine lineNumber="680"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00681" /><CodeLine lineNumber="681"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00682" /><CodeLine lineNumber="682"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00683" /><CodeLine lineNumber="683"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00684" /><CodeLine lineNumber="684"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/arrayref">ArrayRef&lt;MCPhysReg&gt;</a> <a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a> = <a href="#adefd515dc48ecc5b02a56b12b83c9110">getFastCCArgGPRs</a>(ABI);</Highlight></CodeLine>
<Link id="l00685" /><CodeLine lineNumber="685"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00686" /><CodeLine lineNumber="686"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT.<a href="/docs/api/classes/llvm/mvt/#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>()) &#123;</Highlight></CodeLine>
<Link id="l00687" /><CodeLine lineNumber="687"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = <a href="#a1e4c374329ac8dd85a653f4880a6b0d5">allocateRVVReg</a>(ValVT, ValNo, State, TLI)) &#123;</Highlight></CodeLine>
<Link id="l00688" /><CodeLine lineNumber="688"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// Fixed-length vectors are located in the corresponding scalable-vector</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00689" /><CodeLine lineNumber="689"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// container types.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00690" /><CodeLine lineNumber="690"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT.<a href="/docs/api/classes/llvm/mvt/#a98049e07856ff1288295bc58e232518b">isFixedLengthVector</a>()) &#123;</Highlight></CodeLine>
<Link id="l00691" /><CodeLine lineNumber="691"><Highlight kind="normal">        LocVT = TLI.getContainerForFixedLengthVector(LocVT);</Highlight></CodeLine>
<Link id="l00692" /><CodeLine lineNumber="692"><Highlight kind="normal">        State.addLoc(</Highlight></CodeLine>
<Link id="l00693" /><CodeLine lineNumber="693"><Highlight kind="normal">            <a href="/docs/api/classes/llvm/ccvalassign/#a3213a94802bb4f87a3e388af6cdd9d7f">CCValAssign::getCustomReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00694" /><CodeLine lineNumber="694"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00695" /><CodeLine lineNumber="695"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00696" /><CodeLine lineNumber="696"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00697" /><CodeLine lineNumber="697"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00698" /><CodeLine lineNumber="698"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00699" /><CodeLine lineNumber="699"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00700" /><CodeLine lineNumber="700"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Pass scalable vectors indirectly. Pass fixed vectors indirectly if we</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00701" /><CodeLine lineNumber="701"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// have a free GPR.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00702" /><CodeLine lineNumber="702"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT.<a href="/docs/api/classes/llvm/mvt/#a447ebcc5de7a1d9bc163862bf2c78e41">isScalableVector</a>() ||</Highlight></CodeLine>
<Link id="l00703" /><CodeLine lineNumber="703"><Highlight kind="normal">        State.getFirstUnallocated(<a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a>) != <a href="/docs/api/files/lib/lib/target/lib/target/loongarch/loongarchisellowering-cpp/#aa88409177d80547eb31363501517a066">ArgGPRs</a>.size()) &#123;</Highlight></CodeLine>
<Link id="l00704" /><CodeLine lineNumber="704"><Highlight kind="normal">      LocInfo = <a href="/docs/api/classes/llvm/ccvalassign/#a2b78fd53da0b5df7bc4eacf7df556a45aacf7e7d80f766b55b2bbdaf3d354c39e">CCValAssign::Indirect</a>;</Highlight></CodeLine>
<Link id="l00705" /><CodeLine lineNumber="705"><Highlight kind="normal">      LocVT = XLenVT;</Highlight></CodeLine>
<Link id="l00706" /><CodeLine lineNumber="706"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00707" /><CodeLine lineNumber="707"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00708" /><CodeLine lineNumber="708"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00709" /><CodeLine lineNumber="709"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT == XLenVT) &#123;</Highlight></CodeLine>
<Link id="l00710" /><CodeLine lineNumber="710"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(<a href="#adefd515dc48ecc5b02a56b12b83c9110">getFastCCArgGPRs</a>(ABI))) &#123;</Highlight></CodeLine>
<Link id="l00711" /><CodeLine lineNumber="711"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00712" /><CodeLine lineNumber="712"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00713" /><CodeLine lineNumber="713"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00714" /><CodeLine lineNumber="714"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00715" /><CodeLine lineNumber="715"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00716" /><CodeLine lineNumber="716"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT == XLenVT || LocVT == MVT::f16 || LocVT == MVT::bf16 ||</Highlight></CodeLine>
<Link id="l00717" /><CodeLine lineNumber="717"><Highlight kind="normal">      LocVT == MVT::f32 || LocVT == MVT::f64 || LocVT.<a href="/docs/api/classes/llvm/mvt/#a98049e07856ff1288295bc58e232518b">isFixedLengthVector</a>()) &#123;</Highlight></CodeLine>
<Link id="l00718" /><CodeLine lineNumber="718"><Highlight kind="normal">    <a href="/docs/api/structs/llvm/align">Align</a> StackAlign = <a href="/docs/api/structs/llvm/maybealign">MaybeAlign</a>(ValVT.<a href="/docs/api/classes/llvm/mvt/#a2e101ce5736aa0643639fd3adae18088">getScalarSizeInBits</a>() / 8).<a href="/docs/api/structs/llvm/maybealign/#a06846474be3ab85f8d30c388faf3b116">valueOrOne</a>();</Highlight></CodeLine>
<Link id="l00719" /><CodeLine lineNumber="719"><Highlight kind="normal">    int64&#95;t <a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = State.AllocateStack(LocVT.<a href="/docs/api/classes/llvm/mvt/#ab8e1af73424a59a00656c9ffd505c03f">getStoreSize</a>(), StackAlign);</Highlight></CodeLine>
<Link id="l00720" /><CodeLine lineNumber="720"><Highlight kind="normal">    State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a36d9dd26dea75ebba5b55516b52e0752">CCValAssign::getMem</a>(ValNo, ValVT, <a href="/docs/api/namespaces/llvm/#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00721" /><CodeLine lineNumber="721"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00722" /><CodeLine lineNumber="722"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00723" /><CodeLine lineNumber="723"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00724" /><CodeLine lineNumber="724"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">; </Highlight><Highlight kind="comment">// CC didn&#39;t match.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00725" /><CodeLine lineNumber="725"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00726" /><CodeLine lineNumber="726"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00727" /><CodeLine lineNumber="727" lineLink="/docs/api/namespaces/llvm/#a04866da4b47769738d66f9d25fcf7304"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a04866da4b47769738d66f9d25fcf7304">llvm::CC&#95;RISCV&#95;GHC</a>(</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ValNo, <a href="/docs/api/classes/llvm/mvt">MVT</a> ValVT, <a href="/docs/api/classes/llvm/mvt">MVT</a> LocVT,</Highlight></CodeLine>
<Link id="l00728" /><CodeLine lineNumber="728"><Highlight kind="normal">                        <a href="/docs/api/classes/llvm/ccvalassign/#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> LocInfo, <a href="/docs/api/structs/llvm/isd/argflagsty">ISD::ArgFlagsTy</a> ArgFlags,</Highlight></CodeLine>
<Link id="l00729" /><CodeLine lineNumber="729"><Highlight kind="normal">                        <a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp;State) &#123;</Highlight></CodeLine>
<Link id="l00730" /><CodeLine lineNumber="730"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (ArgFlags.<a href="/docs/api/structs/llvm/isd/argflagsty/#a009d7b979b89268cdf5040286d883b1d">isNest</a>()) &#123;</Highlight></CodeLine>
<Link id="l00731" /><CodeLine lineNumber="731"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/#a7f2a3d4dcfee70225988aec53ff1e173">report&#95;fatal&#95;error</a>(</Highlight></CodeLine>
<Link id="l00732" /><CodeLine lineNumber="732"><Highlight kind="normal">        </Highlight><Highlight kind="stringliteral">&quot;Attribute &#39;nest&#39; is not supported in GHC calling convention&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00733" /><CodeLine lineNumber="733"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00734" /><CodeLine lineNumber="734"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00735" /><CodeLine lineNumber="735"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> GPRList&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00736" /><CodeLine lineNumber="736"><Highlight kind="normal">      RISCV::X9,  RISCV::X18, RISCV::X19, RISCV::X20, RISCV::X21, RISCV::X22,</Highlight></CodeLine>
<Link id="l00737" /><CodeLine lineNumber="737"><Highlight kind="normal">      RISCV::X23, RISCV::X24, RISCV::X25, RISCV::X26, RISCV::X27&#125;;</Highlight></CodeLine>
<Link id="l00738" /><CodeLine lineNumber="738"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00739" /><CodeLine lineNumber="739"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT == MVT::i32 || LocVT == MVT::i64) &#123;</Highlight></CodeLine>
<Link id="l00740" /><CodeLine lineNumber="740"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Pass in STG registers: Base, Sp, Hp, R1, R2, R3, R4, R5, R6, R7, SpLim</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00741" /><CodeLine lineNumber="741"><Highlight kind="normal">    </Highlight><Highlight kind="comment">//                        s1    s2  s3  s4  s5  s6  s7  s8  s9  s10 s11</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00742" /><CodeLine lineNumber="742"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(GPRList)) &#123;</Highlight></CodeLine>
<Link id="l00743" /><CodeLine lineNumber="743"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00744" /><CodeLine lineNumber="744"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00745" /><CodeLine lineNumber="745"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00746" /><CodeLine lineNumber="746"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00747" /><CodeLine lineNumber="747"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00748" /><CodeLine lineNumber="748"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a> &amp;Subtarget =</Highlight></CodeLine>
<Link id="l00749" /><CodeLine lineNumber="749"><Highlight kind="normal">      State.getMachineFunction().getSubtarget&lt;<a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a>&gt;();</Highlight></CodeLine>
<Link id="l00750" /><CodeLine lineNumber="750"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00751" /><CodeLine lineNumber="751"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT == MVT::f32 &amp;&amp; Subtarget.hasStdExtF()) &#123;</Highlight></CodeLine>
<Link id="l00752" /><CodeLine lineNumber="752"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Pass in STG registers: F1, ..., F6</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00753" /><CodeLine lineNumber="753"><Highlight kind="normal">    </Highlight><Highlight kind="comment">//                        fs0 ... fs5</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00754" /><CodeLine lineNumber="754"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> FPR32List&#91;&#93; = &#123;RISCV::F8&#95;F,  RISCV::F9&#95;F,</Highlight></CodeLine>
<Link id="l00755" /><CodeLine lineNumber="755"><Highlight kind="normal">                                          RISCV::F18&#95;F, RISCV::F19&#95;F,</Highlight></CodeLine>
<Link id="l00756" /><CodeLine lineNumber="756"><Highlight kind="normal">                                          RISCV::F20&#95;F, RISCV::F21&#95;F&#125;;</Highlight></CodeLine>
<Link id="l00757" /><CodeLine lineNumber="757"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(FPR32List)) &#123;</Highlight></CodeLine>
<Link id="l00758" /><CodeLine lineNumber="758"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00759" /><CodeLine lineNumber="759"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00760" /><CodeLine lineNumber="760"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00761" /><CodeLine lineNumber="761"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00762" /><CodeLine lineNumber="762"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00763" /><CodeLine lineNumber="763"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT == MVT::f64 &amp;&amp; Subtarget.hasStdExtD()) &#123;</Highlight></CodeLine>
<Link id="l00764" /><CodeLine lineNumber="764"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Pass in STG registers: D1, ..., D6</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00765" /><CodeLine lineNumber="765"><Highlight kind="normal">    </Highlight><Highlight kind="comment">//                        fs6 ... fs11</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00766" /><CodeLine lineNumber="766"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> FPR64List&#91;&#93; = &#123;RISCV::F22&#95;D, RISCV::F23&#95;D,</Highlight></CodeLine>
<Link id="l00767" /><CodeLine lineNumber="767"><Highlight kind="normal">                                          RISCV::F24&#95;D, RISCV::F25&#95;D,</Highlight></CodeLine>
<Link id="l00768" /><CodeLine lineNumber="768"><Highlight kind="normal">                                          RISCV::F26&#95;D, RISCV::F27&#95;D&#125;;</Highlight></CodeLine>
<Link id="l00769" /><CodeLine lineNumber="769"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(FPR64List)) &#123;</Highlight></CodeLine>
<Link id="l00770" /><CodeLine lineNumber="770"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00771" /><CodeLine lineNumber="771"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00772" /><CodeLine lineNumber="772"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00773" /><CodeLine lineNumber="773"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00774" /><CodeLine lineNumber="774"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00775" /><CodeLine lineNumber="775"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT == MVT::f32 &amp;&amp; Subtarget.hasStdExtZfinx()) &#123;</Highlight></CodeLine>
<Link id="l00776" /><CodeLine lineNumber="776"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">static</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> GPR32List&#91;&#93; = &#123;</Highlight></CodeLine>
<Link id="l00777" /><CodeLine lineNumber="777"><Highlight kind="normal">        RISCV::X9&#95;W,  RISCV::X18&#95;W, RISCV::X19&#95;W, RISCV::X20&#95;W,</Highlight></CodeLine>
<Link id="l00778" /><CodeLine lineNumber="778"><Highlight kind="normal">        RISCV::X21&#95;W, RISCV::X22&#95;W, RISCV::X23&#95;W, RISCV::X24&#95;W,</Highlight></CodeLine>
<Link id="l00779" /><CodeLine lineNumber="779"><Highlight kind="normal">        RISCV::X25&#95;W, RISCV::X26&#95;W, RISCV::X27&#95;W&#125;;</Highlight></CodeLine>
<Link id="l00780" /><CodeLine lineNumber="780"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(GPR32List)) &#123;</Highlight></CodeLine>
<Link id="l00781" /><CodeLine lineNumber="781"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00782" /><CodeLine lineNumber="782"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00783" /><CodeLine lineNumber="783"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00784" /><CodeLine lineNumber="784"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00785" /><CodeLine lineNumber="785"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00786" /><CodeLine lineNumber="786"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (LocVT == MVT::f64 &amp;&amp; Subtarget.hasStdExtZdinx() &amp;&amp; Subtarget.<a href="/docs/api/classes/llvm/riscvsubtarget/#afd9fbb2a5a666589b2843c496f3ae479">is64Bit</a>()) &#123;</Highlight></CodeLine>
<Link id="l00787" /><CodeLine lineNumber="787"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg = State.AllocateReg(GPRList)) &#123;</Highlight></CodeLine>
<Link id="l00788" /><CodeLine lineNumber="788"><Highlight kind="normal">      State.addLoc(<a href="/docs/api/classes/llvm/ccvalassign/#a29708e79e029f1029d46d65e7631b778">CCValAssign::getReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</Highlight></CodeLine>
<Link id="l00789" /><CodeLine lineNumber="789"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00790" /><CodeLine lineNumber="790"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00791" /><CodeLine lineNumber="791"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00792" /><CodeLine lineNumber="792"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00793" /><CodeLine lineNumber="793"><Highlight kind="normal">  <a href="/docs/api/namespaces/llvm/#a7f2a3d4dcfee70225988aec53ff1e173">report&#95;fatal&#95;error</a>(</Highlight><Highlight kind="stringliteral">&quot;No registers left in GHC calling convention&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00794" /><CodeLine lineNumber="794"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00795" /><CodeLine lineNumber="795"><Highlight kind="normal">&#125;</Highlight></CodeLine>

</ProgramListing>

</DoxygenPage>
