{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Video_In_Subsystem.qsys Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Video_In_Subsystem.BAK.qsys " "Backing up file \"Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Video_In_Subsystem.qsys\" to \"Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Video_In_Subsystem.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1741379938242 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Video_In_Subsystem.qsys " "Started upgrading IP component Qsys with file \"Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Video_In_Subsystem.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1741379938243 ""}
{ "Info" "" "" "2025.03.07.15:39:05 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2025.03.07.15:39:05 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1741379945379 ""}
{ "Info" "" "" "2025.03.07.15:39:05 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2025.03.07.15:39:05 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1741379945394 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System.qsys Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System.BAK.qsys " "Backing up file \"Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System.qsys\" to \"Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1741379945445 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System.qsys " "Started upgrading IP component Qsys with file \"Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1741379945445 ""}
{ "Info" "" "" "2025.03.07.15:39:37 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2025.03.07.15:39:37 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1741379977288 ""}
{ "Info" "" "" "2025.03.07.15:39:37 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2025.03.07.15:39:37 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1741379977298 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Video_In_Subsystem.qsys " "Completed upgrading IP component Qsys with file \"Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Video_In_Subsystem.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1741379977557 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System.qsys " "Completed upgrading IP component Qsys with file \"Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/Computer_System.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1741379977557 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1741379977593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741379977594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 07 15:39:37 2025 " "Processing ended: Fri Mar 07 15:39:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741379977594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741379977594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741379977594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1741379977594 ""}
