
SnakeGame.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cfd8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012f4  0800d0e4  0800d0e4  0001d0e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    000000f0  0800e3d8  0800e3d8  0001e3d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000190  0800e4c8  0800e4c8  0001e4c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000014  0800e658  0800e658  0001e658  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000008  0800e66c  0800e66c  0001e66c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000854  20000000  0800e674  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000278  20000854  0800eec8  00020854  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000acc  0800eec8  00020acc  2**0
                  ALLOC
 10 .ARM.attributes 00000029  00000000  00000000  00020854  2**0
                  CONTENTS, READONLY
 11 .debug_info   0003a99d  00000000  00000000  0002087d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00006a32  00000000  00000000  0005b21a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loc    000145e3  00000000  00000000  00061c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001218  00000000  00000000  00076230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000018f0  00000000  00000000  00077448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f202  00000000  00000000  00078d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000219bc  00000000  00000000  00097f3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d790  00000000  00000000  000b98f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00147086  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000572c  00000000  00000000  001470d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000b4  00000000  00000000  0014c804  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000183  00000000  00000000  0014c8b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000854 	.word	0x20000854
 8000128:	00000000 	.word	0x00000000
 800012c:	0800d0cc 	.word	0x0800d0cc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000858 	.word	0x20000858
 8000148:	0800d0cc 	.word	0x0800d0cc

0800014c <d_make_comp>:
 800014c:	4684      	mov	ip, r0
 800014e:	1e48      	subs	r0, r1, #1
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	284f      	cmp	r0, #79	; 0x4f
 8000154:	d842      	bhi.n	80001dc <d_make_comp+0x90>
 8000156:	e8df f000 	tbb	[pc, r0]
 800015a:	2828      	.short	0x2828
 800015c:	41412828 	.word	0x41412828
 8000160:	3f3f4141 	.word	0x3f3f4141
 8000164:	3f3f3f28 	.word	0x3f3f3f28
 8000168:	3f3f3f3f 	.word	0x3f3f3f3f
 800016c:	3f3f3f3f 	.word	0x3f3f3f3f
 8000170:	2a2a413f 	.word	0x2a2a413f
 8000174:	2a2a2a2a 	.word	0x2a2a2a2a
 8000178:	3f282a2a 	.word	0x3f282a2a
 800017c:	3f3f3f3f 	.word	0x3f3f3f3f
 8000180:	292a3f41 	.word	0x292a3f41
 8000184:	2a284128 	.word	0x2a284128
 8000188:	41293f2a 	.word	0x41293f2a
 800018c:	3f3f3f41 	.word	0x3f3f3f41
 8000190:	28282828 	.word	0x28282828
 8000194:	28283f28 	.word	0x28283f28
 8000198:	4141283f 	.word	0x4141283f
 800019c:	413f3f3f 	.word	0x413f3f3f
 80001a0:	3f3f4141 	.word	0x3f3f4141
 80001a4:	282a283f 	.word	0x282a283f
 80001a8:	2a2a      	.short	0x2a2a
 80001aa:	b1ba      	cbz	r2, 80001dc <d_make_comp+0x90>
 80001ac:	b1b3      	cbz	r3, 80001dc <d_make_comp+0x90>
 80001ae:	e9dc 4005 	ldrd	r4, r0, [ip, #20]
 80001b2:	4284      	cmp	r4, r0
 80001b4:	da12      	bge.n	80001dc <d_make_comp+0x90>
 80001b6:	2600      	movs	r6, #0
 80001b8:	f8dc 5010 	ldr.w	r5, [ip, #16]
 80001bc:	eb04 0e84 	add.w	lr, r4, r4, lsl #2
 80001c0:	eb05 008e 	add.w	r0, r5, lr, lsl #2
 80001c4:	3401      	adds	r4, #1
 80001c6:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80001ca:	f8cc 4014 	str.w	r4, [ip, #20]
 80001ce:	f805 102e 	strb.w	r1, [r5, lr, lsl #2]
 80001d2:	e9c0 2303 	strd	r2, r3, [r0, #12]
 80001d6:	bd70      	pop	{r4, r5, r6, pc}
 80001d8:	2a00      	cmp	r2, #0
 80001da:	d1e8      	bne.n	80001ae <d_make_comp+0x62>
 80001dc:	2000      	movs	r0, #0
 80001de:	bd70      	pop	{r4, r5, r6, pc}

080001e0 <d_number>:
 80001e0:	b570      	push	{r4, r5, r6, lr}
 80001e2:	68c2      	ldr	r2, [r0, #12]
 80001e4:	4686      	mov	lr, r0
 80001e6:	7811      	ldrb	r1, [r2, #0]
 80001e8:	296e      	cmp	r1, #110	; 0x6e
 80001ea:	d024      	beq.n	8000236 <d_number+0x56>
 80001ec:	3930      	subs	r1, #48	; 0x30
 80001ee:	b2cb      	uxtb	r3, r1
 80001f0:	2b09      	cmp	r3, #9
 80001f2:	d82a      	bhi.n	800024a <d_number+0x6a>
 80001f4:	2600      	movs	r6, #0
 80001f6:	2000      	movs	r0, #0
 80001f8:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 80001fc:	4c14      	ldr	r4, [pc, #80]	; (8000250 <d_number+0x70>)
 80001fe:	e006      	b.n	800020e <d_number+0x2e>
 8000200:	4619      	mov	r1, r3
 8000202:	1aeb      	subs	r3, r5, r3
 8000204:	fba4 c303 	umull	ip, r3, r4, r3
 8000208:	ebb0 0fd3 	cmp.w	r0, r3, lsr #3
 800020c:	dc10      	bgt.n	8000230 <d_number+0x50>
 800020e:	3201      	adds	r2, #1
 8000210:	f8ce 200c 	str.w	r2, [lr, #12]
 8000214:	7813      	ldrb	r3, [r2, #0]
 8000216:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800021a:	3b30      	subs	r3, #48	; 0x30
 800021c:	fa5f fc83 	uxtb.w	ip, r3
 8000220:	f1bc 0f09 	cmp.w	ip, #9
 8000224:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8000228:	d9ea      	bls.n	8000200 <d_number+0x20>
 800022a:	b106      	cbz	r6, 800022e <d_number+0x4e>
 800022c:	4240      	negs	r0, r0
 800022e:	bd70      	pop	{r4, r5, r6, pc}
 8000230:	f04f 30ff 	mov.w	r0, #4294967295
 8000234:	bd70      	pop	{r4, r5, r6, pc}
 8000236:	1c53      	adds	r3, r2, #1
 8000238:	60c3      	str	r3, [r0, #12]
 800023a:	7851      	ldrb	r1, [r2, #1]
 800023c:	3930      	subs	r1, #48	; 0x30
 800023e:	b2ca      	uxtb	r2, r1
 8000240:	2a09      	cmp	r2, #9
 8000242:	d802      	bhi.n	800024a <d_number+0x6a>
 8000244:	461a      	mov	r2, r3
 8000246:	2601      	movs	r6, #1
 8000248:	e7d5      	b.n	80001f6 <d_number+0x16>
 800024a:	2000      	movs	r0, #0
 800024c:	bd70      	pop	{r4, r5, r6, pc}
 800024e:	bf00      	nop
 8000250:	cccccccd 	.word	0xcccccccd

08000254 <d_call_offset>:
 8000254:	b510      	push	{r4, lr}
 8000256:	4604      	mov	r4, r0
 8000258:	b929      	cbnz	r1, 8000266 <d_call_offset+0x12>
 800025a:	68c3      	ldr	r3, [r0, #12]
 800025c:	781a      	ldrb	r2, [r3, #0]
 800025e:	b16a      	cbz	r2, 800027c <d_call_offset+0x28>
 8000260:	1c5a      	adds	r2, r3, #1
 8000262:	60c2      	str	r2, [r0, #12]
 8000264:	7819      	ldrb	r1, [r3, #0]
 8000266:	2968      	cmp	r1, #104	; 0x68
 8000268:	d017      	beq.n	800029a <d_call_offset+0x46>
 800026a:	2976      	cmp	r1, #118	; 0x76
 800026c:	d106      	bne.n	800027c <d_call_offset+0x28>
 800026e:	4620      	mov	r0, r4
 8000270:	f7ff ffb6 	bl	80001e0 <d_number>
 8000274:	68e3      	ldr	r3, [r4, #12]
 8000276:	781a      	ldrb	r2, [r3, #0]
 8000278:	2a5f      	cmp	r2, #95	; 0x5f
 800027a:	d001      	beq.n	8000280 <d_call_offset+0x2c>
 800027c:	2000      	movs	r0, #0
 800027e:	bd10      	pop	{r4, pc}
 8000280:	3301      	adds	r3, #1
 8000282:	4620      	mov	r0, r4
 8000284:	60e3      	str	r3, [r4, #12]
 8000286:	f7ff ffab 	bl	80001e0 <d_number>
 800028a:	68e3      	ldr	r3, [r4, #12]
 800028c:	781a      	ldrb	r2, [r3, #0]
 800028e:	2a5f      	cmp	r2, #95	; 0x5f
 8000290:	d1f4      	bne.n	800027c <d_call_offset+0x28>
 8000292:	2001      	movs	r0, #1
 8000294:	4403      	add	r3, r0
 8000296:	60e3      	str	r3, [r4, #12]
 8000298:	bd10      	pop	{r4, pc}
 800029a:	4620      	mov	r0, r4
 800029c:	f7ff ffa0 	bl	80001e0 <d_number>
 80002a0:	e7f3      	b.n	800028a <d_call_offset+0x36>
 80002a2:	bf00      	nop

080002a4 <d_ref_qualifier>:
 80002a4:	b410      	push	{r4}
 80002a6:	68c3      	ldr	r3, [r0, #12]
 80002a8:	460a      	mov	r2, r1
 80002aa:	7819      	ldrb	r1, [r3, #0]
 80002ac:	2952      	cmp	r1, #82	; 0x52
 80002ae:	d00d      	beq.n	80002cc <d_ref_qualifier+0x28>
 80002b0:	294f      	cmp	r1, #79	; 0x4f
 80002b2:	d002      	beq.n	80002ba <d_ref_qualifier+0x16>
 80002b4:	4610      	mov	r0, r2
 80002b6:	bc10      	pop	{r4}
 80002b8:	4770      	bx	lr
 80002ba:	2120      	movs	r1, #32
 80002bc:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80002be:	3403      	adds	r4, #3
 80002c0:	62c4      	str	r4, [r0, #44]	; 0x2c
 80002c2:	1c5c      	adds	r4, r3, #1
 80002c4:	60c4      	str	r4, [r0, #12]
 80002c6:	2300      	movs	r3, #0
 80002c8:	bc10      	pop	{r4}
 80002ca:	e73f      	b.n	800014c <d_make_comp>
 80002cc:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80002ce:	211f      	movs	r1, #31
 80002d0:	3402      	adds	r4, #2
 80002d2:	62c4      	str	r4, [r0, #44]	; 0x2c
 80002d4:	e7f5      	b.n	80002c2 <d_ref_qualifier+0x1e>
 80002d6:	bf00      	nop

080002d8 <d_count_templates_scopes>:
 80002d8:	2900      	cmp	r1, #0
 80002da:	d065      	beq.n	80003a8 <d_count_templates_scopes+0xd0>
 80002dc:	b570      	push	{r4, r5, r6, lr}
 80002de:	4606      	mov	r6, r0
 80002e0:	460c      	mov	r4, r1
 80002e2:	68a3      	ldr	r3, [r4, #8]
 80002e4:	2b01      	cmp	r3, #1
 80002e6:	f103 0301 	add.w	r3, r3, #1
 80002ea:	dc36      	bgt.n	800035a <d_count_templates_scopes+0x82>
 80002ec:	f8d6 511c 	ldr.w	r5, [r6, #284]	; 0x11c
 80002f0:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 80002f4:	dc31      	bgt.n	800035a <d_count_templates_scopes+0x82>
 80002f6:	7822      	ldrb	r2, [r4, #0]
 80002f8:	60a3      	str	r3, [r4, #8]
 80002fa:	1e53      	subs	r3, r2, #1
 80002fc:	2b4f      	cmp	r3, #79	; 0x4f
 80002fe:	d82c      	bhi.n	800035a <d_count_templates_scopes+0x82>
 8000300:	e8df f003 	tbb	[pc, r3]
 8000304:	4b303030 	.word	0x4b303030
 8000308:	2c2c2b2b 	.word	0x2c2c2b2b
 800030c:	30303030 	.word	0x30303030
 8000310:	30303030 	.word	0x30303030
 8000314:	30303030 	.word	0x30303030
 8000318:	2b303030 	.word	0x2b303030
 800031c:	30303030 	.word	0x30303030
 8000320:	30303030 	.word	0x30303030
 8000324:	41413030 	.word	0x41413030
 8000328:	302b3030 	.word	0x302b3030
 800032c:	28303030 	.word	0x28303030
 8000330:	30303030 	.word	0x30303030
 8000334:	302c2b30 	.word	0x302c2b30
 8000338:	30303030 	.word	0x30303030
 800033c:	30303030 	.word	0x30303030
 8000340:	30303030 	.word	0x30303030
 8000344:	28302b2b 	.word	0x28302b2b
 8000348:	2b282828 	.word	0x2b282828
 800034c:	30303030 	.word	0x30303030
 8000350:	30303030 	.word	0x30303030
 8000354:	68e4      	ldr	r4, [r4, #12]
 8000356:	2c00      	cmp	r4, #0
 8000358:	d1c3      	bne.n	80002e2 <d_count_templates_scopes+0xa>
 800035a:	bd70      	pop	{r4, r5, r6, pc}
 800035c:	6924      	ldr	r4, [r4, #16]
 800035e:	2c00      	cmp	r4, #0
 8000360:	d1bf      	bne.n	80002e2 <d_count_templates_scopes+0xa>
 8000362:	e7fa      	b.n	800035a <d_count_templates_scopes+0x82>
 8000364:	68e1      	ldr	r1, [r4, #12]
 8000366:	3501      	adds	r5, #1
 8000368:	4630      	mov	r0, r6
 800036a:	f8c6 511c 	str.w	r5, [r6, #284]	; 0x11c
 800036e:	f7ff ffb3 	bl	80002d8 <d_count_templates_scopes>
 8000372:	4630      	mov	r0, r6
 8000374:	6921      	ldr	r1, [r4, #16]
 8000376:	f7ff ffaf 	bl	80002d8 <d_count_templates_scopes>
 800037a:	f8d6 311c 	ldr.w	r3, [r6, #284]	; 0x11c
 800037e:	3b01      	subs	r3, #1
 8000380:	f8c6 311c 	str.w	r3, [r6, #284]	; 0x11c
 8000384:	bd70      	pop	{r4, r5, r6, pc}
 8000386:	68e1      	ldr	r1, [r4, #12]
 8000388:	780b      	ldrb	r3, [r1, #0]
 800038a:	2b05      	cmp	r3, #5
 800038c:	d1eb      	bne.n	8000366 <d_count_templates_scopes+0x8e>
 800038e:	f8d6 3138 	ldr.w	r3, [r6, #312]	; 0x138
 8000392:	3301      	adds	r3, #1
 8000394:	f8c6 3138 	str.w	r3, [r6, #312]	; 0x138
 8000398:	e7e5      	b.n	8000366 <d_count_templates_scopes+0x8e>
 800039a:	f8d6 3144 	ldr.w	r3, [r6, #324]	; 0x144
 800039e:	68e1      	ldr	r1, [r4, #12]
 80003a0:	3301      	adds	r3, #1
 80003a2:	f8c6 3144 	str.w	r3, [r6, #324]	; 0x144
 80003a6:	e7de      	b.n	8000366 <d_count_templates_scopes+0x8e>
 80003a8:	4770      	bx	lr
 80003aa:	bf00      	nop

080003ac <d_discriminator>:
 80003ac:	68c3      	ldr	r3, [r0, #12]
 80003ae:	781a      	ldrb	r2, [r3, #0]
 80003b0:	2a5f      	cmp	r2, #95	; 0x5f
 80003b2:	d001      	beq.n	80003b8 <d_discriminator+0xc>
 80003b4:	2001      	movs	r0, #1
 80003b6:	4770      	bx	lr
 80003b8:	b510      	push	{r4, lr}
 80003ba:	1c5a      	adds	r2, r3, #1
 80003bc:	60c2      	str	r2, [r0, #12]
 80003be:	785a      	ldrb	r2, [r3, #1]
 80003c0:	4604      	mov	r4, r0
 80003c2:	2a5f      	cmp	r2, #95	; 0x5f
 80003c4:	d004      	beq.n	80003d0 <d_discriminator+0x24>
 80003c6:	f7ff ff0b 	bl	80001e0 <d_number>
 80003ca:	43c0      	mvns	r0, r0
 80003cc:	0fc0      	lsrs	r0, r0, #31
 80003ce:	bd10      	pop	{r4, pc}
 80003d0:	3302      	adds	r3, #2
 80003d2:	60c3      	str	r3, [r0, #12]
 80003d4:	f7ff ff04 	bl	80001e0 <d_number>
 80003d8:	2800      	cmp	r0, #0
 80003da:	db09      	blt.n	80003f0 <d_discriminator+0x44>
 80003dc:	2809      	cmp	r0, #9
 80003de:	dd09      	ble.n	80003f4 <d_discriminator+0x48>
 80003e0:	68e3      	ldr	r3, [r4, #12]
 80003e2:	781a      	ldrb	r2, [r3, #0]
 80003e4:	2a5f      	cmp	r2, #95	; 0x5f
 80003e6:	d103      	bne.n	80003f0 <d_discriminator+0x44>
 80003e8:	3301      	adds	r3, #1
 80003ea:	2001      	movs	r0, #1
 80003ec:	60e3      	str	r3, [r4, #12]
 80003ee:	bd10      	pop	{r4, pc}
 80003f0:	2000      	movs	r0, #0
 80003f2:	bd10      	pop	{r4, pc}
 80003f4:	2001      	movs	r0, #1
 80003f6:	bd10      	pop	{r4, pc}

080003f8 <d_index_template_argument.part.0>:
 80003f8:	b928      	cbnz	r0, 8000406 <d_index_template_argument.part.0+0xe>
 80003fa:	e009      	b.n	8000410 <d_index_template_argument.part.0+0x18>
 80003fc:	2900      	cmp	r1, #0
 80003fe:	dd08      	ble.n	8000412 <d_index_template_argument.part.0+0x1a>
 8000400:	6900      	ldr	r0, [r0, #16]
 8000402:	3901      	subs	r1, #1
 8000404:	b140      	cbz	r0, 8000418 <d_index_template_argument.part.0+0x20>
 8000406:	7803      	ldrb	r3, [r0, #0]
 8000408:	2b2f      	cmp	r3, #47	; 0x2f
 800040a:	d0f7      	beq.n	80003fc <d_index_template_argument.part.0+0x4>
 800040c:	2000      	movs	r0, #0
 800040e:	4770      	bx	lr
 8000410:	4770      	bx	lr
 8000412:	d1fb      	bne.n	800040c <d_index_template_argument.part.0+0x14>
 8000414:	68c0      	ldr	r0, [r0, #12]
 8000416:	4770      	bx	lr
 8000418:	4770      	bx	lr
 800041a:	bf00      	nop

0800041c <d_growable_string_callback_adapter>:
 800041c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800041e:	4614      	mov	r4, r2
 8000420:	6852      	ldr	r2, [r2, #4]
 8000422:	68a5      	ldr	r5, [r4, #8]
 8000424:	1c4b      	adds	r3, r1, #1
 8000426:	4413      	add	r3, r2
 8000428:	42ab      	cmp	r3, r5
 800042a:	460e      	mov	r6, r1
 800042c:	4607      	mov	r7, r0
 800042e:	b083      	sub	sp, #12
 8000430:	d811      	bhi.n	8000456 <d_growable_string_callback_adapter+0x3a>
 8000432:	68e5      	ldr	r5, [r4, #12]
 8000434:	b96d      	cbnz	r5, 8000452 <d_growable_string_callback_adapter+0x36>
 8000436:	6863      	ldr	r3, [r4, #4]
 8000438:	6820      	ldr	r0, [r4, #0]
 800043a:	4632      	mov	r2, r6
 800043c:	4418      	add	r0, r3
 800043e:	4639      	mov	r1, r7
 8000440:	f00b fe96 	bl	800c170 <memcpy>
 8000444:	e9d4 3200 	ldrd	r3, r2, [r4]
 8000448:	4433      	add	r3, r6
 800044a:	549d      	strb	r5, [r3, r2]
 800044c:	6863      	ldr	r3, [r4, #4]
 800044e:	4433      	add	r3, r6
 8000450:	6063      	str	r3, [r4, #4]
 8000452:	b003      	add	sp, #12
 8000454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000456:	68e2      	ldr	r2, [r4, #12]
 8000458:	2a00      	cmp	r2, #0
 800045a:	d1fa      	bne.n	8000452 <d_growable_string_callback_adapter+0x36>
 800045c:	b155      	cbz	r5, 8000474 <d_growable_string_callback_adapter+0x58>
 800045e:	006d      	lsls	r5, r5, #1
 8000460:	42ab      	cmp	r3, r5
 8000462:	d8fc      	bhi.n	800045e <d_growable_string_callback_adapter+0x42>
 8000464:	4629      	mov	r1, r5
 8000466:	6820      	ldr	r0, [r4, #0]
 8000468:	f00b fed8 	bl	800c21c <realloc>
 800046c:	b138      	cbz	r0, 800047e <d_growable_string_callback_adapter+0x62>
 800046e:	6020      	str	r0, [r4, #0]
 8000470:	60a5      	str	r5, [r4, #8]
 8000472:	e7de      	b.n	8000432 <d_growable_string_callback_adapter+0x16>
 8000474:	2b02      	cmp	r3, #2
 8000476:	f04f 0502 	mov.w	r5, #2
 800047a:	d8f0      	bhi.n	800045e <d_growable_string_callback_adapter+0x42>
 800047c:	e7f2      	b.n	8000464 <d_growable_string_callback_adapter+0x48>
 800047e:	9001      	str	r0, [sp, #4]
 8000480:	6820      	ldr	r0, [r4, #0]
 8000482:	f00b fc21 	bl	800bcc8 <free>
 8000486:	2201      	movs	r2, #1
 8000488:	9b01      	ldr	r3, [sp, #4]
 800048a:	e9c4 3300 	strd	r3, r3, [r4]
 800048e:	e9c4 3202 	strd	r3, r2, [r4, #8]
 8000492:	e7de      	b.n	8000452 <d_growable_string_callback_adapter+0x36>

08000494 <next_is_type_qual.isra.0>:
 8000494:	7803      	ldrb	r3, [r0, #0]
 8000496:	2b72      	cmp	r3, #114	; 0x72
 8000498:	d007      	beq.n	80004aa <next_is_type_qual.isra.0+0x16>
 800049a:	2b56      	cmp	r3, #86	; 0x56
 800049c:	d005      	beq.n	80004aa <next_is_type_qual.isra.0+0x16>
 800049e:	2b4b      	cmp	r3, #75	; 0x4b
 80004a0:	d003      	beq.n	80004aa <next_is_type_qual.isra.0+0x16>
 80004a2:	2b44      	cmp	r3, #68	; 0x44
 80004a4:	d003      	beq.n	80004ae <next_is_type_qual.isra.0+0x1a>
 80004a6:	2000      	movs	r0, #0
 80004a8:	4770      	bx	lr
 80004aa:	2001      	movs	r0, #1
 80004ac:	4770      	bx	lr
 80004ae:	7840      	ldrb	r0, [r0, #1]
 80004b0:	f000 03df 	and.w	r3, r0, #223	; 0xdf
 80004b4:	2b4f      	cmp	r3, #79	; 0x4f
 80004b6:	d0f8      	beq.n	80004aa <next_is_type_qual.isra.0+0x16>
 80004b8:	3877      	subs	r0, #119	; 0x77
 80004ba:	2801      	cmp	r0, #1
 80004bc:	bf8c      	ite	hi
 80004be:	2000      	movhi	r0, #0
 80004c0:	2001      	movls	r0, #1
 80004c2:	4770      	bx	lr

080004c4 <d_append_char>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	460d      	mov	r5, r1
 80004c8:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80004cc:	4604      	mov	r4, r0
 80004ce:	29ff      	cmp	r1, #255	; 0xff
 80004d0:	d006      	beq.n	80004e0 <d_append_char+0x1c>
 80004d2:	1c4b      	adds	r3, r1, #1
 80004d4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80004d8:	5465      	strb	r5, [r4, r1]
 80004da:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80004de:	bd70      	pop	{r4, r5, r6, pc}
 80004e0:	2600      	movs	r6, #0
 80004e2:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	; 0x108
 80004e6:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 80004ea:	4798      	blx	r3
 80004ec:	2301      	movs	r3, #1
 80004ee:	4631      	mov	r1, r6
 80004f0:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 80004f4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80004f8:	441a      	add	r2, r3
 80004fa:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 80004fe:	5465      	strb	r5, [r4, r1]
 8000500:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8000504:	bd70      	pop	{r4, r5, r6, pc}
 8000506:	bf00      	nop

08000508 <d_lookup_template_argument>:
 8000508:	4603      	mov	r3, r0
 800050a:	f8d0 0110 	ldr.w	r0, [r0, #272]	; 0x110
 800050e:	b190      	cbz	r0, 8000536 <d_lookup_template_argument+0x2e>
 8000510:	68cb      	ldr	r3, [r1, #12]
 8000512:	6842      	ldr	r2, [r0, #4]
 8000514:	2b00      	cmp	r3, #0
 8000516:	6910      	ldr	r0, [r2, #16]
 8000518:	db0b      	blt.n	8000532 <d_lookup_template_argument+0x2a>
 800051a:	b920      	cbnz	r0, 8000526 <d_lookup_template_argument+0x1e>
 800051c:	e009      	b.n	8000532 <d_lookup_template_argument+0x2a>
 800051e:	b13b      	cbz	r3, 8000530 <d_lookup_template_argument+0x28>
 8000520:	6900      	ldr	r0, [r0, #16]
 8000522:	3b01      	subs	r3, #1
 8000524:	b130      	cbz	r0, 8000534 <d_lookup_template_argument+0x2c>
 8000526:	7802      	ldrb	r2, [r0, #0]
 8000528:	2a2f      	cmp	r2, #47	; 0x2f
 800052a:	d0f8      	beq.n	800051e <d_lookup_template_argument+0x16>
 800052c:	2000      	movs	r0, #0
 800052e:	4770      	bx	lr
 8000530:	68c0      	ldr	r0, [r0, #12]
 8000532:	4770      	bx	lr
 8000534:	4770      	bx	lr
 8000536:	2201      	movs	r2, #1
 8000538:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <d_find_pack>:
 8000540:	2900      	cmp	r1, #0
 8000542:	d042      	beq.n	80005ca <d_find_pack+0x8a>
 8000544:	b538      	push	{r3, r4, r5, lr}
 8000546:	4605      	mov	r5, r0
 8000548:	460c      	mov	r4, r1
 800054a:	7823      	ldrb	r3, [r4, #0]
 800054c:	2b4c      	cmp	r3, #76	; 0x4c
 800054e:	d832      	bhi.n	80005b6 <d_find_pack+0x76>
 8000550:	e8df f003 	tbb	[pc, r3]
 8000554:	3131312f 	.word	0x3131312f
 8000558:	372f2731 	.word	0x372f2731
 800055c:	31313137 	.word	0x31313137
 8000560:	31313131 	.word	0x31313131
 8000564:	31313131 	.word	0x31313131
 8000568:	31313131 	.word	0x31313131
 800056c:	3131312f 	.word	0x3131312f
 8000570:	31313131 	.word	0x31313131
 8000574:	31313131 	.word	0x31313131
 8000578:	2f313131 	.word	0x2f313131
 800057c:	31313131 	.word	0x31313131
 8000580:	3131312f 	.word	0x3131312f
 8000584:	372f3131 	.word	0x372f3131
 8000588:	31313131 	.word	0x31313131
 800058c:	31313131 	.word	0x31313131
 8000590:	31313131 	.word	0x31313131
 8000594:	312f2f31 	.word	0x312f2f31
 8000598:	2f2f3131 	.word	0x2f2f3131
 800059c:	2f31312f 	.word	0x2f31312f
 80005a0:	2f          	.byte	0x2f
 80005a1:	00          	.byte	0x00
 80005a2:	4621      	mov	r1, r4
 80005a4:	4628      	mov	r0, r5
 80005a6:	f7ff ffaf 	bl	8000508 <d_lookup_template_argument>
 80005aa:	b110      	cbz	r0, 80005b2 <d_find_pack+0x72>
 80005ac:	7803      	ldrb	r3, [r0, #0]
 80005ae:	2b2f      	cmp	r3, #47	; 0x2f
 80005b0:	d000      	beq.n	80005b4 <d_find_pack+0x74>
 80005b2:	2000      	movs	r0, #0
 80005b4:	bd38      	pop	{r3, r4, r5, pc}
 80005b6:	4628      	mov	r0, r5
 80005b8:	68e1      	ldr	r1, [r4, #12]
 80005ba:	f7ff ffc1 	bl	8000540 <d_find_pack>
 80005be:	2800      	cmp	r0, #0
 80005c0:	d1f8      	bne.n	80005b4 <d_find_pack+0x74>
 80005c2:	6924      	ldr	r4, [r4, #16]
 80005c4:	2c00      	cmp	r4, #0
 80005c6:	d1c0      	bne.n	800054a <d_find_pack+0xa>
 80005c8:	e7f3      	b.n	80005b2 <d_find_pack+0x72>
 80005ca:	2000      	movs	r0, #0
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <d_append_string>:
 80005d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80005d4:	4604      	mov	r4, r0
 80005d6:	4608      	mov	r0, r1
 80005d8:	460d      	mov	r5, r1
 80005da:	f005 fdad 	bl	8006138 <strlen>
 80005de:	b340      	cbz	r0, 8000632 <d_append_string+0x62>
 80005e0:	3d01      	subs	r5, #1
 80005e2:	f04f 0800 	mov.w	r8, #0
 80005e6:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80005ea:	182f      	adds	r7, r5, r0
 80005ec:	e009      	b.n	8000602 <d_append_string+0x32>
 80005ee:	460b      	mov	r3, r1
 80005f0:	42bd      	cmp	r5, r7
 80005f2:	f101 0101 	add.w	r1, r1, #1
 80005f6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80005fa:	54e6      	strb	r6, [r4, r3]
 80005fc:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8000600:	d017      	beq.n	8000632 <d_append_string+0x62>
 8000602:	29ff      	cmp	r1, #255	; 0xff
 8000604:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8000608:	d1f1      	bne.n	80005ee <d_append_string+0x1e>
 800060a:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 800060e:	4620      	mov	r0, r4
 8000610:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8000614:	4798      	blx	r3
 8000616:	2101      	movs	r1, #1
 8000618:	2300      	movs	r3, #0
 800061a:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 800061e:	42bd      	cmp	r5, r7
 8000620:	440a      	add	r2, r1
 8000622:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8000626:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800062a:	54e6      	strb	r6, [r4, r3]
 800062c:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8000630:	d1e7      	bne.n	8000602 <d_append_string+0x32>
 8000632:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000636:	bf00      	nop

08000638 <d_template_param>:
 8000638:	b538      	push	{r3, r4, r5, lr}
 800063a:	68c3      	ldr	r3, [r0, #12]
 800063c:	781a      	ldrb	r2, [r3, #0]
 800063e:	2a54      	cmp	r2, #84	; 0x54
 8000640:	d125      	bne.n	800068e <d_template_param+0x56>
 8000642:	1c5a      	adds	r2, r3, #1
 8000644:	60c2      	str	r2, [r0, #12]
 8000646:	785a      	ldrb	r2, [r3, #1]
 8000648:	4604      	mov	r4, r0
 800064a:	2a5f      	cmp	r2, #95	; 0x5f
 800064c:	d021      	beq.n	8000692 <d_template_param+0x5a>
 800064e:	2a6e      	cmp	r2, #110	; 0x6e
 8000650:	d01d      	beq.n	800068e <d_template_param+0x56>
 8000652:	f7ff fdc5 	bl	80001e0 <d_number>
 8000656:	1c42      	adds	r2, r0, #1
 8000658:	d419      	bmi.n	800068e <d_template_param+0x56>
 800065a:	68e3      	ldr	r3, [r4, #12]
 800065c:	7819      	ldrb	r1, [r3, #0]
 800065e:	295f      	cmp	r1, #95	; 0x5f
 8000660:	d115      	bne.n	800068e <d_template_param+0x56>
 8000662:	3301      	adds	r3, #1
 8000664:	60e3      	str	r3, [r4, #12]
 8000666:	e9d4 3105 	ldrd	r3, r1, [r4, #20]
 800066a:	428b      	cmp	r3, r1
 800066c:	da0f      	bge.n	800068e <d_template_param+0x56>
 800066e:	2500      	movs	r5, #0
 8000670:	f04f 0e05 	mov.w	lr, #5
 8000674:	6921      	ldr	r1, [r4, #16]
 8000676:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 800067a:	eb01 008c 	add.w	r0, r1, ip, lsl #2
 800067e:	3301      	adds	r3, #1
 8000680:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8000684:	6163      	str	r3, [r4, #20]
 8000686:	f801 e02c 	strb.w	lr, [r1, ip, lsl #2]
 800068a:	60c2      	str	r2, [r0, #12]
 800068c:	bd38      	pop	{r3, r4, r5, pc}
 800068e:	2000      	movs	r0, #0
 8000690:	bd38      	pop	{r3, r4, r5, pc}
 8000692:	3302      	adds	r3, #2
 8000694:	2200      	movs	r2, #0
 8000696:	60c3      	str	r3, [r0, #12]
 8000698:	e7e5      	b.n	8000666 <d_template_param+0x2e>
 800069a:	bf00      	nop

0800069c <d_append_num>:
 800069c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80006a0:	b088      	sub	sp, #32
 80006a2:	460a      	mov	r2, r1
 80006a4:	4604      	mov	r4, r0
 80006a6:	491a      	ldr	r1, [pc, #104]	; (8000710 <d_append_num+0x74>)
 80006a8:	a801      	add	r0, sp, #4
 80006aa:	f009 fe55 	bl	800a358 <siprintf>
 80006ae:	a801      	add	r0, sp, #4
 80006b0:	f005 fd42 	bl	8006138 <strlen>
 80006b4:	b340      	cbz	r0, 8000708 <d_append_num+0x6c>
 80006b6:	ad01      	add	r5, sp, #4
 80006b8:	f04f 0800 	mov.w	r8, #0
 80006bc:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80006c0:	182f      	adds	r7, r5, r0
 80006c2:	e009      	b.n	80006d8 <d_append_num+0x3c>
 80006c4:	460b      	mov	r3, r1
 80006c6:	42af      	cmp	r7, r5
 80006c8:	f101 0101 	add.w	r1, r1, #1
 80006cc:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80006d0:	54e6      	strb	r6, [r4, r3]
 80006d2:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80006d6:	d017      	beq.n	8000708 <d_append_num+0x6c>
 80006d8:	29ff      	cmp	r1, #255	; 0xff
 80006da:	f815 6b01 	ldrb.w	r6, [r5], #1
 80006de:	d1f1      	bne.n	80006c4 <d_append_num+0x28>
 80006e0:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 80006e4:	4620      	mov	r0, r4
 80006e6:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80006ea:	4798      	blx	r3
 80006ec:	2101      	movs	r1, #1
 80006ee:	2300      	movs	r3, #0
 80006f0:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 80006f4:	42af      	cmp	r7, r5
 80006f6:	440a      	add	r2, r1
 80006f8:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 80006fc:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8000700:	54e6      	strb	r6, [r4, r3]
 8000702:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8000706:	d1e7      	bne.n	80006d8 <d_append_num+0x3c>
 8000708:	b008      	add	sp, #32
 800070a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800070e:	bf00      	nop
 8000710:	0800db38 	.word	0x0800db38

08000714 <d_source_name>:
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	4604      	mov	r4, r0
 8000718:	f7ff fd62 	bl	80001e0 <d_number>
 800071c:	1e05      	subs	r5, r0, #0
 800071e:	dd46      	ble.n	80007ae <d_source_name+0x9a>
 8000720:	68e6      	ldr	r6, [r4, #12]
 8000722:	6863      	ldr	r3, [r4, #4]
 8000724:	1b9b      	subs	r3, r3, r6
 8000726:	429d      	cmp	r5, r3
 8000728:	dc3e      	bgt.n	80007a8 <d_source_name+0x94>
 800072a:	68a2      	ldr	r2, [r4, #8]
 800072c:	1973      	adds	r3, r6, r5
 800072e:	0752      	lsls	r2, r2, #29
 8000730:	60e3      	str	r3, [r4, #12]
 8000732:	d504      	bpl.n	800073e <d_source_name+0x2a>
 8000734:	5d72      	ldrb	r2, [r6, r5]
 8000736:	2a24      	cmp	r2, #36	; 0x24
 8000738:	bf04      	itt	eq
 800073a:	3301      	addeq	r3, #1
 800073c:	60e3      	streq	r3, [r4, #12]
 800073e:	2d09      	cmp	r5, #9
 8000740:	dd22      	ble.n	8000788 <d_source_name+0x74>
 8000742:	2208      	movs	r2, #8
 8000744:	4630      	mov	r0, r6
 8000746:	4929      	ldr	r1, [pc, #164]	; (80007ec <d_source_name+0xd8>)
 8000748:	f00b fd02 	bl	800c150 <memcmp>
 800074c:	b930      	cbnz	r0, 800075c <d_source_name+0x48>
 800074e:	7a33      	ldrb	r3, [r6, #8]
 8000750:	2b2e      	cmp	r3, #46	; 0x2e
 8000752:	d02e      	beq.n	80007b2 <d_source_name+0x9e>
 8000754:	2b5f      	cmp	r3, #95	; 0x5f
 8000756:	d02c      	beq.n	80007b2 <d_source_name+0x9e>
 8000758:	2b24      	cmp	r3, #36	; 0x24
 800075a:	d02a      	beq.n	80007b2 <d_source_name+0x9e>
 800075c:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8000760:	4293      	cmp	r3, r2
 8000762:	da21      	bge.n	80007a8 <d_source_name+0x94>
 8000764:	2200      	movs	r2, #0
 8000766:	6920      	ldr	r0, [r4, #16]
 8000768:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800076c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8000770:	3301      	adds	r3, #1
 8000772:	e9c0 2201 	strd	r2, r2, [r0, #4]
 8000776:	6163      	str	r3, [r4, #20]
 8000778:	2300      	movs	r3, #0
 800077a:	7003      	strb	r3, [r0, #0]
 800077c:	e9c0 6503 	strd	r6, r5, [r0, #12]
 8000780:	e9c0 3301 	strd	r3, r3, [r0, #4]
 8000784:	62a0      	str	r0, [r4, #40]	; 0x28
 8000786:	bd70      	pop	{r4, r5, r6, pc}
 8000788:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 800078c:	4293      	cmp	r3, r2
 800078e:	da0b      	bge.n	80007a8 <d_source_name+0x94>
 8000790:	2200      	movs	r2, #0
 8000792:	6920      	ldr	r0, [r4, #16]
 8000794:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8000798:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800079c:	3301      	adds	r3, #1
 800079e:	e9c0 2201 	strd	r2, r2, [r0, #4]
 80007a2:	6163      	str	r3, [r4, #20]
 80007a4:	2e00      	cmp	r6, #0
 80007a6:	d1e7      	bne.n	8000778 <d_source_name+0x64>
 80007a8:	2000      	movs	r0, #0
 80007aa:	62a0      	str	r0, [r4, #40]	; 0x28
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	2000      	movs	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	7a73      	ldrb	r3, [r6, #9]
 80007b4:	2b4e      	cmp	r3, #78	; 0x4e
 80007b6:	d1d1      	bne.n	800075c <d_source_name+0x48>
 80007b8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80007ba:	6963      	ldr	r3, [r4, #20]
 80007bc:	69a1      	ldr	r1, [r4, #24]
 80007be:	3216      	adds	r2, #22
 80007c0:	1b55      	subs	r5, r2, r5
 80007c2:	428b      	cmp	r3, r1
 80007c4:	62e5      	str	r5, [r4, #44]	; 0x2c
 80007c6:	daef      	bge.n	80007a8 <d_source_name+0x94>
 80007c8:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 80007cc:	3301      	adds	r3, #1
 80007ce:	6163      	str	r3, [r4, #20]
 80007d0:	2115      	movs	r1, #21
 80007d2:	2300      	movs	r3, #0
 80007d4:	6922      	ldr	r2, [r4, #16]
 80007d6:	4d06      	ldr	r5, [pc, #24]	; (80007f0 <d_source_name+0xdc>)
 80007d8:	0086      	lsls	r6, r0, #2
 80007da:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80007de:	e9c0 3301 	strd	r3, r3, [r0, #4]
 80007e2:	5593      	strb	r3, [r2, r6]
 80007e4:	e9c0 5103 	strd	r5, r1, [r0, #12]
 80007e8:	e7df      	b.n	80007aa <d_source_name+0x96>
 80007ea:	bf00      	nop
 80007ec:	0800db3c 	.word	0x0800db3c
 80007f0:	0800db48 	.word	0x0800db48

080007f4 <d_substitution>:
 80007f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80007f8:	68c3      	ldr	r3, [r0, #12]
 80007fa:	781a      	ldrb	r2, [r3, #0]
 80007fc:	2a53      	cmp	r2, #83	; 0x53
 80007fe:	d131      	bne.n	8000864 <d_substitution+0x70>
 8000800:	1c5a      	adds	r2, r3, #1
 8000802:	60c2      	str	r2, [r0, #12]
 8000804:	785a      	ldrb	r2, [r3, #1]
 8000806:	4604      	mov	r4, r0
 8000808:	b3a2      	cbz	r2, 8000874 <d_substitution+0x80>
 800080a:	1c9a      	adds	r2, r3, #2
 800080c:	60c2      	str	r2, [r0, #12]
 800080e:	785a      	ldrb	r2, [r3, #1]
 8000810:	2a5f      	cmp	r2, #95	; 0x5f
 8000812:	d044      	beq.n	800089e <d_substitution+0xaa>
 8000814:	f1a2 0030 	sub.w	r0, r2, #48	; 0x30
 8000818:	b2c3      	uxtb	r3, r0
 800081a:	2b09      	cmp	r3, #9
 800081c:	d826      	bhi.n	800086c <d_substitution+0x78>
 800081e:	2100      	movs	r1, #0
 8000820:	e00d      	b.n	800083e <d_substitution+0x4a>
 8000822:	3b30      	subs	r3, #48	; 0x30
 8000824:	4299      	cmp	r1, r3
 8000826:	d81d      	bhi.n	8000864 <d_substitution+0x70>
 8000828:	68e1      	ldr	r1, [r4, #12]
 800082a:	780a      	ldrb	r2, [r1, #0]
 800082c:	1c48      	adds	r0, r1, #1
 800082e:	b11a      	cbz	r2, 8000838 <d_substitution+0x44>
 8000830:	60e0      	str	r0, [r4, #12]
 8000832:	780a      	ldrb	r2, [r1, #0]
 8000834:	2a5f      	cmp	r2, #95	; 0x5f
 8000836:	d03c      	beq.n	80008b2 <d_substitution+0xbe>
 8000838:	4619      	mov	r1, r3
 800083a:	f1a2 0030 	sub.w	r0, r2, #48	; 0x30
 800083e:	b2c0      	uxtb	r0, r0
 8000840:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8000844:	2809      	cmp	r0, #9
 8000846:	f1a2 0c41 	sub.w	ip, r2, #65	; 0x41
 800084a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800084e:	d9e8      	bls.n	8000822 <d_substitution+0x2e>
 8000850:	f1bc 0f19 	cmp.w	ip, #25
 8000854:	d806      	bhi.n	8000864 <d_substitution+0x70>
 8000856:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 800085a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800085e:	3b37      	subs	r3, #55	; 0x37
 8000860:	4299      	cmp	r1, r3
 8000862:	d9e1      	bls.n	8000828 <d_substitution+0x34>
 8000864:	2500      	movs	r5, #0
 8000866:	4628      	mov	r0, r5
 8000868:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800086c:	f1a2 0341 	sub.w	r3, r2, #65	; 0x41
 8000870:	2b19      	cmp	r3, #25
 8000872:	d9d4      	bls.n	800081e <d_substitution+0x2a>
 8000874:	68a3      	ldr	r3, [r4, #8]
 8000876:	f003 0308 	and.w	r3, r3, #8
 800087a:	2b00      	cmp	r3, #0
 800087c:	bf14      	ite	ne
 800087e:	2501      	movne	r5, #1
 8000880:	2500      	moveq	r5, #0
 8000882:	d100      	bne.n	8000886 <d_substitution+0x92>
 8000884:	b9b9      	cbnz	r1, 80008b6 <d_substitution+0xc2>
 8000886:	4b40      	ldr	r3, [pc, #256]	; (8000988 <d_substitution+0x194>)
 8000888:	2174      	movs	r1, #116	; 0x74
 800088a:	f103 00a8 	add.w	r0, r3, #168	; 0xa8
 800088e:	e001      	b.n	8000894 <d_substitution+0xa0>
 8000890:	f813 1f1c 	ldrb.w	r1, [r3, #28]!
 8000894:	4291      	cmp	r1, r2
 8000896:	d015      	beq.n	80008c4 <d_substitution+0xd0>
 8000898:	4283      	cmp	r3, r0
 800089a:	d1f9      	bne.n	8000890 <d_substitution+0x9c>
 800089c:	e7e2      	b.n	8000864 <d_substitution+0x70>
 800089e:	2300      	movs	r3, #0
 80008a0:	6a22      	ldr	r2, [r4, #32]
 80008a2:	429a      	cmp	r2, r3
 80008a4:	d9de      	bls.n	8000864 <d_substitution+0x70>
 80008a6:	69e2      	ldr	r2, [r4, #28]
 80008a8:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80008ac:	4628      	mov	r0, r5
 80008ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80008b2:	3301      	adds	r3, #1
 80008b4:	e7f4      	b.n	80008a0 <d_substitution+0xac>
 80008b6:	68e3      	ldr	r3, [r4, #12]
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	3b43      	subs	r3, #67	; 0x43
 80008bc:	2b01      	cmp	r3, #1
 80008be:	bf98      	it	ls
 80008c0:	460d      	movls	r5, r1
 80008c2:	e7e0      	b.n	8000886 <d_substitution+0x92>
 80008c4:	695e      	ldr	r6, [r3, #20]
 80008c6:	2e00      	cmp	r6, #0
 80008c8:	d056      	beq.n	8000978 <d_substitution+0x184>
 80008ca:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 80008ce:	4282      	cmp	r2, r0
 80008d0:	f8d3 8018 	ldr.w	r8, [r3, #24]
 80008d4:	da55      	bge.n	8000982 <d_substitution+0x18e>
 80008d6:	f04f 0e00 	mov.w	lr, #0
 80008da:	f04f 0918 	mov.w	r9, #24
 80008de:	6927      	ldr	r7, [r4, #16]
 80008e0:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 80008e4:	eb07 018c 	add.w	r1, r7, ip, lsl #2
 80008e8:	3201      	adds	r2, #1
 80008ea:	e9c1 ee01 	strd	lr, lr, [r1, #4]
 80008ee:	6162      	str	r2, [r4, #20]
 80008f0:	f807 902c 	strb.w	r9, [r7, ip, lsl #2]
 80008f4:	e9c1 6803 	strd	r6, r8, [r1, #12]
 80008f8:	62a1      	str	r1, [r4, #40]	; 0x28
 80008fa:	2d00      	cmp	r5, #0
 80008fc:	d039      	beq.n	8000972 <d_substitution+0x17e>
 80008fe:	e9d3 7103 	ldrd	r7, r1, [r3, #12]
 8000902:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000904:	4290      	cmp	r0, r2
 8000906:	440b      	add	r3, r1
 8000908:	62e3      	str	r3, [r4, #44]	; 0x2c
 800090a:	dd38      	ble.n	800097e <d_substitution+0x18a>
 800090c:	2600      	movs	r6, #0
 800090e:	f04f 0c18 	mov.w	ip, #24
 8000912:	6923      	ldr	r3, [r4, #16]
 8000914:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8000918:	eb03 0580 	add.w	r5, r3, r0, lsl #2
 800091c:	3201      	adds	r2, #1
 800091e:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8000922:	6162      	str	r2, [r4, #20]
 8000924:	f803 c020 	strb.w	ip, [r3, r0, lsl #2]
 8000928:	e9c5 7103 	strd	r7, r1, [r5, #12]
 800092c:	68e3      	ldr	r3, [r4, #12]
 800092e:	781a      	ldrb	r2, [r3, #0]
 8000930:	2a42      	cmp	r2, #66	; 0x42
 8000932:	d198      	bne.n	8000866 <d_substitution+0x72>
 8000934:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8000936:	3301      	adds	r3, #1
 8000938:	60e3      	str	r3, [r4, #12]
 800093a:	4620      	mov	r0, r4
 800093c:	f7ff feea 	bl	8000714 <d_source_name>
 8000940:	462a      	mov	r2, r5
 8000942:	4603      	mov	r3, r0
 8000944:	214c      	movs	r1, #76	; 0x4c
 8000946:	4620      	mov	r0, r4
 8000948:	f7ff fc00 	bl	800014c <d_make_comp>
 800094c:	68e3      	ldr	r3, [r4, #12]
 800094e:	4605      	mov	r5, r0
 8000950:	781a      	ldrb	r2, [r3, #0]
 8000952:	2a42      	cmp	r2, #66	; 0x42
 8000954:	d0ef      	beq.n	8000936 <d_substitution+0x142>
 8000956:	62a6      	str	r6, [r4, #40]	; 0x28
 8000958:	2800      	cmp	r0, #0
 800095a:	d083      	beq.n	8000864 <d_substitution+0x70>
 800095c:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 8000960:	4293      	cmp	r3, r2
 8000962:	f6bf af7f 	bge.w	8000864 <d_substitution+0x70>
 8000966:	69e1      	ldr	r1, [r4, #28]
 8000968:	1c5a      	adds	r2, r3, #1
 800096a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 800096e:	6222      	str	r2, [r4, #32]
 8000970:	e779      	b.n	8000866 <d_substitution+0x72>
 8000972:	e9d3 7101 	ldrd	r7, r1, [r3, #4]
 8000976:	e7c4      	b.n	8000902 <d_substitution+0x10e>
 8000978:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 800097c:	e7bd      	b.n	80008fa <d_substitution+0x106>
 800097e:	2500      	movs	r5, #0
 8000980:	e7d4      	b.n	800092c <d_substitution+0x138>
 8000982:	2100      	movs	r1, #0
 8000984:	e7b8      	b.n	80008f8 <d_substitution+0x104>
 8000986:	bf00      	nop
 8000988:	0800d0e4 	.word	0x0800d0e4

0800098c <d_print_java_identifier>:
 800098c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000990:	188f      	adds	r7, r1, r2
 8000992:	42b9      	cmp	r1, r7
 8000994:	d24a      	bcs.n	8000a2c <d_print_java_identifier+0xa0>
 8000996:	460c      	mov	r4, r1
 8000998:	4605      	mov	r5, r0
 800099a:	f04f 0800 	mov.w	r8, #0
 800099e:	e00c      	b.n	80009ba <d_print_java_identifier+0x2e>
 80009a0:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 80009a4:	29ff      	cmp	r1, #255	; 0xff
 80009a6:	d033      	beq.n	8000a10 <d_print_java_identifier+0x84>
 80009a8:	1c4b      	adds	r3, r1, #1
 80009aa:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 80009ae:	546e      	strb	r6, [r5, r1]
 80009b0:	f885 6104 	strb.w	r6, [r5, #260]	; 0x104
 80009b4:	3401      	adds	r4, #1
 80009b6:	42a7      	cmp	r7, r4
 80009b8:	d938      	bls.n	8000a2c <d_print_java_identifier+0xa0>
 80009ba:	1b3b      	subs	r3, r7, r4
 80009bc:	2b03      	cmp	r3, #3
 80009be:	7826      	ldrb	r6, [r4, #0]
 80009c0:	ddee      	ble.n	80009a0 <d_print_java_identifier+0x14>
 80009c2:	2e5f      	cmp	r6, #95	; 0x5f
 80009c4:	d1ec      	bne.n	80009a0 <d_print_java_identifier+0x14>
 80009c6:	7863      	ldrb	r3, [r4, #1]
 80009c8:	2b5f      	cmp	r3, #95	; 0x5f
 80009ca:	d1e9      	bne.n	80009a0 <d_print_java_identifier+0x14>
 80009cc:	78a3      	ldrb	r3, [r4, #2]
 80009ce:	2b55      	cmp	r3, #85	; 0x55
 80009d0:	d1e6      	bne.n	80009a0 <d_print_java_identifier+0x14>
 80009d2:	1ce2      	adds	r2, r4, #3
 80009d4:	4297      	cmp	r7, r2
 80009d6:	d9e3      	bls.n	80009a0 <d_print_java_identifier+0x14>
 80009d8:	2100      	movs	r1, #0
 80009da:	e005      	b.n	80009e8 <d_print_java_identifier+0x5c>
 80009dc:	f1a6 0337 	sub.w	r3, r6, #55	; 0x37
 80009e0:	42ba      	cmp	r2, r7
 80009e2:	eb03 1101 	add.w	r1, r3, r1, lsl #4
 80009e6:	d023      	beq.n	8000a30 <d_print_java_identifier+0xa4>
 80009e8:	4691      	mov	r9, r2
 80009ea:	f812 6b01 	ldrb.w	r6, [r2], #1
 80009ee:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80009f2:	b2d8      	uxtb	r0, r3
 80009f4:	2809      	cmp	r0, #9
 80009f6:	f1a6 0c41 	sub.w	ip, r6, #65	; 0x41
 80009fa:	d9f1      	bls.n	80009e0 <d_print_java_identifier+0x54>
 80009fc:	f1bc 0f05 	cmp.w	ip, #5
 8000a00:	f1a6 0361 	sub.w	r3, r6, #97	; 0x61
 8000a04:	d9ea      	bls.n	80009dc <d_print_java_identifier+0x50>
 8000a06:	2b05      	cmp	r3, #5
 8000a08:	d814      	bhi.n	8000a34 <d_print_java_identifier+0xa8>
 8000a0a:	f1a6 0357 	sub.w	r3, r6, #87	; 0x57
 8000a0e:	e7e7      	b.n	80009e0 <d_print_java_identifier+0x54>
 8000a10:	e9d5 3242 	ldrd	r3, r2, [r5, #264]	; 0x108
 8000a14:	4628      	mov	r0, r5
 8000a16:	f885 80ff 	strb.w	r8, [r5, #255]	; 0xff
 8000a1a:	4798      	blx	r3
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	f8d5 2128 	ldr.w	r2, [r5, #296]	; 0x128
 8000a22:	2100      	movs	r1, #0
 8000a24:	441a      	add	r2, r3
 8000a26:	f8c5 2128 	str.w	r2, [r5, #296]	; 0x128
 8000a2a:	e7be      	b.n	80009aa <d_print_java_identifier+0x1e>
 8000a2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000a30:	265f      	movs	r6, #95	; 0x5f
 8000a32:	e7b5      	b.n	80009a0 <d_print_java_identifier+0x14>
 8000a34:	454f      	cmp	r7, r9
 8000a36:	d9fb      	bls.n	8000a30 <d_print_java_identifier+0xa4>
 8000a38:	2e5f      	cmp	r6, #95	; 0x5f
 8000a3a:	d1f9      	bne.n	8000a30 <d_print_java_identifier+0xa4>
 8000a3c:	29ff      	cmp	r1, #255	; 0xff
 8000a3e:	d8af      	bhi.n	80009a0 <d_print_java_identifier+0x14>
 8000a40:	b2ce      	uxtb	r6, r1
 8000a42:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8000a46:	29ff      	cmp	r1, #255	; 0xff
 8000a48:	d007      	beq.n	8000a5a <d_print_java_identifier+0xce>
 8000a4a:	1c4b      	adds	r3, r1, #1
 8000a4c:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 8000a50:	464c      	mov	r4, r9
 8000a52:	546e      	strb	r6, [r5, r1]
 8000a54:	f885 6104 	strb.w	r6, [r5, #260]	; 0x104
 8000a58:	e7ac      	b.n	80009b4 <d_print_java_identifier+0x28>
 8000a5a:	e9d5 3242 	ldrd	r3, r2, [r5, #264]	; 0x108
 8000a5e:	4628      	mov	r0, r5
 8000a60:	f885 80ff 	strb.w	r8, [r5, #255]	; 0xff
 8000a64:	4798      	blx	r3
 8000a66:	f8d5 3128 	ldr.w	r3, [r5, #296]	; 0x128
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	f8c5 3128 	str.w	r3, [r5, #296]	; 0x128
 8000a72:	e7ea      	b.n	8000a4a <d_print_java_identifier+0xbe>

08000a74 <d_type>:
 8000a74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000a78:	68c2      	ldr	r2, [r0, #12]
 8000a7a:	4604      	mov	r4, r0
 8000a7c:	b083      	sub	sp, #12
 8000a7e:	4610      	mov	r0, r2
 8000a80:	f7ff fd08 	bl	8000494 <next_is_type_qual.isra.0>
 8000a84:	2800      	cmp	r0, #0
 8000a86:	d16e      	bne.n	8000b66 <d_type+0xf2>
 8000a88:	7811      	ldrb	r1, [r2, #0]
 8000a8a:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8000a8e:	2b4a      	cmp	r3, #74	; 0x4a
 8000a90:	d864      	bhi.n	8000b5c <d_type+0xe8>
 8000a92:	e8df f013 	tbh	[pc, r3, lsl #1]
 8000a96:	00b9      	.short	0x00b9
 8000a98:	00b900b9 	.word	0x00b900b9
 8000a9c:	00b900b9 	.word	0x00b900b9
 8000aa0:	00b900b9 	.word	0x00b900b9
 8000aa4:	00b900b9 	.word	0x00b900b9
 8000aa8:	006300b9 	.word	0x006300b9
 8000aac:	00630063 	.word	0x00630063
 8000ab0:	00630063 	.word	0x00630063
 8000ab4:	00630063 	.word	0x00630063
 8000ab8:	006301ff 	.word	0x006301ff
 8000abc:	014400ce 	.word	0x014400ce
 8000ac0:	013e0063 	.word	0x013e0063
 8000ac4:	006301e1 	.word	0x006301e1
 8000ac8:	00630063 	.word	0x00630063
 8000acc:	00630063 	.word	0x00630063
 8000ad0:	00b90241 	.word	0x00b90241
 8000ad4:	01c501d3 	.word	0x01c501d3
 8000ad8:	01b70063 	.word	0x01b70063
 8000adc:	00f4011a 	.word	0x00f4011a
 8000ae0:	006300dc 	.word	0x006300dc
 8000ae4:	00630063 	.word	0x00630063
 8000ae8:	00b90063 	.word	0x00b90063
 8000aec:	00630063 	.word	0x00630063
 8000af0:	00630063 	.word	0x00630063
 8000af4:	00630063 	.word	0x00630063
 8000af8:	00980098 	.word	0x00980098
 8000afc:	00980098 	.word	0x00980098
 8000b00:	00980098 	.word	0x00980098
 8000b04:	00980098 	.word	0x00980098
 8000b08:	00980098 	.word	0x00980098
 8000b0c:	00980063 	.word	0x00980063
 8000b10:	00980098 	.word	0x00980098
 8000b14:	00630098 	.word	0x00630098
 8000b18:	00630063 	.word	0x00630063
 8000b1c:	00980098 	.word	0x00980098
 8000b20:	009801ef 	.word	0x009801ef
 8000b24:	00980098 	.word	0x00980098
 8000b28:	00980098 	.word	0x00980098
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8000b30:	4620      	mov	r0, r4
 8000b32:	6323      	str	r3, [r4, #48]	; 0x30
 8000b34:	f001 fbfa 	bl	800232c <d_expression_1>
 8000b38:	6325      	str	r5, [r4, #48]	; 0x30
 8000b3a:	4602      	mov	r2, r0
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	2143      	movs	r1, #67	; 0x43
 8000b40:	4620      	mov	r0, r4
 8000b42:	f7ff fb03 	bl	800014c <d_make_comp>
 8000b46:	4605      	mov	r5, r0
 8000b48:	9001      	str	r0, [sp, #4]
 8000b4a:	b138      	cbz	r0, 8000b5c <d_type+0xe8>
 8000b4c:	68e3      	ldr	r3, [r4, #12]
 8000b4e:	781a      	ldrb	r2, [r3, #0]
 8000b50:	b122      	cbz	r2, 8000b5c <d_type+0xe8>
 8000b52:	1c5a      	adds	r2, r3, #1
 8000b54:	60e2      	str	r2, [r4, #12]
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	2b45      	cmp	r3, #69	; 0x45
 8000b5a:	d05c      	beq.n	8000c16 <d_type+0x1a2>
 8000b5c:	2500      	movs	r5, #0
 8000b5e:	4628      	mov	r0, r5
 8000b60:	b003      	add	sp, #12
 8000b62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000b66:	2200      	movs	r2, #0
 8000b68:	4620      	mov	r0, r4
 8000b6a:	a901      	add	r1, sp, #4
 8000b6c:	f001 fe3a 	bl	80027e4 <d_cv_qualifiers>
 8000b70:	4605      	mov	r5, r0
 8000b72:	2800      	cmp	r0, #0
 8000b74:	d0f2      	beq.n	8000b5c <d_type+0xe8>
 8000b76:	68e3      	ldr	r3, [r4, #12]
 8000b78:	4620      	mov	r0, r4
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	2b46      	cmp	r3, #70	; 0x46
 8000b7e:	d01e      	beq.n	8000bbe <d_type+0x14a>
 8000b80:	f7ff ff78 	bl	8000a74 <d_type>
 8000b84:	6028      	str	r0, [r5, #0]
 8000b86:	2800      	cmp	r0, #0
 8000b88:	d0e8      	beq.n	8000b5c <d_type+0xe8>
 8000b8a:	7803      	ldrb	r3, [r0, #0]
 8000b8c:	3b1f      	subs	r3, #31
 8000b8e:	2b01      	cmp	r3, #1
 8000b90:	d805      	bhi.n	8000b9e <d_type+0x12a>
 8000b92:	9a01      	ldr	r2, [sp, #4]
 8000b94:	68c3      	ldr	r3, [r0, #12]
 8000b96:	60c2      	str	r2, [r0, #12]
 8000b98:	682a      	ldr	r2, [r5, #0]
 8000b9a:	9201      	str	r2, [sp, #4]
 8000b9c:	602b      	str	r3, [r5, #0]
 8000b9e:	9d01      	ldr	r5, [sp, #4]
 8000ba0:	2d00      	cmp	r5, #0
 8000ba2:	d0db      	beq.n	8000b5c <d_type+0xe8>
 8000ba4:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	dad7      	bge.n	8000b5c <d_type+0xe8>
 8000bac:	4628      	mov	r0, r5
 8000bae:	69e1      	ldr	r1, [r4, #28]
 8000bb0:	1c5a      	adds	r2, r3, #1
 8000bb2:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
 8000bb6:	6222      	str	r2, [r4, #32]
 8000bb8:	b003      	add	sp, #12
 8000bba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000bbe:	f000 fc69 	bl	8001494 <d_function_type>
 8000bc2:	6028      	str	r0, [r5, #0]
 8000bc4:	e7df      	b.n	8000b86 <d_type+0x112>
 8000bc6:	48b2      	ldr	r0, [pc, #712]	; (8000e90 <d_type+0x41c>)
 8000bc8:	3961      	subs	r1, #97	; 0x61
 8000bca:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8000bce:	6963      	ldr	r3, [r4, #20]
 8000bd0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8000bd4:	69a0      	ldr	r0, [r4, #24]
 8000bd6:	4283      	cmp	r3, r0
 8000bd8:	f280 835a 	bge.w	8001290 <d_type+0x81c>
 8000bdc:	1c57      	adds	r7, r2, #1
 8000bde:	f04f 0c27 	mov.w	ip, #39	; 0x27
 8000be2:	2200      	movs	r2, #0
 8000be4:	6920      	ldr	r0, [r4, #16]
 8000be6:	eb03 0683 	add.w	r6, r3, r3, lsl #2
 8000bea:	eb00 0586 	add.w	r5, r0, r6, lsl #2
 8000bee:	3301      	adds	r3, #1
 8000bf0:	e9c5 2201 	strd	r2, r2, [r5, #4]
 8000bf4:	6163      	str	r3, [r4, #20]
 8000bf6:	f800 c026 	strb.w	ip, [r0, r6, lsl #2]
 8000bfa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000bfc:	60e9      	str	r1, [r5, #12]
 8000bfe:	6849      	ldr	r1, [r1, #4]
 8000c00:	60e7      	str	r7, [r4, #12]
 8000c02:	440b      	add	r3, r1
 8000c04:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000c06:	e7aa      	b.n	8000b5e <d_type+0xea>
 8000c08:	4620      	mov	r0, r4
 8000c0a:	f000 fe11 	bl	8001830 <d_name>
 8000c0e:	4605      	mov	r5, r0
 8000c10:	9001      	str	r0, [sp, #4]
 8000c12:	2d00      	cmp	r5, #0
 8000c14:	d0a2      	beq.n	8000b5c <d_type+0xe8>
 8000c16:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	da9e      	bge.n	8000b5c <d_type+0xe8>
 8000c1e:	69e1      	ldr	r1, [r4, #28]
 8000c20:	1c5a      	adds	r2, r3, #1
 8000c22:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
 8000c26:	9d01      	ldr	r5, [sp, #4]
 8000c28:	6222      	str	r2, [r4, #32]
 8000c2a:	4628      	mov	r0, r5
 8000c2c:	b003      	add	sp, #12
 8000c2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000c32:	3201      	adds	r2, #1
 8000c34:	60e2      	str	r2, [r4, #12]
 8000c36:	4620      	mov	r0, r4
 8000c38:	f7ff ff1c 	bl	8000a74 <d_type>
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	4602      	mov	r2, r0
 8000c40:	2125      	movs	r1, #37	; 0x25
 8000c42:	4620      	mov	r0, r4
 8000c44:	f7ff fa82 	bl	800014c <d_make_comp>
 8000c48:	4605      	mov	r5, r0
 8000c4a:	9001      	str	r0, [sp, #4]
 8000c4c:	e7e1      	b.n	8000c12 <d_type+0x19e>
 8000c4e:	3201      	adds	r2, #1
 8000c50:	60e2      	str	r2, [r4, #12]
 8000c52:	4620      	mov	r0, r4
 8000c54:	f7ff fd5e 	bl	8000714 <d_source_name>
 8000c58:	68e3      	ldr	r3, [r4, #12]
 8000c5a:	9001      	str	r0, [sp, #4]
 8000c5c:	781a      	ldrb	r2, [r3, #0]
 8000c5e:	4605      	mov	r5, r0
 8000c60:	2a49      	cmp	r2, #73	; 0x49
 8000c62:	f000 82b9 	beq.w	80011d8 <d_type+0x764>
 8000c66:	4620      	mov	r0, r4
 8000c68:	f7ff ff04 	bl	8000a74 <d_type>
 8000c6c:	2121      	movs	r1, #33	; 0x21
 8000c6e:	4602      	mov	r2, r0
 8000c70:	9b01      	ldr	r3, [sp, #4]
 8000c72:	4620      	mov	r0, r4
 8000c74:	f7ff fa6a 	bl	800014c <d_make_comp>
 8000c78:	4605      	mov	r5, r0
 8000c7a:	9001      	str	r0, [sp, #4]
 8000c7c:	e7c9      	b.n	8000c12 <d_type+0x19e>
 8000c7e:	4620      	mov	r0, r4
 8000c80:	f7ff fcda 	bl	8000638 <d_template_param>
 8000c84:	68e6      	ldr	r6, [r4, #12]
 8000c86:	9001      	str	r0, [sp, #4]
 8000c88:	7833      	ldrb	r3, [r6, #0]
 8000c8a:	4605      	mov	r5, r0
 8000c8c:	2b49      	cmp	r3, #73	; 0x49
 8000c8e:	d1c0      	bne.n	8000c12 <d_type+0x19e>
 8000c90:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 82c8 	bne.w	8001228 <d_type+0x7b4>
 8000c98:	2800      	cmp	r0, #0
 8000c9a:	f43f af5f 	beq.w	8000b5c <d_type+0xe8>
 8000c9e:	e9d4 2108 	ldrd	r2, r1, [r4, #32]
 8000ca2:	428a      	cmp	r2, r1
 8000ca4:	f6bf af5a 	bge.w	8000b5c <d_type+0xe8>
 8000ca8:	69e1      	ldr	r1, [r4, #28]
 8000caa:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 8000cae:	3201      	adds	r2, #1
 8000cb0:	6222      	str	r2, [r4, #32]
 8000cb2:	7832      	ldrb	r2, [r6, #0]
 8000cb4:	3a49      	subs	r2, #73	; 0x49
 8000cb6:	2a01      	cmp	r2, #1
 8000cb8:	d805      	bhi.n	8000cc6 <d_type+0x252>
 8000cba:	3601      	adds	r6, #1
 8000cbc:	4620      	mov	r0, r4
 8000cbe:	60e6      	str	r6, [r4, #12]
 8000cc0:	f001 fe66 	bl	8002990 <d_template_args_1>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	462a      	mov	r2, r5
 8000cc8:	e01c      	b.n	8000d04 <d_type+0x290>
 8000cca:	7853      	ldrb	r3, [r2, #1]
 8000ccc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000cd0:	2a09      	cmp	r2, #9
 8000cd2:	d905      	bls.n	8000ce0 <d_type+0x26c>
 8000cd4:	2b5f      	cmp	r3, #95	; 0x5f
 8000cd6:	d003      	beq.n	8000ce0 <d_type+0x26c>
 8000cd8:	3b41      	subs	r3, #65	; 0x41
 8000cda:	2b19      	cmp	r3, #25
 8000cdc:	f200 8297 	bhi.w	800120e <d_type+0x79a>
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	4620      	mov	r0, r4
 8000ce4:	f7ff fd86 	bl	80007f4 <d_substitution>
 8000ce8:	68e3      	ldr	r3, [r4, #12]
 8000cea:	9001      	str	r0, [sp, #4]
 8000cec:	781a      	ldrb	r2, [r3, #0]
 8000cee:	4605      	mov	r5, r0
 8000cf0:	2a49      	cmp	r2, #73	; 0x49
 8000cf2:	f47f af34 	bne.w	8000b5e <d_type+0xea>
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	60e3      	str	r3, [r4, #12]
 8000cfa:	4620      	mov	r0, r4
 8000cfc:	f001 fe48 	bl	8002990 <d_template_args_1>
 8000d00:	462a      	mov	r2, r5
 8000d02:	4603      	mov	r3, r0
 8000d04:	2104      	movs	r1, #4
 8000d06:	4620      	mov	r0, r4
 8000d08:	f7ff fa20 	bl	800014c <d_make_comp>
 8000d0c:	4605      	mov	r5, r0
 8000d0e:	9001      	str	r0, [sp, #4]
 8000d10:	e77f      	b.n	8000c12 <d_type+0x19e>
 8000d12:	4620      	mov	r0, r4
 8000d14:	f000 fbbe 	bl	8001494 <d_function_type>
 8000d18:	4605      	mov	r5, r0
 8000d1a:	9001      	str	r0, [sp, #4]
 8000d1c:	e779      	b.n	8000c12 <d_type+0x19e>
 8000d1e:	1c53      	adds	r3, r2, #1
 8000d20:	60e3      	str	r3, [r4, #12]
 8000d22:	7853      	ldrb	r3, [r2, #1]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	f43f af19 	beq.w	8000b5c <d_type+0xe8>
 8000d2a:	1c93      	adds	r3, r2, #2
 8000d2c:	60e3      	str	r3, [r4, #12]
 8000d2e:	7853      	ldrb	r3, [r2, #1]
 8000d30:	3b46      	subs	r3, #70	; 0x46
 8000d32:	2b30      	cmp	r3, #48	; 0x30
 8000d34:	f63f af12 	bhi.w	8000b5c <d_type+0xe8>
 8000d38:	a101      	add	r1, pc, #4	; (adr r1, 8000d40 <d_type+0x2cc>)
 8000d3a:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000d3e:	bf00      	nop
 8000d40:	08000f49 	.word	0x08000f49
 8000d44:	08000b5d 	.word	0x08000b5d
 8000d48:	08000b5d 	.word	0x08000b5d
 8000d4c:	08000b5d 	.word	0x08000b5d
 8000d50:	08000b5d 	.word	0x08000b5d
 8000d54:	08000b5d 	.word	0x08000b5d
 8000d58:	08000b5d 	.word	0x08000b5d
 8000d5c:	08000b5d 	.word	0x08000b5d
 8000d60:	08000b5d 	.word	0x08000b5d
 8000d64:	08000b5d 	.word	0x08000b5d
 8000d68:	08000b5d 	.word	0x08000b5d
 8000d6c:	08000b5d 	.word	0x08000b5d
 8000d70:	08000b5d 	.word	0x08000b5d
 8000d74:	08000b5d 	.word	0x08000b5d
 8000d78:	08000b2d 	.word	0x08000b2d
 8000d7c:	08000b5d 	.word	0x08000b5d
 8000d80:	08000b5d 	.word	0x08000b5d
 8000d84:	08000b5d 	.word	0x08000b5d
 8000d88:	08000b5d 	.word	0x08000b5d
 8000d8c:	08000b5d 	.word	0x08000b5d
 8000d90:	08000b5d 	.word	0x08000b5d
 8000d94:	08000b5d 	.word	0x08000b5d
 8000d98:	08000b5d 	.word	0x08000b5d
 8000d9c:	08000b5d 	.word	0x08000b5d
 8000da0:	08000b5d 	.word	0x08000b5d
 8000da4:	08000b5d 	.word	0x08000b5d
 8000da8:	08000b5d 	.word	0x08000b5d
 8000dac:	08000fe9 	.word	0x08000fe9
 8000db0:	08000b5d 	.word	0x08000b5d
 8000db4:	08000fbd 	.word	0x08000fbd
 8000db8:	0800109b 	.word	0x0800109b
 8000dbc:	0800106b 	.word	0x0800106b
 8000dc0:	0800103b 	.word	0x0800103b
 8000dc4:	08000b5d 	.word	0x08000b5d
 8000dc8:	0800100b 	.word	0x0800100b
 8000dcc:	080011b9 	.word	0x080011b9
 8000dd0:	08000b5d 	.word	0x08000b5d
 8000dd4:	08000b5d 	.word	0x08000b5d
 8000dd8:	08000b5d 	.word	0x08000b5d
 8000ddc:	08000b5d 	.word	0x08000b5d
 8000de0:	0800118b 	.word	0x0800118b
 8000de4:	08000b5d 	.word	0x08000b5d
 8000de8:	08001173 	.word	0x08001173
 8000dec:	08000b5d 	.word	0x08000b5d
 8000df0:	08000b5d 	.word	0x08000b5d
 8000df4:	08001143 	.word	0x08001143
 8000df8:	08000b2d 	.word	0x08000b2d
 8000dfc:	08001113 	.word	0x08001113
 8000e00:	080010b9 	.word	0x080010b9
 8000e04:	3201      	adds	r2, #1
 8000e06:	60e2      	str	r2, [r4, #12]
 8000e08:	4620      	mov	r0, r4
 8000e0a:	f7ff fe33 	bl	8000a74 <d_type>
 8000e0e:	2300      	movs	r3, #0
 8000e10:	4602      	mov	r2, r0
 8000e12:	2123      	movs	r1, #35	; 0x23
 8000e14:	4620      	mov	r0, r4
 8000e16:	f7ff f999 	bl	800014c <d_make_comp>
 8000e1a:	4605      	mov	r5, r0
 8000e1c:	9001      	str	r0, [sp, #4]
 8000e1e:	e6f8      	b.n	8000c12 <d_type+0x19e>
 8000e20:	3201      	adds	r2, #1
 8000e22:	60e2      	str	r2, [r4, #12]
 8000e24:	4620      	mov	r0, r4
 8000e26:	f7ff fe25 	bl	8000a74 <d_type>
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	2122      	movs	r1, #34	; 0x22
 8000e30:	4620      	mov	r0, r4
 8000e32:	f7ff f98b 	bl	800014c <d_make_comp>
 8000e36:	4605      	mov	r5, r0
 8000e38:	9001      	str	r0, [sp, #4]
 8000e3a:	e6ea      	b.n	8000c12 <d_type+0x19e>
 8000e3c:	3201      	adds	r2, #1
 8000e3e:	60e2      	str	r2, [r4, #12]
 8000e40:	4620      	mov	r0, r4
 8000e42:	f7ff fe17 	bl	8000a74 <d_type>
 8000e46:	2300      	movs	r3, #0
 8000e48:	4602      	mov	r2, r0
 8000e4a:	2124      	movs	r1, #36	; 0x24
 8000e4c:	4620      	mov	r0, r4
 8000e4e:	f7ff f97d 	bl	800014c <d_make_comp>
 8000e52:	4605      	mov	r5, r0
 8000e54:	9001      	str	r0, [sp, #4]
 8000e56:	e6dc      	b.n	8000c12 <d_type+0x19e>
 8000e58:	3201      	adds	r2, #1
 8000e5a:	60e2      	str	r2, [r4, #12]
 8000e5c:	4620      	mov	r0, r4
 8000e5e:	f7ff fe09 	bl	8000a74 <d_type>
 8000e62:	2300      	movs	r3, #0
 8000e64:	4602      	mov	r2, r0
 8000e66:	2126      	movs	r1, #38	; 0x26
 8000e68:	4620      	mov	r0, r4
 8000e6a:	f7ff f96f 	bl	800014c <d_make_comp>
 8000e6e:	4605      	mov	r5, r0
 8000e70:	9001      	str	r0, [sp, #4]
 8000e72:	e6ce      	b.n	8000c12 <d_type+0x19e>
 8000e74:	3201      	adds	r2, #1
 8000e76:	60e2      	str	r2, [r4, #12]
 8000e78:	4620      	mov	r0, r4
 8000e7a:	f7ff fc4b 	bl	8000714 <d_source_name>
 8000e7e:	2300      	movs	r3, #0
 8000e80:	4602      	mov	r2, r0
 8000e82:	2128      	movs	r1, #40	; 0x28
 8000e84:	4620      	mov	r0, r4
 8000e86:	f7ff f961 	bl	800014c <d_make_comp>
 8000e8a:	4605      	mov	r5, r0
 8000e8c:	9001      	str	r0, [sp, #4]
 8000e8e:	e6c0      	b.n	8000c12 <d_type+0x19e>
 8000e90:	0800d1a8 	.word	0x0800d1a8
 8000e94:	1c51      	adds	r1, r2, #1
 8000e96:	60e1      	str	r1, [r4, #12]
 8000e98:	7853      	ldrb	r3, [r2, #1]
 8000e9a:	2b5f      	cmp	r3, #95	; 0x5f
 8000e9c:	f000 819a 	beq.w	80011d4 <d_type+0x760>
 8000ea0:	3b30      	subs	r3, #48	; 0x30
 8000ea2:	2b09      	cmp	r3, #9
 8000ea4:	f200 81a5 	bhi.w	80011f2 <d_type+0x77e>
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	461d      	mov	r5, r3
 8000eac:	3301      	adds	r3, #1
 8000eae:	60e3      	str	r3, [r4, #12]
 8000eb0:	781a      	ldrb	r2, [r3, #0]
 8000eb2:	3a30      	subs	r2, #48	; 0x30
 8000eb4:	2a09      	cmp	r2, #9
 8000eb6:	d9f8      	bls.n	8000eaa <d_type+0x436>
 8000eb8:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 8000ebc:	4282      	cmp	r2, r0
 8000ebe:	eba3 0c01 	sub.w	ip, r3, r1
 8000ec2:	f6bf ae4b 	bge.w	8000b5c <d_type+0xe8>
 8000ec6:	2000      	movs	r0, #0
 8000ec8:	f8d4 e010 	ldr.w	lr, [r4, #16]
 8000ecc:	eb02 0782 	add.w	r7, r2, r2, lsl #2
 8000ed0:	eb0e 0687 	add.w	r6, lr, r7, lsl #2
 8000ed4:	3201      	adds	r2, #1
 8000ed6:	4584      	cmp	ip, r0
 8000ed8:	e9c6 0001 	strd	r0, r0, [r6, #4]
 8000edc:	ea4f 0787 	mov.w	r7, r7, lsl #2
 8000ee0:	6162      	str	r2, [r4, #20]
 8000ee2:	f77f ae3b 	ble.w	8000b5c <d_type+0xe8>
 8000ee6:	e9c6 0001 	strd	r0, r0, [r6, #4]
 8000eea:	f80e 0007 	strb.w	r0, [lr, r7]
 8000eee:	e9c6 1c03 	strd	r1, ip, [r6, #12]
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	786b      	ldrb	r3, [r5, #1]
 8000ef6:	2b5f      	cmp	r3, #95	; 0x5f
 8000ef8:	f47f ae30 	bne.w	8000b5c <d_type+0xe8>
 8000efc:	3101      	adds	r1, #1
 8000efe:	60e1      	str	r1, [r4, #12]
 8000f00:	4620      	mov	r0, r4
 8000f02:	f7ff fdb7 	bl	8000a74 <d_type>
 8000f06:	4632      	mov	r2, r6
 8000f08:	4603      	mov	r3, r0
 8000f0a:	212a      	movs	r1, #42	; 0x2a
 8000f0c:	4620      	mov	r0, r4
 8000f0e:	f7ff f91d 	bl	800014c <d_make_comp>
 8000f12:	4605      	mov	r5, r0
 8000f14:	9001      	str	r0, [sp, #4]
 8000f16:	e67c      	b.n	8000c12 <d_type+0x19e>
 8000f18:	3201      	adds	r2, #1
 8000f1a:	4620      	mov	r0, r4
 8000f1c:	60e2      	str	r2, [r4, #12]
 8000f1e:	f7ff fda9 	bl	8000a74 <d_type>
 8000f22:	4605      	mov	r5, r0
 8000f24:	2800      	cmp	r0, #0
 8000f26:	f43f ae19 	beq.w	8000b5c <d_type+0xe8>
 8000f2a:	4620      	mov	r0, r4
 8000f2c:	f7ff fda2 	bl	8000a74 <d_type>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2800      	cmp	r0, #0
 8000f34:	f43f ae12 	beq.w	8000b5c <d_type+0xe8>
 8000f38:	462a      	mov	r2, r5
 8000f3a:	212b      	movs	r1, #43	; 0x2b
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	f7ff f905 	bl	800014c <d_make_comp>
 8000f42:	4605      	mov	r5, r0
 8000f44:	9001      	str	r0, [sp, #4]
 8000f46:	e664      	b.n	8000c12 <d_type+0x19e>
 8000f48:	e9d4 3105 	ldrd	r3, r1, [r4, #20]
 8000f4c:	428b      	cmp	r3, r1
 8000f4e:	f280 81a3 	bge.w	8001298 <d_type+0x824>
 8000f52:	2600      	movs	r6, #0
 8000f54:	272c      	movs	r7, #44	; 0x2c
 8000f56:	6921      	ldr	r1, [r4, #16]
 8000f58:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8000f5c:	eb01 0580 	add.w	r5, r1, r0, lsl #2
 8000f60:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8000f64:	3301      	adds	r3, #1
 8000f66:	6163      	str	r3, [r4, #20]
 8000f68:	9501      	str	r5, [sp, #4]
 8000f6a:	f801 7020 	strb.w	r7, [r1, r0, lsl #2]
 8000f6e:	7893      	ldrb	r3, [r2, #2]
 8000f70:	3b30      	subs	r3, #48	; 0x30
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	2b09      	cmp	r3, #9
 8000f76:	bf94      	ite	ls
 8000f78:	2301      	movls	r3, #1
 8000f7a:	4633      	movhi	r3, r6
 8000f7c:	822b      	strh	r3, [r5, #16]
 8000f7e:	d803      	bhi.n	8000f88 <d_type+0x514>
 8000f80:	4620      	mov	r0, r4
 8000f82:	f7ff f92d 	bl	80001e0 <d_number>
 8000f86:	9d01      	ldr	r5, [sp, #4]
 8000f88:	4620      	mov	r0, r4
 8000f8a:	f7ff fd73 	bl	8000a74 <d_type>
 8000f8e:	9b01      	ldr	r3, [sp, #4]
 8000f90:	60e8      	str	r0, [r5, #12]
 8000f92:	68db      	ldr	r3, [r3, #12]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	f43f ade1 	beq.w	8000b5c <d_type+0xe8>
 8000f9a:	4620      	mov	r0, r4
 8000f9c:	f7ff f920 	bl	80001e0 <d_number>
 8000fa0:	68e2      	ldr	r2, [r4, #12]
 8000fa2:	7813      	ldrb	r3, [r2, #0]
 8000fa4:	b113      	cbz	r3, 8000fac <d_type+0x538>
 8000fa6:	1c53      	adds	r3, r2, #1
 8000fa8:	60e3      	str	r3, [r4, #12]
 8000faa:	7813      	ldrb	r3, [r2, #0]
 8000fac:	f1a3 0373 	sub.w	r3, r3, #115	; 0x73
 8000fb0:	fab3 f383 	clz	r3, r3
 8000fb4:	9d01      	ldr	r5, [sp, #4]
 8000fb6:	095b      	lsrs	r3, r3, #5
 8000fb8:	826b      	strh	r3, [r5, #18]
 8000fba:	e5d0      	b.n	8000b5e <d_type+0xea>
 8000fbc:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	f6bf adcb 	bge.w	8000b5c <d_type+0xe8>
 8000fc6:	eb03 0583 	add.w	r5, r3, r3, lsl #2
 8000fca:	3301      	adds	r3, #1
 8000fcc:	6163      	str	r3, [r4, #20]
 8000fce:	210e      	movs	r1, #14
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	6922      	ldr	r2, [r4, #16]
 8000fd4:	48b2      	ldr	r0, [pc, #712]	; (80012a0 <d_type+0x82c>)
 8000fd6:	00ae      	lsls	r6, r5, #2
 8000fd8:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8000fdc:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8000fe0:	5593      	strb	r3, [r2, r6]
 8000fe2:	e9c5 0103 	strd	r0, r1, [r5, #12]
 8000fe6:	e5ba      	b.n	8000b5e <d_type+0xea>
 8000fe8:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8000fec:	4293      	cmp	r3, r2
 8000fee:	f6bf adb5 	bge.w	8000b5c <d_type+0xe8>
 8000ff2:	6922      	ldr	r2, [r4, #16]
 8000ff4:	eb03 0583 	add.w	r5, r3, r3, lsl #2
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	00ae      	lsls	r6, r5, #2
 8000ffc:	6163      	str	r3, [r4, #20]
 8000ffe:	2104      	movs	r1, #4
 8001000:	2300      	movs	r3, #0
 8001002:	48a8      	ldr	r0, [pc, #672]	; (80012a4 <d_type+0x830>)
 8001004:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8001008:	e7e8      	b.n	8000fdc <d_type+0x568>
 800100a:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 800100e:	4293      	cmp	r3, r2
 8001010:	f280 813e 	bge.w	8001290 <d_type+0x81c>
 8001014:	2000      	movs	r0, #0
 8001016:	2727      	movs	r7, #39	; 0x27
 8001018:	6922      	ldr	r2, [r4, #16]
 800101a:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800101e:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8001022:	3301      	adds	r3, #1
 8001024:	e9c5 0001 	strd	r0, r0, [r5, #4]
 8001028:	6163      	str	r3, [r4, #20]
 800102a:	f802 7021 	strb.w	r7, [r2, r1, lsl #2]
 800102e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001030:	4e9d      	ldr	r6, [pc, #628]	; (80012a8 <d_type+0x834>)
 8001032:	3304      	adds	r3, #4
 8001034:	60ee      	str	r6, [r5, #12]
 8001036:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001038:	e591      	b.n	8000b5e <d_type+0xea>
 800103a:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 800103e:	4293      	cmp	r3, r2
 8001040:	f280 8126 	bge.w	8001290 <d_type+0x81c>
 8001044:	2000      	movs	r0, #0
 8001046:	2727      	movs	r7, #39	; 0x27
 8001048:	6922      	ldr	r2, [r4, #16]
 800104a:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800104e:	4e97      	ldr	r6, [pc, #604]	; (80012ac <d_type+0x838>)
 8001050:	3301      	adds	r3, #1
 8001052:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8001056:	e9c5 0001 	strd	r0, r0, [r5, #4]
 800105a:	6163      	str	r3, [r4, #20]
 800105c:	f802 7021 	strb.w	r7, [r2, r1, lsl #2]
 8001060:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001062:	60ee      	str	r6, [r5, #12]
 8001064:	3309      	adds	r3, #9
 8001066:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001068:	e579      	b.n	8000b5e <d_type+0xea>
 800106a:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 800106e:	4293      	cmp	r3, r2
 8001070:	f280 810e 	bge.w	8001290 <d_type+0x81c>
 8001074:	2000      	movs	r0, #0
 8001076:	2727      	movs	r7, #39	; 0x27
 8001078:	6922      	ldr	r2, [r4, #16]
 800107a:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800107e:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8001082:	3301      	adds	r3, #1
 8001084:	e9c5 0001 	strd	r0, r0, [r5, #4]
 8001088:	6163      	str	r3, [r4, #20]
 800108a:	f802 7021 	strb.w	r7, [r2, r1, lsl #2]
 800108e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001090:	4e87      	ldr	r6, [pc, #540]	; (80012b0 <d_type+0x83c>)
 8001092:	330a      	adds	r3, #10
 8001094:	60ee      	str	r6, [r5, #12]
 8001096:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001098:	e561      	b.n	8000b5e <d_type+0xea>
 800109a:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 800109e:	4293      	cmp	r3, r2
 80010a0:	f280 80f6 	bge.w	8001290 <d_type+0x81c>
 80010a4:	6922      	ldr	r2, [r4, #16]
 80010a6:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80010aa:	2000      	movs	r0, #0
 80010ac:	2727      	movs	r7, #39	; 0x27
 80010ae:	4e81      	ldr	r6, [pc, #516]	; (80012b4 <d_type+0x840>)
 80010b0:	3301      	adds	r3, #1
 80010b2:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 80010b6:	e7ce      	b.n	8001056 <d_type+0x5e2>
 80010b8:	7893      	ldrb	r3, [r2, #2]
 80010ba:	2b5f      	cmp	r3, #95	; 0x5f
 80010bc:	f000 80da 	beq.w	8001274 <d_type+0x800>
 80010c0:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 80010c4:	4293      	cmp	r3, r2
 80010c6:	f6bf ad49 	bge.w	8000b5c <d_type+0xe8>
 80010ca:	2600      	movs	r6, #0
 80010cc:	2742      	movs	r7, #66	; 0x42
 80010ce:	6922      	ldr	r2, [r4, #16]
 80010d0:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80010d4:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 80010d8:	3301      	adds	r3, #1
 80010da:	e9c5 6601 	strd	r6, r6, [r5, #4]
 80010de:	4620      	mov	r0, r4
 80010e0:	6163      	str	r3, [r4, #20]
 80010e2:	f802 7021 	strb.w	r7, [r2, r1, lsl #2]
 80010e6:	f7ff f87b 	bl	80001e0 <d_number>
 80010ea:	60e8      	str	r0, [r5, #12]
 80010ec:	68e3      	ldr	r3, [r4, #12]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	2a5f      	cmp	r2, #95	; 0x5f
 80010f2:	f47f ad33 	bne.w	8000b5c <d_type+0xe8>
 80010f6:	3301      	adds	r3, #1
 80010f8:	60e3      	str	r3, [r4, #12]
 80010fa:	4620      	mov	r0, r4
 80010fc:	f7ff fcba 	bl	8000a74 <d_type>
 8001100:	462a      	mov	r2, r5
 8001102:	4603      	mov	r3, r0
 8001104:	212d      	movs	r1, #45	; 0x2d
 8001106:	4620      	mov	r0, r4
 8001108:	f7ff f820 	bl	800014c <d_make_comp>
 800110c:	4605      	mov	r5, r0
 800110e:	9001      	str	r0, [sp, #4]
 8001110:	e57f      	b.n	8000c12 <d_type+0x19e>
 8001112:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001116:	4293      	cmp	r3, r2
 8001118:	f280 80ba 	bge.w	8001290 <d_type+0x81c>
 800111c:	2000      	movs	r0, #0
 800111e:	2727      	movs	r7, #39	; 0x27
 8001120:	6922      	ldr	r2, [r4, #16]
 8001122:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8001126:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 800112a:	3301      	adds	r3, #1
 800112c:	e9c5 0001 	strd	r0, r0, [r5, #4]
 8001130:	6163      	str	r3, [r4, #20]
 8001132:	f802 7021 	strb.w	r7, [r2, r1, lsl #2]
 8001136:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001138:	4e5f      	ldr	r6, [pc, #380]	; (80012b8 <d_type+0x844>)
 800113a:	3307      	adds	r3, #7
 800113c:	60ee      	str	r6, [r5, #12]
 800113e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001140:	e50d      	b.n	8000b5e <d_type+0xea>
 8001142:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001146:	4293      	cmp	r3, r2
 8001148:	f280 80a2 	bge.w	8001290 <d_type+0x81c>
 800114c:	2000      	movs	r0, #0
 800114e:	2727      	movs	r7, #39	; 0x27
 8001150:	6922      	ldr	r2, [r4, #16]
 8001152:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8001156:	4e59      	ldr	r6, [pc, #356]	; (80012bc <d_type+0x848>)
 8001158:	3301      	adds	r3, #1
 800115a:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 800115e:	e9c5 0001 	strd	r0, r0, [r5, #4]
 8001162:	6163      	str	r3, [r4, #20]
 8001164:	f802 7021 	strb.w	r7, [r2, r1, lsl #2]
 8001168:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800116a:	60ee      	str	r6, [r5, #12]
 800116c:	3308      	adds	r3, #8
 800116e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001170:	e4f5      	b.n	8000b5e <d_type+0xea>
 8001172:	4620      	mov	r0, r4
 8001174:	f7ff fc7e 	bl	8000a74 <d_type>
 8001178:	2300      	movs	r3, #0
 800117a:	4602      	mov	r2, r0
 800117c:	214b      	movs	r1, #75	; 0x4b
 800117e:	4620      	mov	r0, r4
 8001180:	f7fe ffe4 	bl	800014c <d_make_comp>
 8001184:	4605      	mov	r5, r0
 8001186:	9001      	str	r0, [sp, #4]
 8001188:	e543      	b.n	8000c12 <d_type+0x19e>
 800118a:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 800118e:	4293      	cmp	r3, r2
 8001190:	da7e      	bge.n	8001290 <d_type+0x81c>
 8001192:	2000      	movs	r0, #0
 8001194:	2727      	movs	r7, #39	; 0x27
 8001196:	6922      	ldr	r2, [r4, #16]
 8001198:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800119c:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 80011a0:	3301      	adds	r3, #1
 80011a2:	e9c5 0001 	strd	r0, r0, [r5, #4]
 80011a6:	6163      	str	r3, [r4, #20]
 80011a8:	f802 7021 	strb.w	r7, [r2, r1, lsl #2]
 80011ac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80011ae:	4e44      	ldr	r6, [pc, #272]	; (80012c0 <d_type+0x84c>)
 80011b0:	3311      	adds	r3, #17
 80011b2:	60ee      	str	r6, [r5, #12]
 80011b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80011b6:	e4d2      	b.n	8000b5e <d_type+0xea>
 80011b8:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 80011bc:	4293      	cmp	r3, r2
 80011be:	da67      	bge.n	8001290 <d_type+0x81c>
 80011c0:	6922      	ldr	r2, [r4, #16]
 80011c2:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80011c6:	2000      	movs	r0, #0
 80011c8:	2727      	movs	r7, #39	; 0x27
 80011ca:	4e3e      	ldr	r6, [pc, #248]	; (80012c4 <d_type+0x850>)
 80011cc:	3301      	adds	r3, #1
 80011ce:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 80011d2:	e7c4      	b.n	800115e <d_type+0x6ea>
 80011d4:	2600      	movs	r6, #0
 80011d6:	e691      	b.n	8000efc <d_type+0x488>
 80011d8:	3301      	adds	r3, #1
 80011da:	60e3      	str	r3, [r4, #12]
 80011dc:	4620      	mov	r0, r4
 80011de:	f001 fbd7 	bl	8002990 <d_template_args_1>
 80011e2:	462a      	mov	r2, r5
 80011e4:	4603      	mov	r3, r0
 80011e6:	2104      	movs	r1, #4
 80011e8:	4620      	mov	r0, r4
 80011ea:	f7fe ffaf 	bl	800014c <d_make_comp>
 80011ee:	9001      	str	r0, [sp, #4]
 80011f0:	e539      	b.n	8000c66 <d_type+0x1f2>
 80011f2:	2301      	movs	r3, #1
 80011f4:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80011f6:	4620      	mov	r0, r4
 80011f8:	6323      	str	r3, [r4, #48]	; 0x30
 80011fa:	f001 f897 	bl	800232c <d_expression_1>
 80011fe:	6325      	str	r5, [r4, #48]	; 0x30
 8001200:	4606      	mov	r6, r0
 8001202:	2800      	cmp	r0, #0
 8001204:	f43f acaa 	beq.w	8000b5c <d_type+0xe8>
 8001208:	68e1      	ldr	r1, [r4, #12]
 800120a:	780b      	ldrb	r3, [r1, #0]
 800120c:	e673      	b.n	8000ef6 <d_type+0x482>
 800120e:	4620      	mov	r0, r4
 8001210:	f000 fb0e 	bl	8001830 <d_name>
 8001214:	4605      	mov	r5, r0
 8001216:	9001      	str	r0, [sp, #4]
 8001218:	2800      	cmp	r0, #0
 800121a:	f43f ac9f 	beq.w	8000b5c <d_type+0xe8>
 800121e:	7803      	ldrb	r3, [r0, #0]
 8001220:	2b18      	cmp	r3, #24
 8001222:	f47f acf8 	bne.w	8000c16 <d_type+0x1a2>
 8001226:	e49a      	b.n	8000b5e <d_type+0xea>
 8001228:	1c73      	adds	r3, r6, #1
 800122a:	60e3      	str	r3, [r4, #12]
 800122c:	4620      	mov	r0, r4
 800122e:	f8d4 9014 	ldr.w	r9, [r4, #20]
 8001232:	f8d4 8020 	ldr.w	r8, [r4, #32]
 8001236:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8001238:	f001 fbaa 	bl	8002990 <d_template_args_1>
 800123c:	68e3      	ldr	r3, [r4, #12]
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b49      	cmp	r3, #73	; 0x49
 8001242:	d007      	beq.n	8001254 <d_type+0x7e0>
 8001244:	9d01      	ldr	r5, [sp, #4]
 8001246:	60e6      	str	r6, [r4, #12]
 8001248:	f8c4 9014 	str.w	r9, [r4, #20]
 800124c:	f8c4 8020 	str.w	r8, [r4, #32]
 8001250:	62e7      	str	r7, [r4, #44]	; 0x2c
 8001252:	e4de      	b.n	8000c12 <d_type+0x19e>
 8001254:	9a01      	ldr	r2, [sp, #4]
 8001256:	2a00      	cmp	r2, #0
 8001258:	f43f ac80 	beq.w	8000b5c <d_type+0xe8>
 800125c:	e9d4 1308 	ldrd	r1, r3, [r4, #32]
 8001260:	4299      	cmp	r1, r3
 8001262:	f6bf ac7b 	bge.w	8000b5c <d_type+0xe8>
 8001266:	69e5      	ldr	r5, [r4, #28]
 8001268:	4603      	mov	r3, r0
 800126a:	f845 2021 	str.w	r2, [r5, r1, lsl #2]
 800126e:	3101      	adds	r1, #1
 8001270:	6221      	str	r1, [r4, #32]
 8001272:	e547      	b.n	8000d04 <d_type+0x290>
 8001274:	2301      	movs	r3, #1
 8001276:	3203      	adds	r2, #3
 8001278:	6b25      	ldr	r5, [r4, #48]	; 0x30
 800127a:	4620      	mov	r0, r4
 800127c:	60e2      	str	r2, [r4, #12]
 800127e:	6323      	str	r3, [r4, #48]	; 0x30
 8001280:	f001 f854 	bl	800232c <d_expression_1>
 8001284:	6325      	str	r5, [r4, #48]	; 0x30
 8001286:	4605      	mov	r5, r0
 8001288:	2800      	cmp	r0, #0
 800128a:	f47f af2f 	bne.w	80010ec <d_type+0x678>
 800128e:	e465      	b.n	8000b5c <d_type+0xe8>
 8001290:	2300      	movs	r3, #0
 8001292:	9301      	str	r3, [sp, #4]
 8001294:	68db      	ldr	r3, [r3, #12]
 8001296:	deff      	udf	#255	; 0xff
 8001298:	2300      	movs	r3, #0
 800129a:	701b      	strb	r3, [r3, #0]
 800129c:	deff      	udf	#255	; 0xff
 800129e:	bf00      	nop
 80012a0:	0800db68 	.word	0x0800db68
 80012a4:	0800db60 	.word	0x0800db60
 80012a8:	0800d3ec 	.word	0x0800d3ec
 80012ac:	0800d3b0 	.word	0x0800d3b0
 80012b0:	0800d3d8 	.word	0x0800d3d8
 80012b4:	0800d3c4 	.word	0x0800d3c4
 80012b8:	0800d400 	.word	0x0800d400
 80012bc:	0800d414 	.word	0x0800d414
 80012c0:	0800d43c 	.word	0x0800d43c
 80012c4:	0800d428 	.word	0x0800d428

080012c8 <d_operator_name>:
 80012c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80012ca:	68c3      	ldr	r3, [r0, #12]
 80012cc:	4606      	mov	r6, r0
 80012ce:	781f      	ldrb	r7, [r3, #0]
 80012d0:	bb77      	cbnz	r7, 8001330 <d_operator_name+0x68>
 80012d2:	f04f 0e00 	mov.w	lr, #0
 80012d6:	2145      	movs	r1, #69	; 0x45
 80012d8:	2200      	movs	r2, #0
 80012da:	4d3c      	ldr	r5, [pc, #240]	; (80013cc <d_operator_name+0x104>)
 80012dc:	1a8b      	subs	r3, r1, r2
 80012de:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 80012e2:	eb02 0363 	add.w	r3, r2, r3, asr #1
 80012e6:	0118      	lsls	r0, r3, #4
 80012e8:	582c      	ldr	r4, [r5, r0]
 80012ea:	eb05 1c03 	add.w	ip, r5, r3, lsl #4
 80012ee:	7820      	ldrb	r0, [r4, #0]
 80012f0:	42b8      	cmp	r0, r7
 80012f2:	d006      	beq.n	8001302 <d_operator_name+0x3a>
 80012f4:	bf8c      	ite	hi
 80012f6:	4619      	movhi	r1, r3
 80012f8:	1c5a      	addls	r2, r3, #1
 80012fa:	428a      	cmp	r2, r1
 80012fc:	d1ee      	bne.n	80012dc <d_operator_name+0x14>
 80012fe:	2000      	movs	r0, #0
 8001300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001302:	7860      	ldrb	r0, [r4, #1]
 8001304:	4570      	cmp	r0, lr
 8001306:	d1f5      	bne.n	80012f4 <d_operator_name+0x2c>
 8001308:	e9d6 3205 	ldrd	r3, r2, [r6, #20]
 800130c:	4293      	cmp	r3, r2
 800130e:	daf6      	bge.n	80012fe <d_operator_name+0x36>
 8001310:	2400      	movs	r4, #0
 8001312:	2532      	movs	r5, #50	; 0x32
 8001314:	6932      	ldr	r2, [r6, #16]
 8001316:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800131a:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 800131e:	3301      	adds	r3, #1
 8001320:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8001324:	6173      	str	r3, [r6, #20]
 8001326:	f802 5021 	strb.w	r5, [r2, r1, lsl #2]
 800132a:	f8c0 c00c 	str.w	ip, [r0, #12]
 800132e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001330:	1c5a      	adds	r2, r3, #1
 8001332:	60c2      	str	r2, [r0, #12]
 8001334:	f893 e001 	ldrb.w	lr, [r3, #1]
 8001338:	781f      	ldrb	r7, [r3, #0]
 800133a:	f1be 0f00 	cmp.w	lr, #0
 800133e:	d102      	bne.n	8001346 <d_operator_name+0x7e>
 8001340:	2f76      	cmp	r7, #118	; 0x76
 8001342:	d0c8      	beq.n	80012d6 <d_operator_name+0xe>
 8001344:	e7c5      	b.n	80012d2 <d_operator_name+0xa>
 8001346:	1c9a      	adds	r2, r3, #2
 8001348:	60c2      	str	r2, [r0, #12]
 800134a:	2f76      	cmp	r7, #118	; 0x76
 800134c:	f893 e001 	ldrb.w	lr, [r3, #1]
 8001350:	d11f      	bne.n	8001392 <d_operator_name+0xca>
 8001352:	f1ae 0430 	sub.w	r4, lr, #48	; 0x30
 8001356:	b2e3      	uxtb	r3, r4
 8001358:	2b09      	cmp	r3, #9
 800135a:	d8bc      	bhi.n	80012d6 <d_operator_name+0xe>
 800135c:	f7ff f9da 	bl	8000714 <d_source_name>
 8001360:	e9d6 3105 	ldrd	r3, r1, [r6, #20]
 8001364:	428b      	cmp	r3, r1
 8001366:	4602      	mov	r2, r0
 8001368:	dac9      	bge.n	80012fe <d_operator_name+0x36>
 800136a:	2100      	movs	r1, #0
 800136c:	6935      	ldr	r5, [r6, #16]
 800136e:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8001372:	0087      	lsls	r7, r0, #2
 8001374:	3301      	adds	r3, #1
 8001376:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 800137a:	e9c0 1101 	strd	r1, r1, [r0, #4]
 800137e:	6173      	str	r3, [r6, #20]
 8001380:	2a00      	cmp	r2, #0
 8001382:	d0bc      	beq.n	80012fe <d_operator_name+0x36>
 8001384:	2333      	movs	r3, #51	; 0x33
 8001386:	e9c0 1101 	strd	r1, r1, [r0, #4]
 800138a:	55eb      	strb	r3, [r5, r7]
 800138c:	e9c0 4203 	strd	r4, r2, [r0, #12]
 8001390:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001392:	2f63      	cmp	r7, #99	; 0x63
 8001394:	d19f      	bne.n	80012d6 <d_operator_name+0xe>
 8001396:	f1be 0f76 	cmp.w	lr, #118	; 0x76
 800139a:	d19c      	bne.n	80012d6 <d_operator_name+0xe>
 800139c:	e9d0 340c 	ldrd	r3, r4, [r0, #48]	; 0x30
 80013a0:	fab3 f383 	clz	r3, r3
 80013a4:	095b      	lsrs	r3, r3, #5
 80013a6:	6343      	str	r3, [r0, #52]	; 0x34
 80013a8:	f7ff fb64 	bl	8000a74 <d_type>
 80013ac:	6b73      	ldr	r3, [r6, #52]	; 0x34
 80013ae:	4602      	mov	r2, r0
 80013b0:	b133      	cbz	r3, 80013c0 <d_operator_name+0xf8>
 80013b2:	2300      	movs	r3, #0
 80013b4:	2135      	movs	r1, #53	; 0x35
 80013b6:	4630      	mov	r0, r6
 80013b8:	f7fe fec8 	bl	800014c <d_make_comp>
 80013bc:	6374      	str	r4, [r6, #52]	; 0x34
 80013be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80013c0:	2134      	movs	r1, #52	; 0x34
 80013c2:	4630      	mov	r0, r6
 80013c4:	f7fe fec2 	bl	800014c <d_make_comp>
 80013c8:	e7f8      	b.n	80013bc <d_operator_name+0xf4>
 80013ca:	bf00      	nop
 80013cc:	0800d450 	.word	0x0800d450

080013d0 <d_parmlist>:
 80013d0:	2300      	movs	r3, #0
 80013d2:	b530      	push	{r4, r5, lr}
 80013d4:	68c2      	ldr	r2, [r0, #12]
 80013d6:	b083      	sub	sp, #12
 80013d8:	9301      	str	r3, [sp, #4]
 80013da:	7813      	ldrb	r3, [r2, #0]
 80013dc:	b323      	cbz	r3, 8001428 <d_parmlist+0x58>
 80013de:	4604      	mov	r4, r0
 80013e0:	ad01      	add	r5, sp, #4
 80013e2:	e012      	b.n	800140a <d_parmlist+0x3a>
 80013e4:	2b4f      	cmp	r3, #79	; 0x4f
 80013e6:	d016      	beq.n	8001416 <d_parmlist+0x46>
 80013e8:	4620      	mov	r0, r4
 80013ea:	f7ff fb43 	bl	8000a74 <d_type>
 80013ee:	4602      	mov	r2, r0
 80013f0:	b1d0      	cbz	r0, 8001428 <d_parmlist+0x58>
 80013f2:	2300      	movs	r3, #0
 80013f4:	212e      	movs	r1, #46	; 0x2e
 80013f6:	4620      	mov	r0, r4
 80013f8:	f7fe fea8 	bl	800014c <d_make_comp>
 80013fc:	6028      	str	r0, [r5, #0]
 80013fe:	b198      	cbz	r0, 8001428 <d_parmlist+0x58>
 8001400:	68e2      	ldr	r2, [r4, #12]
 8001402:	f100 0510 	add.w	r5, r0, #16
 8001406:	7813      	ldrb	r3, [r2, #0]
 8001408:	b143      	cbz	r3, 800141c <d_parmlist+0x4c>
 800140a:	2b45      	cmp	r3, #69	; 0x45
 800140c:	d006      	beq.n	800141c <d_parmlist+0x4c>
 800140e:	2b2e      	cmp	r3, #46	; 0x2e
 8001410:	d004      	beq.n	800141c <d_parmlist+0x4c>
 8001412:	2b52      	cmp	r3, #82	; 0x52
 8001414:	d1e6      	bne.n	80013e4 <d_parmlist+0x14>
 8001416:	7853      	ldrb	r3, [r2, #1]
 8001418:	2b45      	cmp	r3, #69	; 0x45
 800141a:	d1e5      	bne.n	80013e8 <d_parmlist+0x18>
 800141c:	9801      	ldr	r0, [sp, #4]
 800141e:	b118      	cbz	r0, 8001428 <d_parmlist+0x58>
 8001420:	6903      	ldr	r3, [r0, #16]
 8001422:	b123      	cbz	r3, 800142e <d_parmlist+0x5e>
 8001424:	b003      	add	sp, #12
 8001426:	bd30      	pop	{r4, r5, pc}
 8001428:	2000      	movs	r0, #0
 800142a:	b003      	add	sp, #12
 800142c:	bd30      	pop	{r4, r5, pc}
 800142e:	68c2      	ldr	r2, [r0, #12]
 8001430:	7811      	ldrb	r1, [r2, #0]
 8001432:	2927      	cmp	r1, #39	; 0x27
 8001434:	d1f6      	bne.n	8001424 <d_parmlist+0x54>
 8001436:	68d2      	ldr	r2, [r2, #12]
 8001438:	7c11      	ldrb	r1, [r2, #16]
 800143a:	2909      	cmp	r1, #9
 800143c:	d1f2      	bne.n	8001424 <d_parmlist+0x54>
 800143e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001440:	6852      	ldr	r2, [r2, #4]
 8001442:	1a89      	subs	r1, r1, r2
 8001444:	62e1      	str	r1, [r4, #44]	; 0x2c
 8001446:	60c3      	str	r3, [r0, #12]
 8001448:	e7ec      	b.n	8001424 <d_parmlist+0x54>
 800144a:	bf00      	nop

0800144c <d_bare_function_type>:
 800144c:	b570      	push	{r4, r5, r6, lr}
 800144e:	68c3      	ldr	r3, [r0, #12]
 8001450:	4605      	mov	r5, r0
 8001452:	781a      	ldrb	r2, [r3, #0]
 8001454:	2a4a      	cmp	r2, #74	; 0x4a
 8001456:	d01a      	beq.n	800148e <d_bare_function_type+0x42>
 8001458:	b181      	cbz	r1, 800147c <d_bare_function_type+0x30>
 800145a:	4628      	mov	r0, r5
 800145c:	f7ff fb0a 	bl	8000a74 <d_type>
 8001460:	4604      	mov	r4, r0
 8001462:	b190      	cbz	r0, 800148a <d_bare_function_type+0x3e>
 8001464:	4628      	mov	r0, r5
 8001466:	f7ff ffb3 	bl	80013d0 <d_parmlist>
 800146a:	4603      	mov	r3, r0
 800146c:	b168      	cbz	r0, 800148a <d_bare_function_type+0x3e>
 800146e:	4622      	mov	r2, r4
 8001470:	4628      	mov	r0, r5
 8001472:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001476:	2129      	movs	r1, #41	; 0x29
 8001478:	f7fe be68 	b.w	800014c <d_make_comp>
 800147c:	4628      	mov	r0, r5
 800147e:	460c      	mov	r4, r1
 8001480:	f7ff ffa6 	bl	80013d0 <d_parmlist>
 8001484:	4603      	mov	r3, r0
 8001486:	2800      	cmp	r0, #0
 8001488:	d1f1      	bne.n	800146e <d_bare_function_type+0x22>
 800148a:	2000      	movs	r0, #0
 800148c:	bd70      	pop	{r4, r5, r6, pc}
 800148e:	3301      	adds	r3, #1
 8001490:	60c3      	str	r3, [r0, #12]
 8001492:	e7e2      	b.n	800145a <d_bare_function_type+0xe>

08001494 <d_function_type>:
 8001494:	b510      	push	{r4, lr}
 8001496:	4604      	mov	r4, r0
 8001498:	6880      	ldr	r0, [r0, #8]
 800149a:	f410 2080 	ands.w	r0, r0, #262144	; 0x40000
 800149e:	d10b      	bne.n	80014b8 <d_function_type+0x24>
 80014a0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80014a2:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80014a6:	d806      	bhi.n	80014b6 <d_function_type+0x22>
 80014a8:	1c51      	adds	r1, r2, #1
 80014aa:	68e3      	ldr	r3, [r4, #12]
 80014ac:	63a1      	str	r1, [r4, #56]	; 0x38
 80014ae:	7819      	ldrb	r1, [r3, #0]
 80014b0:	2946      	cmp	r1, #70	; 0x46
 80014b2:	d007      	beq.n	80014c4 <d_function_type+0x30>
 80014b4:	63a2      	str	r2, [r4, #56]	; 0x38
 80014b6:	bd10      	pop	{r4, pc}
 80014b8:	68e3      	ldr	r3, [r4, #12]
 80014ba:	781a      	ldrb	r2, [r3, #0]
 80014bc:	2a46      	cmp	r2, #70	; 0x46
 80014be:	d001      	beq.n	80014c4 <d_function_type+0x30>
 80014c0:	2000      	movs	r0, #0
 80014c2:	bd10      	pop	{r4, pc}
 80014c4:	1c5a      	adds	r2, r3, #1
 80014c6:	60e2      	str	r2, [r4, #12]
 80014c8:	785a      	ldrb	r2, [r3, #1]
 80014ca:	2101      	movs	r1, #1
 80014cc:	2a59      	cmp	r2, #89	; 0x59
 80014ce:	bf04      	itt	eq
 80014d0:	3302      	addeq	r3, #2
 80014d2:	60e3      	streq	r3, [r4, #12]
 80014d4:	4620      	mov	r0, r4
 80014d6:	f7ff ffb9 	bl	800144c <d_bare_function_type>
 80014da:	4601      	mov	r1, r0
 80014dc:	4620      	mov	r0, r4
 80014de:	f7fe fee1 	bl	80002a4 <d_ref_qualifier>
 80014e2:	68e3      	ldr	r3, [r4, #12]
 80014e4:	781a      	ldrb	r2, [r3, #0]
 80014e6:	2a45      	cmp	r2, #69	; 0x45
 80014e8:	bf04      	itt	eq
 80014ea:	3301      	addeq	r3, #1
 80014ec:	60e3      	streq	r3, [r4, #12]
 80014ee:	68a3      	ldr	r3, [r4, #8]
 80014f0:	bf18      	it	ne
 80014f2:	2000      	movne	r0, #0
 80014f4:	035b      	lsls	r3, r3, #13
 80014f6:	d4de      	bmi.n	80014b6 <d_function_type+0x22>
 80014f8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80014fa:	3a01      	subs	r2, #1
 80014fc:	e7da      	b.n	80014b4 <d_function_type+0x20>
 80014fe:	bf00      	nop

08001500 <d_unqualified_name>:
 8001500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001502:	68c3      	ldr	r3, [r0, #12]
 8001504:	4604      	mov	r4, r0
 8001506:	781a      	ldrb	r2, [r3, #0]
 8001508:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800150c:	2909      	cmp	r1, #9
 800150e:	d961      	bls.n	80015d4 <d_unqualified_name+0xd4>
 8001510:	f1a2 0161 	sub.w	r1, r2, #97	; 0x61
 8001514:	2919      	cmp	r1, #25
 8001516:	d814      	bhi.n	8001542 <d_unqualified_name+0x42>
 8001518:	2a6f      	cmp	r2, #111	; 0x6f
 800151a:	d104      	bne.n	8001526 <d_unqualified_name+0x26>
 800151c:	785a      	ldrb	r2, [r3, #1]
 800151e:	2a6e      	cmp	r2, #110	; 0x6e
 8001520:	bf04      	itt	eq
 8001522:	3302      	addeq	r3, #2
 8001524:	60c3      	streq	r3, [r0, #12]
 8001526:	4620      	mov	r0, r4
 8001528:	f7ff fece 	bl	80012c8 <d_operator_name>
 800152c:	4605      	mov	r5, r0
 800152e:	b110      	cbz	r0, 8001536 <d_unqualified_name+0x36>
 8001530:	7803      	ldrb	r3, [r0, #0]
 8001532:	2b32      	cmp	r3, #50	; 0x32
 8001534:	d069      	beq.n	800160a <d_unqualified_name+0x10a>
 8001536:	68e3      	ldr	r3, [r4, #12]
 8001538:	7819      	ldrb	r1, [r3, #0]
 800153a:	2942      	cmp	r1, #66	; 0x42
 800153c:	d051      	beq.n	80015e2 <d_unqualified_name+0xe2>
 800153e:	4628      	mov	r0, r5
 8001540:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001542:	f1a2 0143 	sub.w	r1, r2, #67	; 0x43
 8001546:	2901      	cmp	r1, #1
 8001548:	f240 808b 	bls.w	8001662 <d_unqualified_name+0x162>
 800154c:	2a4c      	cmp	r2, #76	; 0x4c
 800154e:	d079      	beq.n	8001644 <d_unqualified_name+0x144>
 8001550:	2a55      	cmp	r2, #85	; 0x55
 8001552:	f040 8083 	bne.w	800165c <d_unqualified_name+0x15c>
 8001556:	785a      	ldrb	r2, [r3, #1]
 8001558:	2a6c      	cmp	r2, #108	; 0x6c
 800155a:	f000 80d5 	beq.w	8001708 <d_unqualified_name+0x208>
 800155e:	2a74      	cmp	r2, #116	; 0x74
 8001560:	d17c      	bne.n	800165c <d_unqualified_name+0x15c>
 8001562:	1c5a      	adds	r2, r3, #1
 8001564:	60c2      	str	r2, [r0, #12]
 8001566:	7859      	ldrb	r1, [r3, #1]
 8001568:	2974      	cmp	r1, #116	; 0x74
 800156a:	f040 8098 	bne.w	800169e <d_unqualified_name+0x19e>
 800156e:	1c9a      	adds	r2, r3, #2
 8001570:	60c2      	str	r2, [r0, #12]
 8001572:	789a      	ldrb	r2, [r3, #2]
 8001574:	2a5f      	cmp	r2, #95	; 0x5f
 8001576:	f000 8147 	beq.w	8001808 <d_unqualified_name+0x308>
 800157a:	2a6e      	cmp	r2, #110	; 0x6e
 800157c:	d06e      	beq.n	800165c <d_unqualified_name+0x15c>
 800157e:	f7fe fe2f 	bl	80001e0 <d_number>
 8001582:	1c46      	adds	r6, r0, #1
 8001584:	68e3      	ldr	r3, [r4, #12]
 8001586:	f100 8128 	bmi.w	80017da <d_unqualified_name+0x2da>
 800158a:	7819      	ldrb	r1, [r3, #0]
 800158c:	295f      	cmp	r1, #95	; 0x5f
 800158e:	d177      	bne.n	8001680 <d_unqualified_name+0x180>
 8001590:	3301      	adds	r3, #1
 8001592:	60e3      	str	r3, [r4, #12]
 8001594:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001598:	4293      	cmp	r3, r2
 800159a:	f280 811d 	bge.w	80017d8 <d_unqualified_name+0x2d8>
 800159e:	2100      	movs	r1, #0
 80015a0:	2748      	movs	r7, #72	; 0x48
 80015a2:	6922      	ldr	r2, [r4, #16]
 80015a4:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 80015a8:	eb02 0580 	add.w	r5, r2, r0, lsl #2
 80015ac:	3301      	adds	r3, #1
 80015ae:	e9c5 1101 	strd	r1, r1, [r5, #4]
 80015b2:	6163      	str	r3, [r4, #20]
 80015b4:	f802 7020 	strb.w	r7, [r2, r0, lsl #2]
 80015b8:	6a22      	ldr	r2, [r4, #32]
 80015ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80015bc:	60ee      	str	r6, [r5, #12]
 80015be:	429a      	cmp	r2, r3
 80015c0:	f280 8126 	bge.w	8001810 <d_unqualified_name+0x310>
 80015c4:	69e0      	ldr	r0, [r4, #28]
 80015c6:	68e3      	ldr	r3, [r4, #12]
 80015c8:	1c51      	adds	r1, r2, #1
 80015ca:	f840 5022 	str.w	r5, [r0, r2, lsl #2]
 80015ce:	6221      	str	r1, [r4, #32]
 80015d0:	7819      	ldrb	r1, [r3, #0]
 80015d2:	e7b2      	b.n	800153a <d_unqualified_name+0x3a>
 80015d4:	f7ff f89e 	bl	8000714 <d_source_name>
 80015d8:	68e3      	ldr	r3, [r4, #12]
 80015da:	4605      	mov	r5, r0
 80015dc:	7819      	ldrb	r1, [r3, #0]
 80015de:	2942      	cmp	r1, #66	; 0x42
 80015e0:	d1ad      	bne.n	800153e <d_unqualified_name+0x3e>
 80015e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80015e4:	3301      	adds	r3, #1
 80015e6:	60e3      	str	r3, [r4, #12]
 80015e8:	4620      	mov	r0, r4
 80015ea:	f7ff f893 	bl	8000714 <d_source_name>
 80015ee:	462a      	mov	r2, r5
 80015f0:	4603      	mov	r3, r0
 80015f2:	214c      	movs	r1, #76	; 0x4c
 80015f4:	4620      	mov	r0, r4
 80015f6:	f7fe fda9 	bl	800014c <d_make_comp>
 80015fa:	68e3      	ldr	r3, [r4, #12]
 80015fc:	4605      	mov	r5, r0
 80015fe:	7819      	ldrb	r1, [r3, #0]
 8001600:	2942      	cmp	r1, #66	; 0x42
 8001602:	d0ef      	beq.n	80015e4 <d_unqualified_name+0xe4>
 8001604:	4628      	mov	r0, r5
 8001606:	62a6      	str	r6, [r4, #40]	; 0x28
 8001608:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800160a:	68c2      	ldr	r2, [r0, #12]
 800160c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800160e:	6891      	ldr	r1, [r2, #8]
 8001610:	3307      	adds	r3, #7
 8001612:	6812      	ldr	r2, [r2, #0]
 8001614:	440b      	add	r3, r1
 8001616:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001618:	7813      	ldrb	r3, [r2, #0]
 800161a:	2b6c      	cmp	r3, #108	; 0x6c
 800161c:	d18b      	bne.n	8001536 <d_unqualified_name+0x36>
 800161e:	7853      	ldrb	r3, [r2, #1]
 8001620:	2b69      	cmp	r3, #105	; 0x69
 8001622:	d188      	bne.n	8001536 <d_unqualified_name+0x36>
 8001624:	7893      	ldrb	r3, [r2, #2]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d185      	bne.n	8001536 <d_unqualified_name+0x36>
 800162a:	4620      	mov	r0, r4
 800162c:	f7ff f872 	bl	8000714 <d_source_name>
 8001630:	462a      	mov	r2, r5
 8001632:	4603      	mov	r3, r0
 8001634:	2137      	movs	r1, #55	; 0x37
 8001636:	4620      	mov	r0, r4
 8001638:	f7fe fd88 	bl	800014c <d_make_comp>
 800163c:	68e3      	ldr	r3, [r4, #12]
 800163e:	4605      	mov	r5, r0
 8001640:	7819      	ldrb	r1, [r3, #0]
 8001642:	e77a      	b.n	800153a <d_unqualified_name+0x3a>
 8001644:	3301      	adds	r3, #1
 8001646:	60c3      	str	r3, [r0, #12]
 8001648:	f7ff f864 	bl	8000714 <d_source_name>
 800164c:	4605      	mov	r5, r0
 800164e:	b128      	cbz	r0, 800165c <d_unqualified_name+0x15c>
 8001650:	4620      	mov	r0, r4
 8001652:	f7fe feab 	bl	80003ac <d_discriminator>
 8001656:	2800      	cmp	r0, #0
 8001658:	f47f af6d 	bne.w	8001536 <d_unqualified_name+0x36>
 800165c:	2500      	movs	r5, #0
 800165e:	4628      	mov	r0, r5
 8001660:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001662:	6a86      	ldr	r6, [r0, #40]	; 0x28
 8001664:	b186      	cbz	r6, 8001688 <d_unqualified_name+0x188>
 8001666:	7831      	ldrb	r1, [r6, #0]
 8001668:	b961      	cbnz	r1, 8001684 <d_unqualified_name+0x184>
 800166a:	6931      	ldr	r1, [r6, #16]
 800166c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800166e:	440a      	add	r2, r1
 8001670:	62e2      	str	r2, [r4, #44]	; 0x2c
 8001672:	7819      	ldrb	r1, [r3, #0]
 8001674:	2943      	cmp	r1, #67	; 0x43
 8001676:	460a      	mov	r2, r1
 8001678:	f000 8087 	beq.w	800178a <d_unqualified_name+0x28a>
 800167c:	2944      	cmp	r1, #68	; 0x44
 800167e:	d005      	beq.n	800168c <d_unqualified_name+0x18c>
 8001680:	2500      	movs	r5, #0
 8001682:	e75a      	b.n	800153a <d_unqualified_name+0x3a>
 8001684:	2918      	cmp	r1, #24
 8001686:	d0f0      	beq.n	800166a <d_unqualified_name+0x16a>
 8001688:	2a43      	cmp	r2, #67	; 0x43
 800168a:	d07e      	beq.n	800178a <d_unqualified_name+0x28a>
 800168c:	7859      	ldrb	r1, [r3, #1]
 800168e:	3930      	subs	r1, #48	; 0x30
 8001690:	2905      	cmp	r1, #5
 8001692:	d836      	bhi.n	8001702 <d_unqualified_name+0x202>
 8001694:	e8df f001 	tbb	[pc, r1]
 8001698:	35292c06 	.word	0x35292c06
 800169c:	2f32      	.short	0x2f32
 800169e:	4613      	mov	r3, r2
 80016a0:	2500      	movs	r5, #0
 80016a2:	e74a      	b.n	800153a <d_unqualified_name+0x3a>
 80016a4:	f04f 0e01 	mov.w	lr, #1
 80016a8:	e9d4 2105 	ldrd	r2, r1, [r4, #20]
 80016ac:	f103 0c02 	add.w	ip, r3, #2
 80016b0:	428a      	cmp	r2, r1
 80016b2:	f8c4 c00c 	str.w	ip, [r4, #12]
 80016b6:	f280 80a3 	bge.w	8001800 <d_unqualified_name+0x300>
 80016ba:	2000      	movs	r0, #0
 80016bc:	6927      	ldr	r7, [r4, #16]
 80016be:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80016c2:	eb07 0581 	add.w	r5, r7, r1, lsl #2
 80016c6:	3201      	adds	r2, #1
 80016c8:	e9c5 0001 	strd	r0, r0, [r5, #4]
 80016cc:	0089      	lsls	r1, r1, #2
 80016ce:	6162      	str	r2, [r4, #20]
 80016d0:	2e00      	cmp	r6, #0
 80016d2:	f000 8095 	beq.w	8001800 <d_unqualified_name+0x300>
 80016d6:	2208      	movs	r2, #8
 80016d8:	e9c5 0001 	strd	r0, r0, [r5, #4]
 80016dc:	547a      	strb	r2, [r7, r1]
 80016de:	f885 e00c 	strb.w	lr, [r5, #12]
 80016e2:	612e      	str	r6, [r5, #16]
 80016e4:	7899      	ldrb	r1, [r3, #2]
 80016e6:	4663      	mov	r3, ip
 80016e8:	e727      	b.n	800153a <d_unqualified_name+0x3a>
 80016ea:	f04f 0e03 	mov.w	lr, #3
 80016ee:	e7db      	b.n	80016a8 <d_unqualified_name+0x1a8>
 80016f0:	f04f 0e02 	mov.w	lr, #2
 80016f4:	e7d8      	b.n	80016a8 <d_unqualified_name+0x1a8>
 80016f6:	f04f 0e05 	mov.w	lr, #5
 80016fa:	e7d5      	b.n	80016a8 <d_unqualified_name+0x1a8>
 80016fc:	f04f 0e04 	mov.w	lr, #4
 8001700:	e7d2      	b.n	80016a8 <d_unqualified_name+0x1a8>
 8001702:	4611      	mov	r1, r2
 8001704:	2500      	movs	r5, #0
 8001706:	e718      	b.n	800153a <d_unqualified_name+0x3a>
 8001708:	1c5a      	adds	r2, r3, #1
 800170a:	60c2      	str	r2, [r0, #12]
 800170c:	7859      	ldrb	r1, [r3, #1]
 800170e:	296c      	cmp	r1, #108	; 0x6c
 8001710:	d1c5      	bne.n	800169e <d_unqualified_name+0x19e>
 8001712:	3302      	adds	r3, #2
 8001714:	60c3      	str	r3, [r0, #12]
 8001716:	f7ff fe5b 	bl	80013d0 <d_parmlist>
 800171a:	68e3      	ldr	r3, [r4, #12]
 800171c:	4606      	mov	r6, r0
 800171e:	2800      	cmp	r0, #0
 8001720:	d05b      	beq.n	80017da <d_unqualified_name+0x2da>
 8001722:	7819      	ldrb	r1, [r3, #0]
 8001724:	2945      	cmp	r1, #69	; 0x45
 8001726:	d1ab      	bne.n	8001680 <d_unqualified_name+0x180>
 8001728:	1c5a      	adds	r2, r3, #1
 800172a:	60e2      	str	r2, [r4, #12]
 800172c:	785a      	ldrb	r2, [r3, #1]
 800172e:	2a5f      	cmp	r2, #95	; 0x5f
 8001730:	d076      	beq.n	8001820 <d_unqualified_name+0x320>
 8001732:	2a6e      	cmp	r2, #110	; 0x6e
 8001734:	d092      	beq.n	800165c <d_unqualified_name+0x15c>
 8001736:	4620      	mov	r0, r4
 8001738:	f7fe fd52 	bl	80001e0 <d_number>
 800173c:	3001      	adds	r0, #1
 800173e:	68e3      	ldr	r3, [r4, #12]
 8001740:	d44b      	bmi.n	80017da <d_unqualified_name+0x2da>
 8001742:	7819      	ldrb	r1, [r3, #0]
 8001744:	295f      	cmp	r1, #95	; 0x5f
 8001746:	d19b      	bne.n	8001680 <d_unqualified_name+0x180>
 8001748:	3301      	adds	r3, #1
 800174a:	60e3      	str	r3, [r4, #12]
 800174c:	e9d4 2105 	ldrd	r2, r1, [r4, #20]
 8001750:	428a      	cmp	r2, r1
 8001752:	da42      	bge.n	80017da <d_unqualified_name+0x2da>
 8001754:	2100      	movs	r1, #0
 8001756:	f04f 0e46 	mov.w	lr, #70	; 0x46
 800175a:	6927      	ldr	r7, [r4, #16]
 800175c:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 8001760:	eb07 058c 	add.w	r5, r7, ip, lsl #2
 8001764:	3201      	adds	r2, #1
 8001766:	e9c5 1101 	strd	r1, r1, [r5, #4]
 800176a:	6162      	str	r2, [r4, #20]
 800176c:	f807 e02c 	strb.w	lr, [r7, ip, lsl #2]
 8001770:	e9c5 6003 	strd	r6, r0, [r5, #12]
 8001774:	e9d4 2008 	ldrd	r2, r0, [r4, #32]
 8001778:	4282      	cmp	r2, r0
 800177a:	da2e      	bge.n	80017da <d_unqualified_name+0x2da>
 800177c:	69e1      	ldr	r1, [r4, #28]
 800177e:	f841 5022 	str.w	r5, [r1, r2, lsl #2]
 8001782:	3201      	adds	r2, #1
 8001784:	6222      	str	r2, [r4, #32]
 8001786:	7819      	ldrb	r1, [r3, #0]
 8001788:	e6d7      	b.n	800153a <d_unqualified_name+0x3a>
 800178a:	785a      	ldrb	r2, [r3, #1]
 800178c:	2a49      	cmp	r2, #73	; 0x49
 800178e:	d027      	beq.n	80017e0 <d_unqualified_name+0x2e0>
 8001790:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8001794:	2904      	cmp	r1, #4
 8001796:	f63f af61 	bhi.w	800165c <d_unqualified_name+0x15c>
 800179a:	3a30      	subs	r2, #48	; 0x30
 800179c:	3302      	adds	r3, #2
 800179e:	b2d7      	uxtb	r7, r2
 80017a0:	60e3      	str	r3, [r4, #12]
 80017a2:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 80017a6:	4293      	cmp	r3, r2
 80017a8:	da16      	bge.n	80017d8 <d_unqualified_name+0x2d8>
 80017aa:	2100      	movs	r1, #0
 80017ac:	6922      	ldr	r2, [r4, #16]
 80017ae:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 80017b2:	eb02 0580 	add.w	r5, r2, r0, lsl #2
 80017b6:	3301      	adds	r3, #1
 80017b8:	e9c5 1101 	strd	r1, r1, [r5, #4]
 80017bc:	ea4f 0c80 	mov.w	ip, r0, lsl #2
 80017c0:	6163      	str	r3, [r4, #20]
 80017c2:	b34e      	cbz	r6, 8001818 <d_unqualified_name+0x318>
 80017c4:	2307      	movs	r3, #7
 80017c6:	e9c5 1101 	strd	r1, r1, [r5, #4]
 80017ca:	f802 300c 	strb.w	r3, [r2, ip]
 80017ce:	68e3      	ldr	r3, [r4, #12]
 80017d0:	732f      	strb	r7, [r5, #12]
 80017d2:	612e      	str	r6, [r5, #16]
 80017d4:	7819      	ldrb	r1, [r3, #0]
 80017d6:	e6b0      	b.n	800153a <d_unqualified_name+0x3a>
 80017d8:	68e3      	ldr	r3, [r4, #12]
 80017da:	2500      	movs	r5, #0
 80017dc:	7819      	ldrb	r1, [r3, #0]
 80017de:	e6ac      	b.n	800153a <d_unqualified_name+0x3a>
 80017e0:	1c58      	adds	r0, r3, #1
 80017e2:	60e0      	str	r0, [r4, #12]
 80017e4:	789a      	ldrb	r2, [r3, #2]
 80017e6:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80017ea:	2904      	cmp	r1, #4
 80017ec:	d81c      	bhi.n	8001828 <d_unqualified_name+0x328>
 80017ee:	3303      	adds	r3, #3
 80017f0:	3a30      	subs	r2, #48	; 0x30
 80017f2:	4620      	mov	r0, r4
 80017f4:	60e3      	str	r3, [r4, #12]
 80017f6:	b2d7      	uxtb	r7, r2
 80017f8:	f7ff f93c 	bl	8000a74 <d_type>
 80017fc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80017fe:	e7d0      	b.n	80017a2 <d_unqualified_name+0x2a2>
 8001800:	7899      	ldrb	r1, [r3, #2]
 8001802:	2500      	movs	r5, #0
 8001804:	4663      	mov	r3, ip
 8001806:	e698      	b.n	800153a <d_unqualified_name+0x3a>
 8001808:	3303      	adds	r3, #3
 800180a:	2600      	movs	r6, #0
 800180c:	60c3      	str	r3, [r0, #12]
 800180e:	e6c1      	b.n	8001594 <d_unqualified_name+0x94>
 8001810:	68e3      	ldr	r3, [r4, #12]
 8001812:	460d      	mov	r5, r1
 8001814:	7819      	ldrb	r1, [r3, #0]
 8001816:	e690      	b.n	800153a <d_unqualified_name+0x3a>
 8001818:	68e3      	ldr	r3, [r4, #12]
 800181a:	4635      	mov	r5, r6
 800181c:	7819      	ldrb	r1, [r3, #0]
 800181e:	e68c      	b.n	800153a <d_unqualified_name+0x3a>
 8001820:	3302      	adds	r3, #2
 8001822:	2000      	movs	r0, #0
 8001824:	60e3      	str	r3, [r4, #12]
 8001826:	e791      	b.n	800174c <d_unqualified_name+0x24c>
 8001828:	7859      	ldrb	r1, [r3, #1]
 800182a:	2500      	movs	r5, #0
 800182c:	4603      	mov	r3, r0
 800182e:	e684      	b.n	800153a <d_unqualified_name+0x3a>

08001830 <d_name>:
 8001830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001834:	68c2      	ldr	r2, [r0, #12]
 8001836:	4604      	mov	r4, r0
 8001838:	7813      	ldrb	r3, [r2, #0]
 800183a:	b084      	sub	sp, #16
 800183c:	3b4e      	subs	r3, #78	; 0x4e
 800183e:	2b0c      	cmp	r3, #12
 8001840:	d808      	bhi.n	8001854 <d_name+0x24>
 8001842:	e8df f003 	tbb	[pc, r3]
 8001846:	0731      	.short	0x0731
 8001848:	17070707 	.word	0x17070707
 800184c:	07071307 	.word	0x07071307
 8001850:	0707      	.short	0x0707
 8001852:	86          	.byte	0x86
 8001853:	00          	.byte	0x00
 8001854:	f7ff fe54 	bl	8001500 <d_unqualified_name>
 8001858:	68e3      	ldr	r3, [r4, #12]
 800185a:	4605      	mov	r5, r0
 800185c:	781a      	ldrb	r2, [r3, #0]
 800185e:	2a49      	cmp	r2, #73	; 0x49
 8001860:	f000 80cb 	beq.w	80019fa <d_name+0x1ca>
 8001864:	4628      	mov	r0, r5
 8001866:	b004      	add	sp, #16
 8001868:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800186c:	b004      	add	sp, #16
 800186e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001872:	e645      	b.n	8001500 <d_unqualified_name>
 8001874:	7853      	ldrb	r3, [r2, #1]
 8001876:	2b74      	cmp	r3, #116	; 0x74
 8001878:	f000 80d1 	beq.w	8001a1e <d_name+0x1ee>
 800187c:	2100      	movs	r1, #0
 800187e:	f7fe ffb9 	bl	80007f4 <d_substitution>
 8001882:	68e3      	ldr	r3, [r4, #12]
 8001884:	4605      	mov	r5, r0
 8001886:	781a      	ldrb	r2, [r3, #0]
 8001888:	2a49      	cmp	r2, #73	; 0x49
 800188a:	d1eb      	bne.n	8001864 <d_name+0x34>
 800188c:	3301      	adds	r3, #1
 800188e:	60e3      	str	r3, [r4, #12]
 8001890:	4620      	mov	r0, r4
 8001892:	f001 f87d 	bl	8002990 <d_template_args_1>
 8001896:	4603      	mov	r3, r0
 8001898:	462a      	mov	r2, r5
 800189a:	2104      	movs	r1, #4
 800189c:	4620      	mov	r0, r4
 800189e:	b004      	add	sp, #16
 80018a0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80018a4:	f7fe bc52 	b.w	800014c <d_make_comp>
 80018a8:	1c53      	adds	r3, r2, #1
 80018aa:	60c3      	str	r3, [r0, #12]
 80018ac:	2201      	movs	r2, #1
 80018ae:	a903      	add	r1, sp, #12
 80018b0:	f000 ff98 	bl	80027e4 <d_cv_qualifiers>
 80018b4:	4607      	mov	r7, r0
 80018b6:	2800      	cmp	r0, #0
 80018b8:	f000 80e9 	beq.w	8001a8e <d_name+0x25e>
 80018bc:	2100      	movs	r1, #0
 80018be:	4620      	mov	r0, r4
 80018c0:	f7fe fcf0 	bl	80002a4 <d_ref_qualifier>
 80018c4:	68e2      	ldr	r2, [r4, #12]
 80018c6:	4680      	mov	r8, r0
 80018c8:	7816      	ldrb	r6, [r2, #0]
 80018ca:	b336      	cbz	r6, 800191a <d_name+0xea>
 80018cc:	f04f 0a00 	mov.w	sl, #0
 80018d0:	f8df 92b8 	ldr.w	r9, [pc, #696]	; 8001b8c <d_name+0x35c>
 80018d4:	2e44      	cmp	r6, #68	; 0x44
 80018d6:	f000 80df 	beq.w	8001a98 <d_name+0x268>
 80018da:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	2b1c      	cmp	r3, #28
 80018e2:	f240 811d 	bls.w	8001b20 <d_name+0x2f0>
 80018e6:	f1a6 0361 	sub.w	r3, r6, #97	; 0x61
 80018ea:	2b19      	cmp	r3, #25
 80018ec:	f200 811a 	bhi.w	8001b24 <d_name+0x2f4>
 80018f0:	4620      	mov	r0, r4
 80018f2:	f7ff fe05 	bl	8001500 <d_unqualified_name>
 80018f6:	4605      	mov	r5, r0
 80018f8:	f1ba 0f00 	cmp.w	sl, #0
 80018fc:	d006      	beq.n	800190c <d_name+0xdc>
 80018fe:	2101      	movs	r1, #1
 8001900:	462b      	mov	r3, r5
 8001902:	4652      	mov	r2, sl
 8001904:	4620      	mov	r0, r4
 8001906:	f7fe fc21 	bl	800014c <d_make_comp>
 800190a:	4605      	mov	r5, r0
 800190c:	2e53      	cmp	r6, #83	; 0x53
 800190e:	d10e      	bne.n	800192e <d_name+0xfe>
 8001910:	46aa      	mov	sl, r5
 8001912:	68e2      	ldr	r2, [r4, #12]
 8001914:	7816      	ldrb	r6, [r2, #0]
 8001916:	2e00      	cmp	r6, #0
 8001918:	d1dc      	bne.n	80018d4 <d_name+0xa4>
 800191a:	2300      	movs	r3, #0
 800191c:	461d      	mov	r5, r3
 800191e:	603b      	str	r3, [r7, #0]
 8001920:	e7a0      	b.n	8001864 <d_name+0x34>
 8001922:	f7ff f8a7 	bl	8000a74 <d_type>
 8001926:	4605      	mov	r5, r0
 8001928:	f1ba 0f00 	cmp.w	sl, #0
 800192c:	d1e7      	bne.n	80018fe <d_name+0xce>
 800192e:	68e2      	ldr	r2, [r4, #12]
 8001930:	7816      	ldrb	r6, [r2, #0]
 8001932:	2e45      	cmp	r6, #69	; 0x45
 8001934:	f000 80bf 	beq.w	8001ab6 <d_name+0x286>
 8001938:	2d00      	cmp	r5, #0
 800193a:	d0ee      	beq.n	800191a <d_name+0xea>
 800193c:	e9d4 3108 	ldrd	r3, r1, [r4, #32]
 8001940:	428b      	cmp	r3, r1
 8001942:	daea      	bge.n	800191a <d_name+0xea>
 8001944:	69e1      	ldr	r1, [r4, #28]
 8001946:	46aa      	mov	sl, r5
 8001948:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
 800194c:	3301      	adds	r3, #1
 800194e:	6223      	str	r3, [r4, #32]
 8001950:	e7e0      	b.n	8001914 <d_name+0xe4>
 8001952:	1c53      	adds	r3, r2, #1
 8001954:	60c3      	str	r3, [r0, #12]
 8001956:	7853      	ldrb	r3, [r2, #1]
 8001958:	2b47      	cmp	r3, #71	; 0x47
 800195a:	d002      	beq.n	8001962 <d_name+0x132>
 800195c:	2b54      	cmp	r3, #84	; 0x54
 800195e:	f040 80b8 	bne.w	8001ad2 <d_name+0x2a2>
 8001962:	4620      	mov	r0, r4
 8001964:	f000 f9d2 	bl	8001d0c <d_special_name>
 8001968:	4605      	mov	r5, r0
 800196a:	2d00      	cmp	r5, #0
 800196c:	f000 808f 	beq.w	8001a8e <d_name+0x25e>
 8001970:	68e3      	ldr	r3, [r4, #12]
 8001972:	781a      	ldrb	r2, [r3, #0]
 8001974:	2a45      	cmp	r2, #69	; 0x45
 8001976:	f040 808a 	bne.w	8001a8e <d_name+0x25e>
 800197a:	1c5a      	adds	r2, r3, #1
 800197c:	60e2      	str	r2, [r4, #12]
 800197e:	785a      	ldrb	r2, [r3, #1]
 8001980:	2a73      	cmp	r2, #115	; 0x73
 8001982:	f000 8107 	beq.w	8001b94 <d_name+0x364>
 8001986:	2a64      	cmp	r2, #100	; 0x64
 8001988:	f000 80a8 	beq.w	8001adc <d_name+0x2ac>
 800198c:	4620      	mov	r0, r4
 800198e:	f7ff ff4f 	bl	8001830 <d_name>
 8001992:	4603      	mov	r3, r0
 8001994:	b328      	cbz	r0, 80019e2 <d_name+0x1b2>
 8001996:	7802      	ldrb	r2, [r0, #0]
 8001998:	2a46      	cmp	r2, #70	; 0x46
 800199a:	d022      	beq.n	80019e2 <d_name+0x1b2>
 800199c:	2a48      	cmp	r2, #72	; 0x48
 800199e:	d020      	beq.n	80019e2 <d_name+0x1b2>
 80019a0:	f04f 36ff 	mov.w	r6, #4294967295
 80019a4:	4620      	mov	r0, r4
 80019a6:	9301      	str	r3, [sp, #4]
 80019a8:	f7fe fd00 	bl	80003ac <d_discriminator>
 80019ac:	9b01      	ldr	r3, [sp, #4]
 80019ae:	2800      	cmp	r0, #0
 80019b0:	d06d      	beq.n	8001a8e <d_name+0x25e>
 80019b2:	1c72      	adds	r2, r6, #1
 80019b4:	d015      	beq.n	80019e2 <d_name+0x1b2>
 80019b6:	469c      	mov	ip, r3
 80019b8:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 80019bc:	429a      	cmp	r2, r3
 80019be:	f280 8118 	bge.w	8001bf2 <d_name+0x3c2>
 80019c2:	2700      	movs	r7, #0
 80019c4:	f04f 0e47 	mov.w	lr, #71	; 0x47
 80019c8:	6921      	ldr	r1, [r4, #16]
 80019ca:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 80019ce:	eb01 0380 	add.w	r3, r1, r0, lsl #2
 80019d2:	3201      	adds	r2, #1
 80019d4:	e9c3 7701 	strd	r7, r7, [r3, #4]
 80019d8:	6162      	str	r2, [r4, #20]
 80019da:	f801 e020 	strb.w	lr, [r1, r0, lsl #2]
 80019de:	e9c3 c603 	strd	ip, r6, [r3, #12]
 80019e2:	782a      	ldrb	r2, [r5, #0]
 80019e4:	2a03      	cmp	r2, #3
 80019e6:	d105      	bne.n	80019f4 <d_name+0x1c4>
 80019e8:	692a      	ldr	r2, [r5, #16]
 80019ea:	7811      	ldrb	r1, [r2, #0]
 80019ec:	2929      	cmp	r1, #41	; 0x29
 80019ee:	bf04      	itt	eq
 80019f0:	2100      	moveq	r1, #0
 80019f2:	60d1      	streq	r1, [r2, #12]
 80019f4:	462a      	mov	r2, r5
 80019f6:	2102      	movs	r1, #2
 80019f8:	e750      	b.n	800189c <d_name+0x6c>
 80019fa:	2800      	cmp	r0, #0
 80019fc:	d047      	beq.n	8001a8e <d_name+0x25e>
 80019fe:	e9d4 2108 	ldrd	r2, r1, [r4, #32]
 8001a02:	428a      	cmp	r2, r1
 8001a04:	da43      	bge.n	8001a8e <d_name+0x25e>
 8001a06:	69e1      	ldr	r1, [r4, #28]
 8001a08:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 8001a0c:	3201      	adds	r2, #1
 8001a0e:	6222      	str	r2, [r4, #32]
 8001a10:	781a      	ldrb	r2, [r3, #0]
 8001a12:	3a49      	subs	r2, #73	; 0x49
 8001a14:	2a01      	cmp	r2, #1
 8001a16:	f67f af39 	bls.w	800188c <d_name+0x5c>
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	e73c      	b.n	8001898 <d_name+0x68>
 8001a1e:	3202      	adds	r2, #2
 8001a20:	e9d0 3105 	ldrd	r3, r1, [r0, #20]
 8001a24:	428b      	cmp	r3, r1
 8001a26:	60c2      	str	r2, [r0, #12]
 8001a28:	f280 80d1 	bge.w	8001bce <d_name+0x39e>
 8001a2c:	eb03 0583 	add.w	r5, r3, r3, lsl #2
 8001a30:	3301      	adds	r3, #1
 8001a32:	6143      	str	r3, [r0, #20]
 8001a34:	2103      	movs	r1, #3
 8001a36:	2300      	movs	r3, #0
 8001a38:	6902      	ldr	r2, [r0, #16]
 8001a3a:	4855      	ldr	r0, [pc, #340]	; (8001b90 <d_name+0x360>)
 8001a3c:	00ae      	lsls	r6, r5, #2
 8001a3e:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8001a42:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8001a46:	5593      	strb	r3, [r2, r6]
 8001a48:	e9c5 0103 	strd	r0, r1, [r5, #12]
 8001a4c:	4620      	mov	r0, r4
 8001a4e:	f7ff fd57 	bl	8001500 <d_unqualified_name>
 8001a52:	462a      	mov	r2, r5
 8001a54:	4603      	mov	r3, r0
 8001a56:	2101      	movs	r1, #1
 8001a58:	4620      	mov	r0, r4
 8001a5a:	f7fe fb77 	bl	800014c <d_make_comp>
 8001a5e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001a60:	68e3      	ldr	r3, [r4, #12]
 8001a62:	3203      	adds	r2, #3
 8001a64:	62e2      	str	r2, [r4, #44]	; 0x2c
 8001a66:	781a      	ldrb	r2, [r3, #0]
 8001a68:	4605      	mov	r5, r0
 8001a6a:	2a49      	cmp	r2, #73	; 0x49
 8001a6c:	f47f aefa 	bne.w	8001864 <d_name+0x34>
 8001a70:	b168      	cbz	r0, 8001a8e <d_name+0x25e>
 8001a72:	e9d4 2108 	ldrd	r2, r1, [r4, #32]
 8001a76:	428a      	cmp	r2, r1
 8001a78:	da09      	bge.n	8001a8e <d_name+0x25e>
 8001a7a:	69e1      	ldr	r1, [r4, #28]
 8001a7c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 8001a80:	3201      	adds	r2, #1
 8001a82:	6222      	str	r2, [r4, #32]
 8001a84:	781a      	ldrb	r2, [r3, #0]
 8001a86:	3a49      	subs	r2, #73	; 0x49
 8001a88:	2a01      	cmp	r2, #1
 8001a8a:	d8c6      	bhi.n	8001a1a <d_name+0x1ea>
 8001a8c:	e6fe      	b.n	800188c <d_name+0x5c>
 8001a8e:	2500      	movs	r5, #0
 8001a90:	4628      	mov	r0, r5
 8001a92:	b004      	add	sp, #16
 8001a94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001a98:	7853      	ldrb	r3, [r2, #1]
 8001a9a:	4620      	mov	r0, r4
 8001a9c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8001aa0:	2b54      	cmp	r3, #84	; 0x54
 8001aa2:	f43f af3e 	beq.w	8001922 <d_name+0xf2>
 8001aa6:	f7ff fd2b 	bl	8001500 <d_unqualified_name>
 8001aaa:	4605      	mov	r5, r0
 8001aac:	f1ba 0f00 	cmp.w	sl, #0
 8001ab0:	f47f af25 	bne.w	80018fe <d_name+0xce>
 8001ab4:	e73b      	b.n	800192e <d_name+0xfe>
 8001ab6:	2315      	movs	r3, #21
 8001ab8:	fa29 f303 	lsr.w	r3, r9, r3
 8001abc:	07d9      	lsls	r1, r3, #31
 8001abe:	d540      	bpl.n	8001b42 <d_name+0x312>
 8001ac0:	4620      	mov	r0, r4
 8001ac2:	f7ff fd1d 	bl	8001500 <d_unqualified_name>
 8001ac6:	b115      	cbz	r5, 8001ace <d_name+0x29e>
 8001ac8:	46aa      	mov	sl, r5
 8001aca:	4605      	mov	r5, r0
 8001acc:	e717      	b.n	80018fe <d_name+0xce>
 8001ace:	4605      	mov	r5, r0
 8001ad0:	e72d      	b.n	800192e <d_name+0xfe>
 8001ad2:	2100      	movs	r1, #0
 8001ad4:	f000 f89c 	bl	8001c10 <d_encoding.part.0>
 8001ad8:	4605      	mov	r5, r0
 8001ada:	e746      	b.n	800196a <d_name+0x13a>
 8001adc:	1c9a      	adds	r2, r3, #2
 8001ade:	60e2      	str	r2, [r4, #12]
 8001ae0:	789a      	ldrb	r2, [r3, #2]
 8001ae2:	2a5f      	cmp	r2, #95	; 0x5f
 8001ae4:	f000 8081 	beq.w	8001bea <d_name+0x3ba>
 8001ae8:	2a6e      	cmp	r2, #110	; 0x6e
 8001aea:	d0d0      	beq.n	8001a8e <d_name+0x25e>
 8001aec:	4620      	mov	r0, r4
 8001aee:	f7fe fb77 	bl	80001e0 <d_number>
 8001af2:	1c46      	adds	r6, r0, #1
 8001af4:	d4cb      	bmi.n	8001a8e <d_name+0x25e>
 8001af6:	68e3      	ldr	r3, [r4, #12]
 8001af8:	781a      	ldrb	r2, [r3, #0]
 8001afa:	2a5f      	cmp	r2, #95	; 0x5f
 8001afc:	d1c7      	bne.n	8001a8e <d_name+0x25e>
 8001afe:	3301      	adds	r3, #1
 8001b00:	60e3      	str	r3, [r4, #12]
 8001b02:	4620      	mov	r0, r4
 8001b04:	f7ff fe94 	bl	8001830 <d_name>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2800      	cmp	r0, #0
 8001b0c:	f43f af53 	beq.w	80019b6 <d_name+0x186>
 8001b10:	781a      	ldrb	r2, [r3, #0]
 8001b12:	2a46      	cmp	r2, #70	; 0x46
 8001b14:	f43f af4f 	beq.w	80019b6 <d_name+0x186>
 8001b18:	2a48      	cmp	r2, #72	; 0x48
 8001b1a:	f43f af4c 	beq.w	80019b6 <d_name+0x186>
 8001b1e:	e741      	b.n	80019a4 <d_name+0x174>
 8001b20:	4655      	mov	r5, sl
 8001b22:	e7c9      	b.n	8001ab8 <d_name+0x288>
 8001b24:	2e55      	cmp	r6, #85	; 0x55
 8001b26:	d02f      	beq.n	8001b88 <d_name+0x358>
 8001b28:	2e53      	cmp	r6, #83	; 0x53
 8001b2a:	d109      	bne.n	8001b40 <d_name+0x310>
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	4620      	mov	r0, r4
 8001b30:	f7fe fe60 	bl	80007f4 <d_substitution>
 8001b34:	4605      	mov	r5, r0
 8001b36:	f1ba 0f00 	cmp.w	sl, #0
 8001b3a:	f47f aee0 	bne.w	80018fe <d_name+0xce>
 8001b3e:	e6e7      	b.n	8001910 <d_name+0xe0>
 8001b40:	4655      	mov	r5, sl
 8001b42:	2e49      	cmp	r6, #73	; 0x49
 8001b44:	d045      	beq.n	8001bd2 <d_name+0x3a2>
 8001b46:	2e54      	cmp	r6, #84	; 0x54
 8001b48:	d055      	beq.n	8001bf6 <d_name+0x3c6>
 8001b4a:	2e45      	cmp	r6, #69	; 0x45
 8001b4c:	d009      	beq.n	8001b62 <d_name+0x332>
 8001b4e:	2e4d      	cmp	r6, #77	; 0x4d
 8001b50:	f47f aee3 	bne.w	800191a <d_name+0xea>
 8001b54:	2d00      	cmp	r5, #0
 8001b56:	f43f aee0 	beq.w	800191a <d_name+0xea>
 8001b5a:	3201      	adds	r2, #1
 8001b5c:	46aa      	mov	sl, r5
 8001b5e:	60e2      	str	r2, [r4, #12]
 8001b60:	e6d8      	b.n	8001914 <d_name+0xe4>
 8001b62:	603d      	str	r5, [r7, #0]
 8001b64:	2d00      	cmp	r5, #0
 8001b66:	d092      	beq.n	8001a8e <d_name+0x25e>
 8001b68:	f1b8 0f00 	cmp.w	r8, #0
 8001b6c:	d004      	beq.n	8001b78 <d_name+0x348>
 8001b6e:	9b03      	ldr	r3, [sp, #12]
 8001b70:	f8cd 800c 	str.w	r8, [sp, #12]
 8001b74:	f8c8 300c 	str.w	r3, [r8, #12]
 8001b78:	68e3      	ldr	r3, [r4, #12]
 8001b7a:	781a      	ldrb	r2, [r3, #0]
 8001b7c:	2a45      	cmp	r2, #69	; 0x45
 8001b7e:	d186      	bne.n	8001a8e <d_name+0x25e>
 8001b80:	3301      	adds	r3, #1
 8001b82:	9d03      	ldr	r5, [sp, #12]
 8001b84:	60e3      	str	r3, [r4, #12]
 8001b86:	e66d      	b.n	8001864 <d_name+0x34>
 8001b88:	4655      	mov	r5, sl
 8001b8a:	e799      	b.n	8001ac0 <d_name+0x290>
 8001b8c:	100803ff 	.word	0x100803ff
 8001b90:	0800db88 	.word	0x0800db88
 8001b94:	3302      	adds	r3, #2
 8001b96:	4620      	mov	r0, r4
 8001b98:	60e3      	str	r3, [r4, #12]
 8001b9a:	f7fe fc07 	bl	80003ac <d_discriminator>
 8001b9e:	2800      	cmp	r0, #0
 8001ba0:	f43f af75 	beq.w	8001a8e <d_name+0x25e>
 8001ba4:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	da22      	bge.n	8001bf2 <d_name+0x3c2>
 8001bac:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 8001bb0:	3201      	adds	r2, #1
 8001bb2:	6162      	str	r2, [r4, #20]
 8001bb4:	200e      	movs	r0, #14
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	6921      	ldr	r1, [r4, #16]
 8001bba:	4e14      	ldr	r6, [pc, #80]	; (8001c0c <d_name+0x3dc>)
 8001bbc:	009f      	lsls	r7, r3, #2
 8001bbe:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8001bc2:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8001bc6:	55ca      	strb	r2, [r1, r7]
 8001bc8:	e9c3 6003 	strd	r6, r0, [r3, #12]
 8001bcc:	e709      	b.n	80019e2 <d_name+0x1b2>
 8001bce:	2500      	movs	r5, #0
 8001bd0:	e73c      	b.n	8001a4c <d_name+0x21c>
 8001bd2:	2d00      	cmp	r5, #0
 8001bd4:	f43f aea1 	beq.w	800191a <d_name+0xea>
 8001bd8:	3201      	adds	r2, #1
 8001bda:	4620      	mov	r0, r4
 8001bdc:	60e2      	str	r2, [r4, #12]
 8001bde:	f000 fed7 	bl	8002990 <d_template_args_1>
 8001be2:	46aa      	mov	sl, r5
 8001be4:	2104      	movs	r1, #4
 8001be6:	4605      	mov	r5, r0
 8001be8:	e68a      	b.n	8001900 <d_name+0xd0>
 8001bea:	3303      	adds	r3, #3
 8001bec:	2600      	movs	r6, #0
 8001bee:	60e3      	str	r3, [r4, #12]
 8001bf0:	e787      	b.n	8001b02 <d_name+0x2d2>
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	e6f5      	b.n	80019e2 <d_name+0x1b2>
 8001bf6:	4620      	mov	r0, r4
 8001bf8:	46aa      	mov	sl, r5
 8001bfa:	f7fe fd1d 	bl	8000638 <d_template_param>
 8001bfe:	4605      	mov	r5, r0
 8001c00:	f1ba 0f00 	cmp.w	sl, #0
 8001c04:	f47f ae7b 	bne.w	80018fe <d_name+0xce>
 8001c08:	e691      	b.n	800192e <d_name+0xfe>
 8001c0a:	bf00      	nop
 8001c0c:	0800db78 	.word	0x0800db78

08001c10 <d_encoding.part.0>:
 8001c10:	b570      	push	{r4, r5, r6, lr}
 8001c12:	4605      	mov	r5, r0
 8001c14:	460e      	mov	r6, r1
 8001c16:	f7ff fe0b 	bl	8001830 <d_name>
 8001c1a:	2800      	cmp	r0, #0
 8001c1c:	d049      	beq.n	8001cb2 <d_encoding.part.0+0xa2>
 8001c1e:	4604      	mov	r4, r0
 8001c20:	b1ee      	cbz	r6, 8001c5e <d_encoding.part.0+0x4e>
 8001c22:	68ab      	ldr	r3, [r5, #8]
 8001c24:	07db      	lsls	r3, r3, #31
 8001c26:	d41a      	bmi.n	8001c5e <d_encoding.part.0+0x4e>
 8001c28:	7823      	ldrb	r3, [r4, #0]
 8001c2a:	2b4d      	cmp	r3, #77	; 0x4d
 8001c2c:	f1a3 011c 	sub.w	r1, r3, #28
 8001c30:	f1a3 024f 	sub.w	r2, r3, #79	; 0x4f
 8001c34:	d035      	beq.n	8001ca2 <d_encoding.part.0+0x92>
 8001c36:	d832      	bhi.n	8001c9e <d_encoding.part.0+0x8e>
 8001c38:	2904      	cmp	r1, #4
 8001c3a:	d932      	bls.n	8001ca2 <d_encoding.part.0+0x92>
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d10c      	bne.n	8001c5a <d_encoding.part.0+0x4a>
 8001c40:	6923      	ldr	r3, [r4, #16]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d035      	beq.n	8001cb2 <d_encoding.part.0+0xa2>
 8001c46:	781a      	ldrb	r2, [r3, #0]
 8001c48:	2a4d      	cmp	r2, #77	; 0x4d
 8001c4a:	f1a2 001c 	sub.w	r0, r2, #28
 8001c4e:	f1a2 014f 	sub.w	r1, r2, #79	; 0x4f
 8001c52:	d02a      	beq.n	8001caa <d_encoding.part.0+0x9a>
 8001c54:	d827      	bhi.n	8001ca6 <d_encoding.part.0+0x96>
 8001c56:	2804      	cmp	r0, #4
 8001c58:	d927      	bls.n	8001caa <d_encoding.part.0+0x9a>
 8001c5a:	4620      	mov	r0, r4
 8001c5c:	bd70      	pop	{r4, r5, r6, pc}
 8001c5e:	68eb      	ldr	r3, [r5, #12]
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d0f9      	beq.n	8001c5a <d_encoding.part.0+0x4a>
 8001c66:	2b45      	cmp	r3, #69	; 0x45
 8001c68:	d0f7      	beq.n	8001c5a <d_encoding.part.0+0x4a>
 8001c6a:	4621      	mov	r1, r4
 8001c6c:	780b      	ldrb	r3, [r1, #0]
 8001c6e:	2b04      	cmp	r3, #4
 8001c70:	d032      	beq.n	8001cd8 <d_encoding.part.0+0xc8>
 8001c72:	d826      	bhi.n	8001cc2 <d_encoding.part.0+0xb2>
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d122      	bne.n	8001cbe <d_encoding.part.0+0xae>
 8001c78:	6909      	ldr	r1, [r1, #16]
 8001c7a:	2900      	cmp	r1, #0
 8001c7c:	d1f6      	bne.n	8001c6c <d_encoding.part.0+0x5c>
 8001c7e:	4628      	mov	r0, r5
 8001c80:	f7ff fbe4 	bl	800144c <d_bare_function_type>
 8001c84:	4603      	mov	r3, r0
 8001c86:	b1a0      	cbz	r0, 8001cb2 <d_encoding.part.0+0xa2>
 8001c88:	b916      	cbnz	r6, 8001c90 <d_encoding.part.0+0x80>
 8001c8a:	7822      	ldrb	r2, [r4, #0]
 8001c8c:	2a02      	cmp	r2, #2
 8001c8e:	d037      	beq.n	8001d00 <d_encoding.part.0+0xf0>
 8001c90:	4622      	mov	r2, r4
 8001c92:	4628      	mov	r0, r5
 8001c94:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001c98:	2103      	movs	r1, #3
 8001c9a:	f7fe ba57 	b.w	800014c <d_make_comp>
 8001c9e:	2a01      	cmp	r2, #1
 8001ca0:	d8db      	bhi.n	8001c5a <d_encoding.part.0+0x4a>
 8001ca2:	68e4      	ldr	r4, [r4, #12]
 8001ca4:	e7c0      	b.n	8001c28 <d_encoding.part.0+0x18>
 8001ca6:	2901      	cmp	r1, #1
 8001ca8:	d8d7      	bhi.n	8001c5a <d_encoding.part.0+0x4a>
 8001caa:	68db      	ldr	r3, [r3, #12]
 8001cac:	6123      	str	r3, [r4, #16]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d1c9      	bne.n	8001c46 <d_encoding.part.0+0x36>
 8001cb2:	2400      	movs	r4, #0
 8001cb4:	4620      	mov	r0, r4
 8001cb6:	bd70      	pop	{r4, r5, r6, pc}
 8001cb8:	3b1c      	subs	r3, #28
 8001cba:	2b04      	cmp	r3, #4
 8001cbc:	d908      	bls.n	8001cd0 <d_encoding.part.0+0xc0>
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	e7dd      	b.n	8001c7e <d_encoding.part.0+0x6e>
 8001cc2:	2b4d      	cmp	r3, #77	; 0x4d
 8001cc4:	f1a3 024f 	sub.w	r2, r3, #79	; 0x4f
 8001cc8:	d002      	beq.n	8001cd0 <d_encoding.part.0+0xc0>
 8001cca:	d9f5      	bls.n	8001cb8 <d_encoding.part.0+0xa8>
 8001ccc:	2a01      	cmp	r2, #1
 8001cce:	d8f6      	bhi.n	8001cbe <d_encoding.part.0+0xae>
 8001cd0:	68c9      	ldr	r1, [r1, #12]
 8001cd2:	2900      	cmp	r1, #0
 8001cd4:	d1ca      	bne.n	8001c6c <d_encoding.part.0+0x5c>
 8001cd6:	e7d2      	b.n	8001c7e <d_encoding.part.0+0x6e>
 8001cd8:	68cb      	ldr	r3, [r1, #12]
 8001cda:	b15b      	cbz	r3, 8001cf4 <d_encoding.part.0+0xe4>
 8001cdc:	7819      	ldrb	r1, [r3, #0]
 8001cde:	2908      	cmp	r1, #8
 8001ce0:	f101 32ff 	add.w	r2, r1, #4294967295
 8001ce4:	d808      	bhi.n	8001cf8 <d_encoding.part.0+0xe8>
 8001ce6:	2906      	cmp	r1, #6
 8001ce8:	d8e9      	bhi.n	8001cbe <d_encoding.part.0+0xae>
 8001cea:	2a01      	cmp	r2, #1
 8001cec:	d802      	bhi.n	8001cf4 <d_encoding.part.0+0xe4>
 8001cee:	691b      	ldr	r3, [r3, #16]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d1f3      	bne.n	8001cdc <d_encoding.part.0+0xcc>
 8001cf4:	2101      	movs	r1, #1
 8001cf6:	e7c2      	b.n	8001c7e <d_encoding.part.0+0x6e>
 8001cf8:	3935      	subs	r1, #53	; 0x35
 8001cfa:	bf18      	it	ne
 8001cfc:	2101      	movne	r1, #1
 8001cfe:	e7be      	b.n	8001c7e <d_encoding.part.0+0x6e>
 8001d00:	7802      	ldrb	r2, [r0, #0]
 8001d02:	2a29      	cmp	r2, #41	; 0x29
 8001d04:	bf08      	it	eq
 8001d06:	60c6      	streq	r6, [r0, #12]
 8001d08:	e7c2      	b.n	8001c90 <d_encoding.part.0+0x80>
 8001d0a:	bf00      	nop

08001d0c <d_special_name>:
 8001d0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d10:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001d12:	68c3      	ldr	r3, [r0, #12]
 8001d14:	f101 0214 	add.w	r2, r1, #20
 8001d18:	62c2      	str	r2, [r0, #44]	; 0x2c
 8001d1a:	781a      	ldrb	r2, [r3, #0]
 8001d1c:	4604      	mov	r4, r0
 8001d1e:	2a54      	cmp	r2, #84	; 0x54
 8001d20:	d078      	beq.n	8001e14 <d_special_name+0x108>
 8001d22:	2a47      	cmp	r2, #71	; 0x47
 8001d24:	d128      	bne.n	8001d78 <d_special_name+0x6c>
 8001d26:	1c5a      	adds	r2, r3, #1
 8001d28:	60c2      	str	r2, [r0, #12]
 8001d2a:	785a      	ldrb	r2, [r3, #1]
 8001d2c:	b322      	cbz	r2, 8001d78 <d_special_name+0x6c>
 8001d2e:	1c9a      	adds	r2, r3, #2
 8001d30:	60c2      	str	r2, [r0, #12]
 8001d32:	785a      	ldrb	r2, [r3, #1]
 8001d34:	2a56      	cmp	r2, #86	; 0x56
 8001d36:	d822      	bhi.n	8001d7e <d_special_name+0x72>
 8001d38:	2a40      	cmp	r2, #64	; 0x40
 8001d3a:	d91d      	bls.n	8001d78 <d_special_name+0x6c>
 8001d3c:	3a41      	subs	r2, #65	; 0x41
 8001d3e:	2a15      	cmp	r2, #21
 8001d40:	d81a      	bhi.n	8001d78 <d_special_name+0x6c>
 8001d42:	e8df f012 	tbh	[pc, r2, lsl #1]
 8001d46:	0127      	.short	0x0127
 8001d48:	00190019 	.word	0x00190019
 8001d4c:	00190019 	.word	0x00190019
 8001d50:	00190019 	.word	0x00190019
 8001d54:	00190019 	.word	0x00190019
 8001d58:	00190019 	.word	0x00190019
 8001d5c:	00190019 	.word	0x00190019
 8001d60:	00190019 	.word	0x00190019
 8001d64:	00190019 	.word	0x00190019
 8001d68:	00190105 	.word	0x00190105
 8001d6c:	001900eb 	.word	0x001900eb
 8001d70:	00e1      	.short	0x00e1
 8001d72:	68e3      	ldr	r3, [r4, #12]
 8001d74:	3302      	adds	r3, #2
 8001d76:	60e3      	str	r3, [r4, #12]
 8001d78:	2000      	movs	r0, #0
 8001d7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d7e:	2a72      	cmp	r2, #114	; 0x72
 8001d80:	d1fa      	bne.n	8001d78 <d_special_name+0x6c>
 8001d82:	f7fe fa2d 	bl	80001e0 <d_number>
 8001d86:	2801      	cmp	r0, #1
 8001d88:	ddf6      	ble.n	8001d78 <d_special_name+0x6c>
 8001d8a:	68e3      	ldr	r3, [r4, #12]
 8001d8c:	781a      	ldrb	r2, [r3, #0]
 8001d8e:	2a00      	cmp	r2, #0
 8001d90:	d0f2      	beq.n	8001d78 <d_special_name+0x6c>
 8001d92:	1c5e      	adds	r6, r3, #1
 8001d94:	60e6      	str	r6, [r4, #12]
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	2b5f      	cmp	r3, #95	; 0x5f
 8001d9a:	d1ed      	bne.n	8001d78 <d_special_name+0x6c>
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	f04f 0841 	mov.w	r8, #65	; 0x41
 8001da2:	4617      	mov	r7, r2
 8001da4:	1e45      	subs	r5, r0, #1
 8001da6:	7833      	ldrb	r3, [r6, #0]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d0e5      	beq.n	8001d78 <d_special_name+0x6c>
 8001dac:	2b24      	cmp	r3, #36	; 0x24
 8001dae:	f040 81e6 	bne.w	800217e <d_special_name+0x472>
 8001db2:	7873      	ldrb	r3, [r6, #1]
 8001db4:	2b53      	cmp	r3, #83	; 0x53
 8001db6:	f000 8207 	beq.w	80021c8 <d_special_name+0x4bc>
 8001dba:	2b5f      	cmp	r3, #95	; 0x5f
 8001dbc:	f000 8202 	beq.w	80021c4 <d_special_name+0x4b8>
 8001dc0:	2b24      	cmp	r3, #36	; 0x24
 8001dc2:	d1d9      	bne.n	8001d78 <d_special_name+0x6c>
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	e9d4 0305 	ldrd	r0, r3, [r4, #20]
 8001dca:	4298      	cmp	r0, r3
 8001dcc:	dad1      	bge.n	8001d72 <d_special_name+0x66>
 8001dce:	6926      	ldr	r6, [r4, #16]
 8001dd0:	eb00 0c80 	add.w	ip, r0, r0, lsl #2
 8001dd4:	eb06 038c 	add.w	r3, r6, ip, lsl #2
 8001dd8:	3001      	adds	r0, #1
 8001dda:	e9c3 7701 	strd	r7, r7, [r3, #4]
 8001dde:	6160      	str	r0, [r4, #20]
 8001de0:	f806 802c 	strb.w	r8, [r6, ip, lsl #2]
 8001de4:	68e6      	ldr	r6, [r4, #12]
 8001de6:	60d9      	str	r1, [r3, #12]
 8001de8:	3602      	adds	r6, #2
 8001dea:	3d02      	subs	r5, #2
 8001dec:	60e6      	str	r6, [r4, #12]
 8001dee:	2a00      	cmp	r2, #0
 8001df0:	f000 81e6 	beq.w	80021c0 <d_special_name+0x4b4>
 8001df4:	2140      	movs	r1, #64	; 0x40
 8001df6:	4620      	mov	r0, r4
 8001df8:	f7fe f9a8 	bl	800014c <d_make_comp>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	2800      	cmp	r0, #0
 8001e00:	d0ba      	beq.n	8001d78 <d_special_name+0x6c>
 8001e02:	2d00      	cmp	r5, #0
 8001e04:	dccf      	bgt.n	8001da6 <d_special_name+0x9a>
 8001e06:	4620      	mov	r0, r4
 8001e08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	213f      	movs	r1, #63	; 0x3f
 8001e10:	f7fe b99c 	b.w	800014c <d_make_comp>
 8001e14:	1c5a      	adds	r2, r3, #1
 8001e16:	60c2      	str	r2, [r0, #12]
 8001e18:	785a      	ldrb	r2, [r3, #1]
 8001e1a:	2a00      	cmp	r2, #0
 8001e1c:	d0ac      	beq.n	8001d78 <d_special_name+0x6c>
 8001e1e:	1c9a      	adds	r2, r3, #2
 8001e20:	60c2      	str	r2, [r0, #12]
 8001e22:	785b      	ldrb	r3, [r3, #1]
 8001e24:	3b41      	subs	r3, #65	; 0x41
 8001e26:	2b35      	cmp	r3, #53	; 0x35
 8001e28:	d8a6      	bhi.n	8001d78 <d_special_name+0x6c>
 8001e2a:	a201      	add	r2, pc, #4	; (adr r2, 8001e30 <d_special_name+0x124>)
 8001e2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e30:	08001fe1 	.word	0x08001fe1
 8001e34:	08001d79 	.word	0x08001d79
 8001e38:	08001ff5 	.word	0x08001ff5
 8001e3c:	08001d79 	.word	0x08001d79
 8001e40:	08001d79 	.word	0x08001d79
 8001e44:	08002031 	.word	0x08002031
 8001e48:	08001d79 	.word	0x08001d79
 8001e4c:	080020ad 	.word	0x080020ad
 8001e50:	08002157 	.word	0x08002157
 8001e54:	08002143 	.word	0x08002143
 8001e58:	08001d79 	.word	0x08001d79
 8001e5c:	08001d79 	.word	0x08001d79
 8001e60:	08001d79 	.word	0x08001d79
 8001e64:	08001d79 	.word	0x08001d79
 8001e68:	08001d79 	.word	0x08001d79
 8001e6c:	08001d79 	.word	0x08001d79
 8001e70:	08001d79 	.word	0x08001d79
 8001e74:	08001d79 	.word	0x08001d79
 8001e78:	0800216b 	.word	0x0800216b
 8001e7c:	080020c1 	.word	0x080020c1
 8001e80:	08001d79 	.word	0x08001d79
 8001e84:	080020d9 	.word	0x080020d9
 8001e88:	080020f1 	.word	0x080020f1
 8001e8c:	08001d79 	.word	0x08001d79
 8001e90:	08001d79 	.word	0x08001d79
 8001e94:	08001d79 	.word	0x08001d79
 8001e98:	08001d79 	.word	0x08001d79
 8001e9c:	08001d79 	.word	0x08001d79
 8001ea0:	08001d79 	.word	0x08001d79
 8001ea4:	08001d79 	.word	0x08001d79
 8001ea8:	08001d79 	.word	0x08001d79
 8001eac:	08001d79 	.word	0x08001d79
 8001eb0:	08001d79 	.word	0x08001d79
 8001eb4:	08001d79 	.word	0x08001d79
 8001eb8:	08002105 	.word	0x08002105
 8001ebc:	08001d79 	.word	0x08001d79
 8001ec0:	08001d79 	.word	0x08001d79
 8001ec4:	08001d79 	.word	0x08001d79
 8001ec8:	08001d79 	.word	0x08001d79
 8001ecc:	08002045 	.word	0x08002045
 8001ed0:	08001d79 	.word	0x08001d79
 8001ed4:	08001d79 	.word	0x08001d79
 8001ed8:	08001d79 	.word	0x08001d79
 8001edc:	08001d79 	.word	0x08001d79
 8001ee0:	08001d79 	.word	0x08001d79
 8001ee4:	08001d79 	.word	0x08001d79
 8001ee8:	08001d79 	.word	0x08001d79
 8001eec:	08001d79 	.word	0x08001d79
 8001ef0:	08001d79 	.word	0x08001d79
 8001ef4:	08001d79 	.word	0x08001d79
 8001ef8:	08001d79 	.word	0x08001d79
 8001efc:	08001d79 	.word	0x08001d79
 8001f00:	08001d79 	.word	0x08001d79
 8001f04:	08002079 	.word	0x08002079
 8001f08:	f7ff fc92 	bl	8001830 <d_name>
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	4602      	mov	r2, r0
 8001f10:	2113      	movs	r1, #19
 8001f12:	4620      	mov	r0, r4
 8001f14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001f18:	f7fe b918 	b.w	800014c <d_make_comp>
 8001f1c:	789a      	ldrb	r2, [r3, #2]
 8001f1e:	2a00      	cmp	r2, #0
 8001f20:	f000 8154 	beq.w	80021cc <d_special_name+0x4c0>
 8001f24:	1cda      	adds	r2, r3, #3
 8001f26:	60c2      	str	r2, [r0, #12]
 8001f28:	789a      	ldrb	r2, [r3, #2]
 8001f2a:	78db      	ldrb	r3, [r3, #3]
 8001f2c:	2a6e      	cmp	r2, #110	; 0x6e
 8001f2e:	d046      	beq.n	8001fbe <d_special_name+0x2b2>
 8001f30:	2b47      	cmp	r3, #71	; 0x47
 8001f32:	d002      	beq.n	8001f3a <d_special_name+0x22e>
 8001f34:	2b54      	cmp	r3, #84	; 0x54
 8001f36:	f040 8149 	bne.w	80021cc <d_special_name+0x4c0>
 8001f3a:	4620      	mov	r0, r4
 8001f3c:	f7ff fee6 	bl	8001d0c <d_special_name>
 8001f40:	4602      	mov	r2, r0
 8001f42:	4620      	mov	r0, r4
 8001f44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001f48:	2300      	movs	r3, #0
 8001f4a:	2149      	movs	r1, #73	; 0x49
 8001f4c:	f7fe b8fe 	b.w	800014c <d_make_comp>
 8001f50:	f7ff fc6e 	bl	8001830 <d_name>
 8001f54:	e9d4 1205 	ldrd	r1, r2, [r4, #20]
 8001f58:	4291      	cmp	r1, r2
 8001f5a:	4606      	mov	r6, r0
 8001f5c:	f280 8140 	bge.w	80021e0 <d_special_name+0x4d4>
 8001f60:	2300      	movs	r3, #0
 8001f62:	f04f 0c42 	mov.w	ip, #66	; 0x42
 8001f66:	6922      	ldr	r2, [r4, #16]
 8001f68:	eb01 0781 	add.w	r7, r1, r1, lsl #2
 8001f6c:	eb02 0587 	add.w	r5, r2, r7, lsl #2
 8001f70:	3101      	adds	r1, #1
 8001f72:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8001f76:	4620      	mov	r0, r4
 8001f78:	6161      	str	r1, [r4, #20]
 8001f7a:	f802 c027 	strb.w	ip, [r2, r7, lsl #2]
 8001f7e:	f7fe f92f 	bl	80001e0 <d_number>
 8001f82:	60e8      	str	r0, [r5, #12]
 8001f84:	462b      	mov	r3, r5
 8001f86:	4632      	mov	r2, r6
 8001f88:	4620      	mov	r0, r4
 8001f8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001f8e:	2116      	movs	r1, #22
 8001f90:	f7fe b8dc 	b.w	800014c <d_make_comp>
 8001f94:	789b      	ldrb	r3, [r3, #2]
 8001f96:	2b47      	cmp	r3, #71	; 0x47
 8001f98:	d001      	beq.n	8001f9e <d_special_name+0x292>
 8001f9a:	2b54      	cmp	r3, #84	; 0x54
 8001f9c:	d10a      	bne.n	8001fb4 <d_special_name+0x2a8>
 8001f9e:	4620      	mov	r0, r4
 8001fa0:	f7ff feb4 	bl	8001d0c <d_special_name>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	4620      	mov	r0, r4
 8001fa8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001fac:	2300      	movs	r3, #0
 8001fae:	2117      	movs	r1, #23
 8001fb0:	f7fe b8cc 	b.w	800014c <d_make_comp>
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	f7ff fe2b 	bl	8001c10 <d_encoding.part.0>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	e7f3      	b.n	8001fa6 <d_special_name+0x29a>
 8001fbe:	2b47      	cmp	r3, #71	; 0x47
 8001fc0:	f000 811a 	beq.w	80021f8 <d_special_name+0x4ec>
 8001fc4:	2b54      	cmp	r3, #84	; 0x54
 8001fc6:	f000 8117 	beq.w	80021f8 <d_special_name+0x4ec>
 8001fca:	2100      	movs	r1, #0
 8001fcc:	f7ff fe20 	bl	8001c10 <d_encoding.part.0>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	4620      	mov	r0, r4
 8001fd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001fd8:	2300      	movs	r3, #0
 8001fda:	214a      	movs	r1, #74	; 0x4a
 8001fdc:	f7fe b8b6 	b.w	800014c <d_make_comp>
 8001fe0:	f000 fcac 	bl	800293c <d_template_arg>
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	2130      	movs	r1, #48	; 0x30
 8001fea:	4620      	mov	r0, r4
 8001fec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001ff0:	f7fe b8ac 	b.w	800014c <d_make_comp>
 8001ff4:	f7fe fd3e 	bl	8000a74 <d_type>
 8001ff8:	4605      	mov	r5, r0
 8001ffa:	4620      	mov	r0, r4
 8001ffc:	f7fe f8f0 	bl	80001e0 <d_number>
 8002000:	2800      	cmp	r0, #0
 8002002:	f6ff aeb9 	blt.w	8001d78 <d_special_name+0x6c>
 8002006:	68e3      	ldr	r3, [r4, #12]
 8002008:	781a      	ldrb	r2, [r3, #0]
 800200a:	2a5f      	cmp	r2, #95	; 0x5f
 800200c:	f47f aeb4 	bne.w	8001d78 <d_special_name+0x6c>
 8002010:	3301      	adds	r3, #1
 8002012:	60e3      	str	r3, [r4, #12]
 8002014:	4620      	mov	r0, r4
 8002016:	f7fe fd2d 	bl	8000a74 <d_type>
 800201a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800201c:	4602      	mov	r2, r0
 800201e:	1d48      	adds	r0, r1, #5
 8002020:	62e0      	str	r0, [r4, #44]	; 0x2c
 8002022:	462b      	mov	r3, r5
 8002024:	4620      	mov	r0, r4
 8002026:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800202a:	210b      	movs	r1, #11
 800202c:	f7fe b88e 	b.w	800014c <d_make_comp>
 8002030:	f7fe fd20 	bl	8000a74 <d_type>
 8002034:	2300      	movs	r3, #0
 8002036:	4602      	mov	r2, r0
 8002038:	210e      	movs	r1, #14
 800203a:	4620      	mov	r0, r4
 800203c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002040:	f7fe b884 	b.w	800014c <d_make_comp>
 8002044:	2168      	movs	r1, #104	; 0x68
 8002046:	f7fe f905 	bl	8000254 <d_call_offset>
 800204a:	2800      	cmp	r0, #0
 800204c:	f43f ae94 	beq.w	8001d78 <d_special_name+0x6c>
 8002050:	68e3      	ldr	r3, [r4, #12]
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	2b47      	cmp	r3, #71	; 0x47
 8002056:	f000 80c5 	beq.w	80021e4 <d_special_name+0x4d8>
 800205a:	2b54      	cmp	r3, #84	; 0x54
 800205c:	f000 80c2 	beq.w	80021e4 <d_special_name+0x4d8>
 8002060:	2100      	movs	r1, #0
 8002062:	4620      	mov	r0, r4
 8002064:	f7ff fdd4 	bl	8001c10 <d_encoding.part.0>
 8002068:	4602      	mov	r2, r0
 800206a:	4620      	mov	r0, r4
 800206c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002070:	2300      	movs	r3, #0
 8002072:	210f      	movs	r1, #15
 8002074:	f7fe b86a 	b.w	800014c <d_make_comp>
 8002078:	2176      	movs	r1, #118	; 0x76
 800207a:	f7fe f8eb 	bl	8000254 <d_call_offset>
 800207e:	2800      	cmp	r0, #0
 8002080:	f43f ae7a 	beq.w	8001d78 <d_special_name+0x6c>
 8002084:	68e3      	ldr	r3, [r4, #12]
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	2b47      	cmp	r3, #71	; 0x47
 800208a:	f000 80b0 	beq.w	80021ee <d_special_name+0x4e2>
 800208e:	2b54      	cmp	r3, #84	; 0x54
 8002090:	f000 80ad 	beq.w	80021ee <d_special_name+0x4e2>
 8002094:	2100      	movs	r1, #0
 8002096:	4620      	mov	r0, r4
 8002098:	f7ff fdba 	bl	8001c10 <d_encoding.part.0>
 800209c:	4602      	mov	r2, r0
 800209e:	4620      	mov	r0, r4
 80020a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80020a4:	2300      	movs	r3, #0
 80020a6:	2110      	movs	r1, #16
 80020a8:	f7fe b850 	b.w	800014c <d_make_comp>
 80020ac:	f7ff fbc0 	bl	8001830 <d_name>
 80020b0:	2300      	movs	r3, #0
 80020b2:	4602      	mov	r2, r0
 80020b4:	2114      	movs	r1, #20
 80020b6:	4620      	mov	r0, r4
 80020b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80020bc:	f7fe b846 	b.w	800014c <d_make_comp>
 80020c0:	310a      	adds	r1, #10
 80020c2:	62c1      	str	r1, [r0, #44]	; 0x2c
 80020c4:	f7fe fcd6 	bl	8000a74 <d_type>
 80020c8:	2300      	movs	r3, #0
 80020ca:	4602      	mov	r2, r0
 80020cc:	210a      	movs	r1, #10
 80020ce:	4620      	mov	r0, r4
 80020d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80020d4:	f7fe b83a 	b.w	800014c <d_make_comp>
 80020d8:	310f      	adds	r1, #15
 80020da:	62c1      	str	r1, [r0, #44]	; 0x2c
 80020dc:	f7fe fcca 	bl	8000a74 <d_type>
 80020e0:	2300      	movs	r3, #0
 80020e2:	4602      	mov	r2, r0
 80020e4:	2109      	movs	r1, #9
 80020e6:	4620      	mov	r0, r4
 80020e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80020ec:	f7fe b82e 	b.w	800014c <d_make_comp>
 80020f0:	f7ff fb9e 	bl	8001830 <d_name>
 80020f4:	2300      	movs	r3, #0
 80020f6:	4602      	mov	r2, r0
 80020f8:	2115      	movs	r1, #21
 80020fa:	4620      	mov	r0, r4
 80020fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002100:	f7fe b824 	b.w	800014c <d_make_comp>
 8002104:	2100      	movs	r1, #0
 8002106:	f7fe f8a5 	bl	8000254 <d_call_offset>
 800210a:	2800      	cmp	r0, #0
 800210c:	f43f ae34 	beq.w	8001d78 <d_special_name+0x6c>
 8002110:	2100      	movs	r1, #0
 8002112:	4620      	mov	r0, r4
 8002114:	f7fe f89e 	bl	8000254 <d_call_offset>
 8002118:	2800      	cmp	r0, #0
 800211a:	f43f ae2d 	beq.w	8001d78 <d_special_name+0x6c>
 800211e:	68e3      	ldr	r3, [r4, #12]
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	2b47      	cmp	r3, #71	; 0x47
 8002124:	d06d      	beq.n	8002202 <d_special_name+0x4f6>
 8002126:	2b54      	cmp	r3, #84	; 0x54
 8002128:	d06b      	beq.n	8002202 <d_special_name+0x4f6>
 800212a:	2100      	movs	r1, #0
 800212c:	4620      	mov	r0, r4
 800212e:	f7ff fd6f 	bl	8001c10 <d_encoding.part.0>
 8002132:	4602      	mov	r2, r0
 8002134:	4620      	mov	r0, r4
 8002136:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800213a:	2300      	movs	r3, #0
 800213c:	2111      	movs	r1, #17
 800213e:	f7fe b805 	b.w	800014c <d_make_comp>
 8002142:	f7fe fc97 	bl	8000a74 <d_type>
 8002146:	2300      	movs	r3, #0
 8002148:	4602      	mov	r2, r0
 800214a:	2112      	movs	r1, #18
 800214c:	4620      	mov	r0, r4
 800214e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002152:	f7fd bffb 	b.w	800014c <d_make_comp>
 8002156:	f7fe fc8d 	bl	8000a74 <d_type>
 800215a:	2300      	movs	r3, #0
 800215c:	4602      	mov	r2, r0
 800215e:	210c      	movs	r1, #12
 8002160:	4620      	mov	r0, r4
 8002162:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002166:	f7fd bff1 	b.w	800014c <d_make_comp>
 800216a:	f7fe fc83 	bl	8000a74 <d_type>
 800216e:	2300      	movs	r3, #0
 8002170:	4602      	mov	r2, r0
 8002172:	210d      	movs	r1, #13
 8002174:	4620      	mov	r0, r4
 8002176:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800217a:	f7fd bfe7 	b.w	800014c <d_make_comp>
 800217e:	46b4      	mov	ip, r6
 8002180:	2100      	movs	r1, #0
 8002182:	e004      	b.n	800218e <d_special_name+0x482>
 8002184:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8002188:	b123      	cbz	r3, 8002194 <d_special_name+0x488>
 800218a:	2b24      	cmp	r3, #36	; 0x24
 800218c:	d002      	beq.n	8002194 <d_special_name+0x488>
 800218e:	3101      	adds	r1, #1
 8002190:	42a9      	cmp	r1, r5
 8002192:	dbf7      	blt.n	8002184 <d_special_name+0x478>
 8002194:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8002198:	4283      	cmp	r3, r0
 800219a:	da1d      	bge.n	80021d8 <d_special_name+0x4cc>
 800219c:	6920      	ldr	r0, [r4, #16]
 800219e:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 80021a2:	3301      	adds	r3, #1
 80021a4:	6163      	str	r3, [r4, #20]
 80021a6:	eb00 038c 	add.w	r3, r0, ip, lsl #2
 80021aa:	e9c3 7701 	strd	r7, r7, [r3, #4]
 80021ae:	f800 702c 	strb.w	r7, [r0, ip, lsl #2]
 80021b2:	e9c3 6103 	strd	r6, r1, [r3, #12]
 80021b6:	68e6      	ldr	r6, [r4, #12]
 80021b8:	1a6d      	subs	r5, r5, r1
 80021ba:	440e      	add	r6, r1
 80021bc:	60e6      	str	r6, [r4, #12]
 80021be:	e616      	b.n	8001dee <d_special_name+0xe2>
 80021c0:	461a      	mov	r2, r3
 80021c2:	e61e      	b.n	8001e02 <d_special_name+0xf6>
 80021c4:	212e      	movs	r1, #46	; 0x2e
 80021c6:	e5fe      	b.n	8001dc6 <d_special_name+0xba>
 80021c8:	212f      	movs	r1, #47	; 0x2f
 80021ca:	e5fc      	b.n	8001dc6 <d_special_name+0xba>
 80021cc:	2100      	movs	r1, #0
 80021ce:	4620      	mov	r0, r4
 80021d0:	f7ff fd1e 	bl	8001c10 <d_encoding.part.0>
 80021d4:	4602      	mov	r2, r0
 80021d6:	e6b4      	b.n	8001f42 <d_special_name+0x236>
 80021d8:	68e3      	ldr	r3, [r4, #12]
 80021da:	440b      	add	r3, r1
 80021dc:	60e3      	str	r3, [r4, #12]
 80021de:	e5cb      	b.n	8001d78 <d_special_name+0x6c>
 80021e0:	2500      	movs	r5, #0
 80021e2:	e6cf      	b.n	8001f84 <d_special_name+0x278>
 80021e4:	4620      	mov	r0, r4
 80021e6:	f7ff fd91 	bl	8001d0c <d_special_name>
 80021ea:	4602      	mov	r2, r0
 80021ec:	e73d      	b.n	800206a <d_special_name+0x35e>
 80021ee:	4620      	mov	r0, r4
 80021f0:	f7ff fd8c 	bl	8001d0c <d_special_name>
 80021f4:	4602      	mov	r2, r0
 80021f6:	e752      	b.n	800209e <d_special_name+0x392>
 80021f8:	4620      	mov	r0, r4
 80021fa:	f7ff fd87 	bl	8001d0c <d_special_name>
 80021fe:	4602      	mov	r2, r0
 8002200:	e6e7      	b.n	8001fd2 <d_special_name+0x2c6>
 8002202:	4620      	mov	r0, r4
 8002204:	f7ff fd82 	bl	8001d0c <d_special_name>
 8002208:	4602      	mov	r2, r0
 800220a:	e793      	b.n	8002134 <d_special_name+0x428>

0800220c <d_expr_primary>:
 800220c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800220e:	68c2      	ldr	r2, [r0, #12]
 8002210:	7813      	ldrb	r3, [r2, #0]
 8002212:	2b4c      	cmp	r3, #76	; 0x4c
 8002214:	d132      	bne.n	800227c <d_expr_primary+0x70>
 8002216:	1c53      	adds	r3, r2, #1
 8002218:	60c3      	str	r3, [r0, #12]
 800221a:	7851      	ldrb	r1, [r2, #1]
 800221c:	4604      	mov	r4, r0
 800221e:	295f      	cmp	r1, #95	; 0x5f
 8002220:	d051      	beq.n	80022c6 <d_expr_primary+0xba>
 8002222:	295a      	cmp	r1, #90	; 0x5a
 8002224:	d113      	bne.n	800224e <d_expr_primary+0x42>
 8002226:	1c5a      	adds	r2, r3, #1
 8002228:	60e2      	str	r2, [r4, #12]
 800222a:	785b      	ldrb	r3, [r3, #1]
 800222c:	2b47      	cmp	r3, #71	; 0x47
 800222e:	d043      	beq.n	80022b8 <d_expr_primary+0xac>
 8002230:	2b54      	cmp	r3, #84	; 0x54
 8002232:	d041      	beq.n	80022b8 <d_expr_primary+0xac>
 8002234:	2100      	movs	r1, #0
 8002236:	4620      	mov	r0, r4
 8002238:	f7ff fcea 	bl	8001c10 <d_encoding.part.0>
 800223c:	4606      	mov	r6, r0
 800223e:	68e3      	ldr	r3, [r4, #12]
 8002240:	781a      	ldrb	r2, [r3, #0]
 8002242:	2a45      	cmp	r2, #69	; 0x45
 8002244:	d11a      	bne.n	800227c <d_expr_primary+0x70>
 8002246:	3301      	adds	r3, #1
 8002248:	4630      	mov	r0, r6
 800224a:	60e3      	str	r3, [r4, #12]
 800224c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800224e:	f7fe fc11 	bl	8000a74 <d_type>
 8002252:	4606      	mov	r6, r0
 8002254:	b190      	cbz	r0, 800227c <d_expr_primary+0x70>
 8002256:	7803      	ldrb	r3, [r0, #0]
 8002258:	2b27      	cmp	r3, #39	; 0x27
 800225a:	d012      	beq.n	8002282 <d_expr_primary+0x76>
 800225c:	68e2      	ldr	r2, [r4, #12]
 800225e:	7815      	ldrb	r5, [r2, #0]
 8002260:	2d6e      	cmp	r5, #110	; 0x6e
 8002262:	d023      	beq.n	80022ac <d_expr_primary+0xa0>
 8002264:	213d      	movs	r1, #61	; 0x3d
 8002266:	2d45      	cmp	r5, #69	; 0x45
 8002268:	d059      	beq.n	800231e <d_expr_primary+0x112>
 800226a:	4613      	mov	r3, r2
 800226c:	e003      	b.n	8002276 <d_expr_primary+0x6a>
 800226e:	60e3      	str	r3, [r4, #12]
 8002270:	781d      	ldrb	r5, [r3, #0]
 8002272:	2d45      	cmp	r5, #69	; 0x45
 8002274:	d02f      	beq.n	80022d6 <d_expr_primary+0xca>
 8002276:	3301      	adds	r3, #1
 8002278:	2d00      	cmp	r5, #0
 800227a:	d1f8      	bne.n	800226e <d_expr_primary+0x62>
 800227c:	2600      	movs	r6, #0
 800227e:	4630      	mov	r0, r6
 8002280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002282:	68c3      	ldr	r3, [r0, #12]
 8002284:	7c1a      	ldrb	r2, [r3, #16]
 8002286:	b11a      	cbz	r2, 8002290 <d_expr_primary+0x84>
 8002288:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800228a:	6859      	ldr	r1, [r3, #4]
 800228c:	1a52      	subs	r2, r2, r1
 800228e:	62e2      	str	r2, [r4, #44]	; 0x2c
 8002290:	4925      	ldr	r1, [pc, #148]	; (8002328 <d_expr_primary+0x11c>)
 8002292:	6818      	ldr	r0, [r3, #0]
 8002294:	f003 ff46 	bl	8006124 <strcmp>
 8002298:	2800      	cmp	r0, #0
 800229a:	d1df      	bne.n	800225c <d_expr_primary+0x50>
 800229c:	68e2      	ldr	r2, [r4, #12]
 800229e:	7815      	ldrb	r5, [r2, #0]
 80022a0:	2d45      	cmp	r5, #69	; 0x45
 80022a2:	d03e      	beq.n	8002322 <d_expr_primary+0x116>
 80022a4:	2d6e      	cmp	r5, #110	; 0x6e
 80022a6:	d001      	beq.n	80022ac <d_expr_primary+0xa0>
 80022a8:	213d      	movs	r1, #61	; 0x3d
 80022aa:	e7de      	b.n	800226a <d_expr_primary+0x5e>
 80022ac:	1c53      	adds	r3, r2, #1
 80022ae:	60e3      	str	r3, [r4, #12]
 80022b0:	7855      	ldrb	r5, [r2, #1]
 80022b2:	213e      	movs	r1, #62	; 0x3e
 80022b4:	461a      	mov	r2, r3
 80022b6:	e7d6      	b.n	8002266 <d_expr_primary+0x5a>
 80022b8:	4620      	mov	r0, r4
 80022ba:	f7ff fd27 	bl	8001d0c <d_special_name>
 80022be:	68e3      	ldr	r3, [r4, #12]
 80022c0:	4606      	mov	r6, r0
 80022c2:	781a      	ldrb	r2, [r3, #0]
 80022c4:	e7bd      	b.n	8002242 <d_expr_primary+0x36>
 80022c6:	1c93      	adds	r3, r2, #2
 80022c8:	60c3      	str	r3, [r0, #12]
 80022ca:	7892      	ldrb	r2, [r2, #2]
 80022cc:	2a5a      	cmp	r2, #90	; 0x5a
 80022ce:	bf18      	it	ne
 80022d0:	2600      	movne	r6, #0
 80022d2:	d1b6      	bne.n	8002242 <d_expr_primary+0x36>
 80022d4:	e7a7      	b.n	8002226 <d_expr_primary+0x1a>
 80022d6:	1a9d      	subs	r5, r3, r2
 80022d8:	e9d4 0305 	ldrd	r0, r3, [r4, #20]
 80022dc:	4298      	cmp	r0, r3
 80022de:	da1c      	bge.n	800231a <d_expr_primary+0x10e>
 80022e0:	2700      	movs	r7, #0
 80022e2:	f8d4 e010 	ldr.w	lr, [r4, #16]
 80022e6:	eb00 0c80 	add.w	ip, r0, r0, lsl #2
 80022ea:	eb0e 038c 	add.w	r3, lr, ip, lsl #2
 80022ee:	3001      	adds	r0, #1
 80022f0:	42bd      	cmp	r5, r7
 80022f2:	e9c3 7701 	strd	r7, r7, [r3, #4]
 80022f6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80022fa:	6160      	str	r0, [r4, #20]
 80022fc:	dd0d      	ble.n	800231a <d_expr_primary+0x10e>
 80022fe:	e9c3 7701 	strd	r7, r7, [r3, #4]
 8002302:	f80e 700c 	strb.w	r7, [lr, ip]
 8002306:	e9c3 2503 	strd	r2, r5, [r3, #12]
 800230a:	4632      	mov	r2, r6
 800230c:	4620      	mov	r0, r4
 800230e:	f7fd ff1d 	bl	800014c <d_make_comp>
 8002312:	68e3      	ldr	r3, [r4, #12]
 8002314:	4606      	mov	r6, r0
 8002316:	781a      	ldrb	r2, [r3, #0]
 8002318:	e793      	b.n	8002242 <d_expr_primary+0x36>
 800231a:	2300      	movs	r3, #0
 800231c:	e7f5      	b.n	800230a <d_expr_primary+0xfe>
 800231e:	2500      	movs	r5, #0
 8002320:	e7da      	b.n	80022d8 <d_expr_primary+0xcc>
 8002322:	3201      	adds	r2, #1
 8002324:	60e2      	str	r2, [r4, #12]
 8002326:	e7aa      	b.n	800227e <d_expr_primary+0x72>
 8002328:	0800db8c 	.word	0x0800db8c

0800232c <d_expression_1>:
 800232c:	68c2      	ldr	r2, [r0, #12]
 800232e:	7813      	ldrb	r3, [r2, #0]
 8002330:	2b4c      	cmp	r3, #76	; 0x4c
 8002332:	f000 80a4 	beq.w	800247e <d_expression_1+0x152>
 8002336:	2b54      	cmp	r3, #84	; 0x54
 8002338:	f000 80a2 	beq.w	8002480 <d_expression_1+0x154>
 800233c:	2b73      	cmp	r3, #115	; 0x73
 800233e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002342:	4604      	mov	r4, r0
 8002344:	d065      	beq.n	8002412 <d_expression_1+0xe6>
 8002346:	2b66      	cmp	r3, #102	; 0x66
 8002348:	d033      	beq.n	80023b2 <d_expression_1+0x86>
 800234a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800234e:	2909      	cmp	r1, #9
 8002350:	d80e      	bhi.n	8002370 <d_expression_1+0x44>
 8002352:	4620      	mov	r0, r4
 8002354:	f7ff f8d4 	bl	8001500 <d_unqualified_name>
 8002358:	4605      	mov	r5, r0
 800235a:	2800      	cmp	r0, #0
 800235c:	f000 808b 	beq.w	8002476 <d_expression_1+0x14a>
 8002360:	68e3      	ldr	r3, [r4, #12]
 8002362:	781a      	ldrb	r2, [r3, #0]
 8002364:	2a49      	cmp	r2, #73	; 0x49
 8002366:	f000 808d 	beq.w	8002484 <d_expression_1+0x158>
 800236a:	4628      	mov	r0, r5
 800236c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002370:	2b6f      	cmp	r3, #111	; 0x6f
 8002372:	d05f      	beq.n	8002434 <d_expression_1+0x108>
 8002374:	2b69      	cmp	r3, #105	; 0x69
 8002376:	f040 8092 	bne.w	800249e <d_expression_1+0x172>
 800237a:	7853      	ldrb	r3, [r2, #1]
 800237c:	2b6c      	cmp	r3, #108	; 0x6c
 800237e:	f000 80b1 	beq.w	80024e4 <d_expression_1+0x1b8>
 8002382:	4620      	mov	r0, r4
 8002384:	f7fe ffa0 	bl	80012c8 <d_operator_name>
 8002388:	4605      	mov	r5, r0
 800238a:	2800      	cmp	r0, #0
 800238c:	d073      	beq.n	8002476 <d_expression_1+0x14a>
 800238e:	7803      	ldrb	r3, [r0, #0]
 8002390:	2b32      	cmp	r3, #50	; 0x32
 8002392:	d055      	beq.n	8002440 <d_expression_1+0x114>
 8002394:	2b34      	cmp	r3, #52	; 0x34
 8002396:	f000 81a9 	beq.w	80026ec <d_expression_1+0x3c0>
 800239a:	d86c      	bhi.n	8002476 <d_expression_1+0x14a>
 800239c:	2b33      	cmp	r3, #51	; 0x33
 800239e:	d16a      	bne.n	8002476 <d_expression_1+0x14a>
 80023a0:	68c3      	ldr	r3, [r0, #12]
 80023a2:	2b03      	cmp	r3, #3
 80023a4:	d867      	bhi.n	8002476 <d_expression_1+0x14a>
 80023a6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80023aa:	00e6      	.short	0x00e6
 80023ac:	006600ee 	.word	0x006600ee
 80023b0:	0066      	.short	0x0066
 80023b2:	7853      	ldrb	r3, [r2, #1]
 80023b4:	2b70      	cmp	r3, #112	; 0x70
 80023b6:	d1e4      	bne.n	8002382 <d_expression_1+0x56>
 80023b8:	1c93      	adds	r3, r2, #2
 80023ba:	60c3      	str	r3, [r0, #12]
 80023bc:	7893      	ldrb	r3, [r2, #2]
 80023be:	2b54      	cmp	r3, #84	; 0x54
 80023c0:	f000 813a 	beq.w	8002638 <d_expression_1+0x30c>
 80023c4:	2b5f      	cmp	r3, #95	; 0x5f
 80023c6:	f000 80b6 	beq.w	8002536 <d_expression_1+0x20a>
 80023ca:	2b6e      	cmp	r3, #110	; 0x6e
 80023cc:	d053      	beq.n	8002476 <d_expression_1+0x14a>
 80023ce:	f7fd ff07 	bl	80001e0 <d_number>
 80023d2:	1c41      	adds	r1, r0, #1
 80023d4:	d44f      	bmi.n	8002476 <d_expression_1+0x14a>
 80023d6:	68e3      	ldr	r3, [r4, #12]
 80023d8:	781a      	ldrb	r2, [r3, #0]
 80023da:	2a5f      	cmp	r2, #95	; 0x5f
 80023dc:	d14b      	bne.n	8002476 <d_expression_1+0x14a>
 80023de:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80023e2:	3301      	adds	r3, #1
 80023e4:	4291      	cmp	r1, r2
 80023e6:	60e3      	str	r3, [r4, #12]
 80023e8:	d045      	beq.n	8002476 <d_expression_1+0x14a>
 80023ea:	3002      	adds	r0, #2
 80023ec:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 80023f0:	4293      	cmp	r3, r2
 80023f2:	da40      	bge.n	8002476 <d_expression_1+0x14a>
 80023f4:	2600      	movs	r6, #0
 80023f6:	2706      	movs	r7, #6
 80023f8:	6922      	ldr	r2, [r4, #16]
 80023fa:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80023fe:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8002402:	3301      	adds	r3, #1
 8002404:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8002408:	6163      	str	r3, [r4, #20]
 800240a:	f802 7021 	strb.w	r7, [r2, r1, lsl #2]
 800240e:	60e8      	str	r0, [r5, #12]
 8002410:	e7ab      	b.n	800236a <d_expression_1+0x3e>
 8002412:	7853      	ldrb	r3, [r2, #1]
 8002414:	2b72      	cmp	r3, #114	; 0x72
 8002416:	d050      	beq.n	80024ba <d_expression_1+0x18e>
 8002418:	2b70      	cmp	r3, #112	; 0x70
 800241a:	d1b2      	bne.n	8002382 <d_expression_1+0x56>
 800241c:	3202      	adds	r2, #2
 800241e:	60c2      	str	r2, [r0, #12]
 8002420:	f7ff ff84 	bl	800232c <d_expression_1>
 8002424:	2300      	movs	r3, #0
 8002426:	4602      	mov	r2, r0
 8002428:	214b      	movs	r1, #75	; 0x4b
 800242a:	4620      	mov	r0, r4
 800242c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002430:	f7fd be8c 	b.w	800014c <d_make_comp>
 8002434:	7853      	ldrb	r3, [r2, #1]
 8002436:	2b6e      	cmp	r3, #110	; 0x6e
 8002438:	d1a3      	bne.n	8002382 <d_expression_1+0x56>
 800243a:	3202      	adds	r2, #2
 800243c:	60c2      	str	r2, [r0, #12]
 800243e:	e788      	b.n	8002352 <d_expression_1+0x26>
 8002440:	68c1      	ldr	r1, [r0, #12]
 8002442:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002444:	688a      	ldr	r2, [r1, #8]
 8002446:	680e      	ldr	r6, [r1, #0]
 8002448:	3a02      	subs	r2, #2
 800244a:	4413      	add	r3, r2
 800244c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800244e:	7833      	ldrb	r3, [r6, #0]
 8002450:	2b73      	cmp	r3, #115	; 0x73
 8002452:	d15c      	bne.n	800250e <d_expression_1+0x1e2>
 8002454:	7872      	ldrb	r2, [r6, #1]
 8002456:	2a74      	cmp	r2, #116	; 0x74
 8002458:	d159      	bne.n	800250e <d_expression_1+0x1e2>
 800245a:	78b2      	ldrb	r2, [r6, #2]
 800245c:	2a00      	cmp	r2, #0
 800245e:	d156      	bne.n	800250e <d_expression_1+0x1e2>
 8002460:	4620      	mov	r0, r4
 8002462:	f7fe fb07 	bl	8000a74 <d_type>
 8002466:	4603      	mov	r3, r0
 8002468:	462a      	mov	r2, r5
 800246a:	4620      	mov	r0, r4
 800246c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002470:	2137      	movs	r1, #55	; 0x37
 8002472:	f7fd be6b 	b.w	800014c <d_make_comp>
 8002476:	2500      	movs	r5, #0
 8002478:	4628      	mov	r0, r5
 800247a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800247e:	e6c5      	b.n	800220c <d_expr_primary>
 8002480:	f7fe b8da 	b.w	8000638 <d_template_param>
 8002484:	3301      	adds	r3, #1
 8002486:	60e3      	str	r3, [r4, #12]
 8002488:	4620      	mov	r0, r4
 800248a:	f000 fa81 	bl	8002990 <d_template_args_1>
 800248e:	462a      	mov	r2, r5
 8002490:	4603      	mov	r3, r0
 8002492:	2104      	movs	r1, #4
 8002494:	4620      	mov	r0, r4
 8002496:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800249a:	f7fd be57 	b.w	800014c <d_make_comp>
 800249e:	2b74      	cmp	r3, #116	; 0x74
 80024a0:	f47f af6f 	bne.w	8002382 <d_expression_1+0x56>
 80024a4:	7853      	ldrb	r3, [r2, #1]
 80024a6:	2b6c      	cmp	r3, #108	; 0x6c
 80024a8:	f47f af6b 	bne.w	8002382 <d_expression_1+0x56>
 80024ac:	3202      	adds	r2, #2
 80024ae:	60e2      	str	r2, [r4, #12]
 80024b0:	f7fe fae0 	bl	8000a74 <d_type>
 80024b4:	68e2      	ldr	r2, [r4, #12]
 80024b6:	4605      	mov	r5, r0
 80024b8:	e017      	b.n	80024ea <d_expression_1+0x1be>
 80024ba:	3202      	adds	r2, #2
 80024bc:	60c2      	str	r2, [r0, #12]
 80024be:	f7fe fad9 	bl	8000a74 <d_type>
 80024c2:	4605      	mov	r5, r0
 80024c4:	4620      	mov	r0, r4
 80024c6:	f7ff f81b 	bl	8001500 <d_unqualified_name>
 80024ca:	68e3      	ldr	r3, [r4, #12]
 80024cc:	4606      	mov	r6, r0
 80024ce:	781a      	ldrb	r2, [r3, #0]
 80024d0:	2a49      	cmp	r2, #73	; 0x49
 80024d2:	d023      	beq.n	800251c <d_expression_1+0x1f0>
 80024d4:	4603      	mov	r3, r0
 80024d6:	462a      	mov	r2, r5
 80024d8:	4620      	mov	r0, r4
 80024da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80024de:	2101      	movs	r1, #1
 80024e0:	f7fd be34 	b.w	800014c <d_make_comp>
 80024e4:	2500      	movs	r5, #0
 80024e6:	3202      	adds	r2, #2
 80024e8:	60e2      	str	r2, [r4, #12]
 80024ea:	7811      	ldrb	r1, [r2, #0]
 80024ec:	2900      	cmp	r1, #0
 80024ee:	d0c2      	beq.n	8002476 <d_expression_1+0x14a>
 80024f0:	7853      	ldrb	r3, [r2, #1]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d0bf      	beq.n	8002476 <d_expression_1+0x14a>
 80024f6:	2145      	movs	r1, #69	; 0x45
 80024f8:	4620      	mov	r0, r4
 80024fa:	f000 f939 	bl	8002770 <d_exprlist>
 80024fe:	462a      	mov	r2, r5
 8002500:	4603      	mov	r3, r0
 8002502:	2131      	movs	r1, #49	; 0x31
 8002504:	4620      	mov	r0, r4
 8002506:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800250a:	f7fd be1f 	b.w	800014c <d_make_comp>
 800250e:	68cf      	ldr	r7, [r1, #12]
 8002510:	2f03      	cmp	r7, #3
 8002512:	d8b0      	bhi.n	8002476 <d_expression_1+0x14a>
 8002514:	e8df f007 	tbb	[pc, r7]
 8002518:	3c66132f 	.word	0x3c66132f
 800251c:	3301      	adds	r3, #1
 800251e:	60e3      	str	r3, [r4, #12]
 8002520:	4620      	mov	r0, r4
 8002522:	f000 fa35 	bl	8002990 <d_template_args_1>
 8002526:	4632      	mov	r2, r6
 8002528:	4603      	mov	r3, r0
 800252a:	2104      	movs	r1, #4
 800252c:	4620      	mov	r0, r4
 800252e:	f7fd fe0d 	bl	800014c <d_make_comp>
 8002532:	4603      	mov	r3, r0
 8002534:	e7cf      	b.n	80024d6 <d_expression_1+0x1aa>
 8002536:	3203      	adds	r2, #3
 8002538:	2001      	movs	r0, #1
 800253a:	60e2      	str	r2, [r4, #12]
 800253c:	e756      	b.n	80023ec <d_expression_1+0xc0>
 800253e:	7832      	ldrb	r2, [r6, #0]
 8002540:	2a70      	cmp	r2, #112	; 0x70
 8002542:	f000 8082 	beq.w	800264a <d_expression_1+0x31e>
 8002546:	2a6d      	cmp	r2, #109	; 0x6d
 8002548:	d07f      	beq.n	800264a <d_expression_1+0x31e>
 800254a:	2700      	movs	r7, #0
 800254c:	2b73      	cmp	r3, #115	; 0x73
 800254e:	d177      	bne.n	8002640 <d_expression_1+0x314>
 8002550:	7873      	ldrb	r3, [r6, #1]
 8002552:	2b50      	cmp	r3, #80	; 0x50
 8002554:	d174      	bne.n	8002640 <d_expression_1+0x314>
 8002556:	78b3      	ldrb	r3, [r6, #2]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d171      	bne.n	8002640 <d_expression_1+0x314>
 800255c:	4620      	mov	r0, r4
 800255e:	f000 fa17 	bl	8002990 <d_template_args_1>
 8002562:	4603      	mov	r3, r0
 8002564:	2f00      	cmp	r7, #0
 8002566:	f43f af7f 	beq.w	8002468 <d_expression_1+0x13c>
 800256a:	461a      	mov	r2, r3
 800256c:	2139      	movs	r1, #57	; 0x39
 800256e:	4620      	mov	r0, r4
 8002570:	f7fd fdec 	bl	800014c <d_make_comp>
 8002574:	e777      	b.n	8002466 <d_expression_1+0x13a>
 8002576:	462a      	mov	r2, r5
 8002578:	4620      	mov	r0, r4
 800257a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800257e:	2300      	movs	r3, #0
 8002580:	2136      	movs	r1, #54	; 0x36
 8002582:	f7fd bde3 	b.w	800014c <d_make_comp>
 8002586:	4620      	mov	r0, r4
 8002588:	f7ff fed0 	bl	800232c <d_expression_1>
 800258c:	4603      	mov	r3, r0
 800258e:	e76b      	b.n	8002468 <d_expression_1+0x13c>
 8002590:	2b71      	cmp	r3, #113	; 0x71
 8002592:	d168      	bne.n	8002666 <d_expression_1+0x33a>
 8002594:	7873      	ldrb	r3, [r6, #1]
 8002596:	2b75      	cmp	r3, #117	; 0x75
 8002598:	d165      	bne.n	8002666 <d_expression_1+0x33a>
 800259a:	78b3      	ldrb	r3, [r6, #2]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d162      	bne.n	8002666 <d_expression_1+0x33a>
 80025a0:	4620      	mov	r0, r4
 80025a2:	f7ff fec3 	bl	800232c <d_expression_1>
 80025a6:	4606      	mov	r6, r0
 80025a8:	4620      	mov	r0, r4
 80025aa:	f7ff febf 	bl	800232c <d_expression_1>
 80025ae:	4607      	mov	r7, r0
 80025b0:	4620      	mov	r0, r4
 80025b2:	f7ff febb 	bl	800232c <d_expression_1>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2800      	cmp	r0, #0
 80025ba:	f43f af5c 	beq.w	8002476 <d_expression_1+0x14a>
 80025be:	463a      	mov	r2, r7
 80025c0:	213c      	movs	r1, #60	; 0x3c
 80025c2:	4620      	mov	r0, r4
 80025c4:	f7fd fdc2 	bl	800014c <d_make_comp>
 80025c8:	4632      	mov	r2, r6
 80025ca:	4603      	mov	r3, r0
 80025cc:	213b      	movs	r1, #59	; 0x3b
 80025ce:	4620      	mov	r0, r4
 80025d0:	f7fd fdbc 	bl	800014c <d_make_comp>
 80025d4:	462a      	mov	r2, r5
 80025d6:	4603      	mov	r3, r0
 80025d8:	213a      	movs	r1, #58	; 0x3a
 80025da:	4620      	mov	r0, r4
 80025dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80025e0:	f7fd bdb4 	b.w	800014c <d_make_comp>
 80025e4:	68eb      	ldr	r3, [r5, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	785a      	ldrb	r2, [r3, #1]
 80025ea:	2a63      	cmp	r2, #99	; 0x63
 80025ec:	f000 8092 	beq.w	8002714 <d_expression_1+0x3e8>
 80025f0:	7833      	ldrb	r3, [r6, #0]
 80025f2:	2b66      	cmp	r3, #102	; 0x66
 80025f4:	f000 809c 	beq.w	8002730 <d_expression_1+0x404>
 80025f8:	4620      	mov	r0, r4
 80025fa:	f7ff fe97 	bl	800232c <d_expression_1>
 80025fe:	4607      	mov	r7, r0
 8002600:	7833      	ldrb	r3, [r6, #0]
 8002602:	2b63      	cmp	r3, #99	; 0x63
 8002604:	d156      	bne.n	80026b4 <d_expression_1+0x388>
 8002606:	7872      	ldrb	r2, [r6, #1]
 8002608:	2a6c      	cmp	r2, #108	; 0x6c
 800260a:	d153      	bne.n	80026b4 <d_expression_1+0x388>
 800260c:	78b2      	ldrb	r2, [r6, #2]
 800260e:	2a00      	cmp	r2, #0
 8002610:	d150      	bne.n	80026b4 <d_expression_1+0x388>
 8002612:	2145      	movs	r1, #69	; 0x45
 8002614:	4620      	mov	r0, r4
 8002616:	f000 f8ab 	bl	8002770 <d_exprlist>
 800261a:	4606      	mov	r6, r0
 800261c:	4633      	mov	r3, r6
 800261e:	463a      	mov	r2, r7
 8002620:	2139      	movs	r1, #57	; 0x39
 8002622:	4620      	mov	r0, r4
 8002624:	f7fd fd92 	bl	800014c <d_make_comp>
 8002628:	462a      	mov	r2, r5
 800262a:	4603      	mov	r3, r0
 800262c:	2138      	movs	r1, #56	; 0x38
 800262e:	4620      	mov	r0, r4
 8002630:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002634:	f7fd bd8a 	b.w	800014c <d_make_comp>
 8002638:	3203      	adds	r2, #3
 800263a:	2000      	movs	r0, #0
 800263c:	60e2      	str	r2, [r4, #12]
 800263e:	e6d5      	b.n	80023ec <d_expression_1+0xc0>
 8002640:	4620      	mov	r0, r4
 8002642:	f7ff fe73 	bl	800232c <d_expression_1>
 8002646:	4603      	mov	r3, r0
 8002648:	e78c      	b.n	8002564 <d_expression_1+0x238>
 800264a:	7871      	ldrb	r1, [r6, #1]
 800264c:	4291      	cmp	r1, r2
 800264e:	f47f af7c 	bne.w	800254a <d_expression_1+0x21e>
 8002652:	68e2      	ldr	r2, [r4, #12]
 8002654:	7811      	ldrb	r1, [r2, #0]
 8002656:	295f      	cmp	r1, #95	; 0x5f
 8002658:	f47f af78 	bne.w	800254c <d_expression_1+0x220>
 800265c:	3201      	adds	r2, #1
 800265e:	60e2      	str	r2, [r4, #12]
 8002660:	2700      	movs	r7, #0
 8002662:	7833      	ldrb	r3, [r6, #0]
 8002664:	e772      	b.n	800254c <d_expression_1+0x220>
 8002666:	7833      	ldrb	r3, [r6, #0]
 8002668:	2b66      	cmp	r3, #102	; 0x66
 800266a:	d06d      	beq.n	8002748 <d_expression_1+0x41c>
 800266c:	2b6e      	cmp	r3, #110	; 0x6e
 800266e:	f47f af02 	bne.w	8002476 <d_expression_1+0x14a>
 8002672:	7873      	ldrb	r3, [r6, #1]
 8002674:	2b77      	cmp	r3, #119	; 0x77
 8002676:	d002      	beq.n	800267e <d_expression_1+0x352>
 8002678:	2b61      	cmp	r3, #97	; 0x61
 800267a:	f47f aefc 	bne.w	8002476 <d_expression_1+0x14a>
 800267e:	215f      	movs	r1, #95	; 0x5f
 8002680:	4620      	mov	r0, r4
 8002682:	f000 f875 	bl	8002770 <d_exprlist>
 8002686:	4606      	mov	r6, r0
 8002688:	4620      	mov	r0, r4
 800268a:	f7fe f9f3 	bl	8000a74 <d_type>
 800268e:	68e3      	ldr	r3, [r4, #12]
 8002690:	4607      	mov	r7, r0
 8002692:	781a      	ldrb	r2, [r3, #0]
 8002694:	2a45      	cmp	r2, #69	; 0x45
 8002696:	d067      	beq.n	8002768 <d_expression_1+0x43c>
 8002698:	2a70      	cmp	r2, #112	; 0x70
 800269a:	d059      	beq.n	8002750 <d_expression_1+0x424>
 800269c:	2a69      	cmp	r2, #105	; 0x69
 800269e:	f47f aeea 	bne.w	8002476 <d_expression_1+0x14a>
 80026a2:	785b      	ldrb	r3, [r3, #1]
 80026a4:	2b6c      	cmp	r3, #108	; 0x6c
 80026a6:	f47f aee6 	bne.w	8002476 <d_expression_1+0x14a>
 80026aa:	4620      	mov	r0, r4
 80026ac:	f7ff fe3e 	bl	800232c <d_expression_1>
 80026b0:	4603      	mov	r3, r0
 80026b2:	e784      	b.n	80025be <d_expression_1+0x292>
 80026b4:	2b64      	cmp	r3, #100	; 0x64
 80026b6:	d126      	bne.n	8002706 <d_expression_1+0x3da>
 80026b8:	7872      	ldrb	r2, [r6, #1]
 80026ba:	2a74      	cmp	r2, #116	; 0x74
 80026bc:	d123      	bne.n	8002706 <d_expression_1+0x3da>
 80026be:	78b2      	ldrb	r2, [r6, #2]
 80026c0:	bb0a      	cbnz	r2, 8002706 <d_expression_1+0x3da>
 80026c2:	4620      	mov	r0, r4
 80026c4:	f7fe ff1c 	bl	8001500 <d_unqualified_name>
 80026c8:	68e3      	ldr	r3, [r4, #12]
 80026ca:	4606      	mov	r6, r0
 80026cc:	781a      	ldrb	r2, [r3, #0]
 80026ce:	2a49      	cmp	r2, #73	; 0x49
 80026d0:	d1a4      	bne.n	800261c <d_expression_1+0x2f0>
 80026d2:	3301      	adds	r3, #1
 80026d4:	60e3      	str	r3, [r4, #12]
 80026d6:	4620      	mov	r0, r4
 80026d8:	f000 f95a 	bl	8002990 <d_template_args_1>
 80026dc:	4632      	mov	r2, r6
 80026de:	4603      	mov	r3, r0
 80026e0:	2104      	movs	r1, #4
 80026e2:	4620      	mov	r0, r4
 80026e4:	f7fd fd32 	bl	800014c <d_make_comp>
 80026e8:	4606      	mov	r6, r0
 80026ea:	e797      	b.n	800261c <d_expression_1+0x2f0>
 80026ec:	68e3      	ldr	r3, [r4, #12]
 80026ee:	781a      	ldrb	r2, [r3, #0]
 80026f0:	2a5f      	cmp	r2, #95	; 0x5f
 80026f2:	f47f af48 	bne.w	8002586 <d_expression_1+0x25a>
 80026f6:	3301      	adds	r3, #1
 80026f8:	60e3      	str	r3, [r4, #12]
 80026fa:	2145      	movs	r1, #69	; 0x45
 80026fc:	4620      	mov	r0, r4
 80026fe:	f000 f837 	bl	8002770 <d_exprlist>
 8002702:	4603      	mov	r3, r0
 8002704:	e6b0      	b.n	8002468 <d_expression_1+0x13c>
 8002706:	2b70      	cmp	r3, #112	; 0x70
 8002708:	d017      	beq.n	800273a <d_expression_1+0x40e>
 800270a:	4620      	mov	r0, r4
 800270c:	f7ff fe0e 	bl	800232c <d_expression_1>
 8002710:	4606      	mov	r6, r0
 8002712:	e783      	b.n	800261c <d_expression_1+0x2f0>
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 800271a:	2a01      	cmp	r2, #1
 800271c:	d903      	bls.n	8002726 <d_expression_1+0x3fa>
 800271e:	3b72      	subs	r3, #114	; 0x72
 8002720:	2b01      	cmp	r3, #1
 8002722:	f63f af65 	bhi.w	80025f0 <d_expression_1+0x2c4>
 8002726:	4620      	mov	r0, r4
 8002728:	f7fe f9a4 	bl	8000a74 <d_type>
 800272c:	4607      	mov	r7, r0
 800272e:	e767      	b.n	8002600 <d_expression_1+0x2d4>
 8002730:	4620      	mov	r0, r4
 8002732:	f7fe fdc9 	bl	80012c8 <d_operator_name>
 8002736:	4607      	mov	r7, r0
 8002738:	e762      	b.n	8002600 <d_expression_1+0x2d4>
 800273a:	7873      	ldrb	r3, [r6, #1]
 800273c:	2b74      	cmp	r3, #116	; 0x74
 800273e:	d1e4      	bne.n	800270a <d_expression_1+0x3de>
 8002740:	78b3      	ldrb	r3, [r6, #2]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d0bd      	beq.n	80026c2 <d_expression_1+0x396>
 8002746:	e7e0      	b.n	800270a <d_expression_1+0x3de>
 8002748:	4620      	mov	r0, r4
 800274a:	f7fe fdbd 	bl	80012c8 <d_operator_name>
 800274e:	e72a      	b.n	80025a6 <d_expression_1+0x27a>
 8002750:	785a      	ldrb	r2, [r3, #1]
 8002752:	2a69      	cmp	r2, #105	; 0x69
 8002754:	f47f ae8f 	bne.w	8002476 <d_expression_1+0x14a>
 8002758:	3302      	adds	r3, #2
 800275a:	60e3      	str	r3, [r4, #12]
 800275c:	2145      	movs	r1, #69	; 0x45
 800275e:	4620      	mov	r0, r4
 8002760:	f000 f806 	bl	8002770 <d_exprlist>
 8002764:	4603      	mov	r3, r0
 8002766:	e72a      	b.n	80025be <d_expression_1+0x292>
 8002768:	3301      	adds	r3, #1
 800276a:	60e3      	str	r3, [r4, #12]
 800276c:	2300      	movs	r3, #0
 800276e:	e726      	b.n	80025be <d_expression_1+0x292>

08002770 <d_exprlist>:
 8002770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002774:	460e      	mov	r6, r1
 8002776:	2300      	movs	r3, #0
 8002778:	68c2      	ldr	r2, [r0, #12]
 800277a:	b082      	sub	sp, #8
 800277c:	7811      	ldrb	r1, [r2, #0]
 800277e:	4604      	mov	r4, r0
 8002780:	42b1      	cmp	r1, r6
 8002782:	9301      	str	r3, [sp, #4]
 8002784:	d024      	beq.n	80027d0 <d_exprlist+0x60>
 8002786:	2701      	movs	r7, #1
 8002788:	ad01      	add	r5, sp, #4
 800278a:	e00c      	b.n	80027a6 <d_exprlist+0x36>
 800278c:	2300      	movs	r3, #0
 800278e:	212e      	movs	r1, #46	; 0x2e
 8002790:	4620      	mov	r0, r4
 8002792:	f7fd fcdb 	bl	800014c <d_make_comp>
 8002796:	6028      	str	r0, [r5, #0]
 8002798:	f100 0510 	add.w	r5, r0, #16
 800279c:	b170      	cbz	r0, 80027bc <d_exprlist+0x4c>
 800279e:	68e3      	ldr	r3, [r4, #12]
 80027a0:	781a      	ldrb	r2, [r3, #0]
 80027a2:	42b2      	cmp	r2, r6
 80027a4:	d00e      	beq.n	80027c4 <d_exprlist+0x54>
 80027a6:	f8d4 8030 	ldr.w	r8, [r4, #48]	; 0x30
 80027aa:	4620      	mov	r0, r4
 80027ac:	6327      	str	r7, [r4, #48]	; 0x30
 80027ae:	f7ff fdbd 	bl	800232c <d_expression_1>
 80027b2:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
 80027b6:	4602      	mov	r2, r0
 80027b8:	2800      	cmp	r0, #0
 80027ba:	d1e7      	bne.n	800278c <d_exprlist+0x1c>
 80027bc:	2000      	movs	r0, #0
 80027be:	b002      	add	sp, #8
 80027c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027c4:	9801      	ldr	r0, [sp, #4]
 80027c6:	3301      	adds	r3, #1
 80027c8:	60e3      	str	r3, [r4, #12]
 80027ca:	b002      	add	sp, #8
 80027cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027d0:	1c51      	adds	r1, r2, #1
 80027d2:	60c1      	str	r1, [r0, #12]
 80027d4:	461a      	mov	r2, r3
 80027d6:	212e      	movs	r1, #46	; 0x2e
 80027d8:	b002      	add	sp, #8
 80027da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80027de:	f7fd bcb5 	b.w	800014c <d_make_comp>
 80027e2:	bf00      	nop

080027e4 <d_cv_qualifiers>:
 80027e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027e8:	f1b2 0900 	subs.w	r9, r2, #0
 80027ec:	68c2      	ldr	r2, [r0, #12]
 80027ee:	460f      	mov	r7, r1
 80027f0:	460d      	mov	r5, r1
 80027f2:	f04f 0b01 	mov.w	fp, #1
 80027f6:	4604      	mov	r4, r0
 80027f8:	bf15      	itete	ne
 80027fa:	f04f 0a1e 	movne.w	sl, #30
 80027fe:	f04f 0a1b 	moveq.w	sl, #27
 8002802:	f04f 081d 	movne.w	r8, #29
 8002806:	f04f 081a 	moveq.w	r8, #26
 800280a:	bf14      	ite	ne
 800280c:	261c      	movne	r6, #28
 800280e:	2619      	moveq	r6, #25
 8002810:	7811      	ldrb	r1, [r2, #0]
 8002812:	b083      	sub	sp, #12
 8002814:	e01b      	b.n	800284e <d_cv_qualifiers+0x6a>
 8002816:	2956      	cmp	r1, #86	; 0x56
 8002818:	d034      	beq.n	8002884 <d_cv_qualifiers+0xa0>
 800281a:	294b      	cmp	r1, #75	; 0x4b
 800281c:	d039      	beq.n	8002892 <d_cv_qualifiers+0xae>
 800281e:	7853      	ldrb	r3, [r2, #1]
 8002820:	b35b      	cbz	r3, 800287a <d_cv_qualifiers+0x96>
 8002822:	1c93      	adds	r3, r2, #2
 8002824:	60e3      	str	r3, [r4, #12]
 8002826:	7851      	ldrb	r1, [r2, #1]
 8002828:	2978      	cmp	r1, #120	; 0x78
 800282a:	d052      	beq.n	80028d2 <d_cv_qualifiers+0xee>
 800282c:	296f      	cmp	r1, #111	; 0x6f
 800282e:	d136      	bne.n	800289e <d_cv_qualifiers+0xba>
 8002830:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002832:	214f      	movs	r1, #79	; 0x4f
 8002834:	3309      	adds	r3, #9
 8002836:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002838:	2300      	movs	r3, #0
 800283a:	2200      	movs	r2, #0
 800283c:	4620      	mov	r0, r4
 800283e:	f7fd fc85 	bl	800014c <d_make_comp>
 8002842:	6028      	str	r0, [r5, #0]
 8002844:	b1c8      	cbz	r0, 800287a <d_cv_qualifiers+0x96>
 8002846:	68e2      	ldr	r2, [r4, #12]
 8002848:	f100 050c 	add.w	r5, r0, #12
 800284c:	7811      	ldrb	r1, [r2, #0]
 800284e:	4610      	mov	r0, r2
 8002850:	f7fd fe20 	bl	8000494 <next_is_type_qual.isra.0>
 8002854:	2800      	cmp	r0, #0
 8002856:	d042      	beq.n	80028de <d_cv_qualifiers+0xfa>
 8002858:	1c53      	adds	r3, r2, #1
 800285a:	2972      	cmp	r1, #114	; 0x72
 800285c:	60e3      	str	r3, [r4, #12]
 800285e:	d1da      	bne.n	8002816 <d_cv_qualifiers+0x32>
 8002860:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002862:	4631      	mov	r1, r6
 8002864:	f103 0209 	add.w	r2, r3, #9
 8002868:	62e2      	str	r2, [r4, #44]	; 0x2c
 800286a:	2300      	movs	r3, #0
 800286c:	2200      	movs	r2, #0
 800286e:	4620      	mov	r0, r4
 8002870:	f7fd fc6c 	bl	800014c <d_make_comp>
 8002874:	6028      	str	r0, [r5, #0]
 8002876:	2800      	cmp	r0, #0
 8002878:	d1e5      	bne.n	8002846 <d_cv_qualifiers+0x62>
 800287a:	2500      	movs	r5, #0
 800287c:	4628      	mov	r0, r5
 800287e:	b003      	add	sp, #12
 8002880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002884:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002886:	4641      	mov	r1, r8
 8002888:	f103 0209 	add.w	r2, r3, #9
 800288c:	62e2      	str	r2, [r4, #44]	; 0x2c
 800288e:	2300      	movs	r3, #0
 8002890:	e7d3      	b.n	800283a <d_cv_qualifiers+0x56>
 8002892:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002894:	4651      	mov	r1, sl
 8002896:	1d9a      	adds	r2, r3, #6
 8002898:	62e2      	str	r2, [r4, #44]	; 0x2c
 800289a:	2300      	movs	r3, #0
 800289c:	e7cd      	b.n	800283a <d_cv_qualifiers+0x56>
 800289e:	294f      	cmp	r1, #79	; 0x4f
 80028a0:	d139      	bne.n	8002916 <d_cv_qualifiers+0x132>
 80028a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80028a4:	4620      	mov	r0, r4
 80028a6:	3309      	adds	r3, #9
 80028a8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80028aa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80028ac:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
 80028b0:	9101      	str	r1, [sp, #4]
 80028b2:	9300      	str	r3, [sp, #0]
 80028b4:	f7ff fd3a 	bl	800232c <d_expression_1>
 80028b8:	9b00      	ldr	r3, [sp, #0]
 80028ba:	9901      	ldr	r1, [sp, #4]
 80028bc:	6323      	str	r3, [r4, #48]	; 0x30
 80028be:	4603      	mov	r3, r0
 80028c0:	2800      	cmp	r0, #0
 80028c2:	d0da      	beq.n	800287a <d_cv_qualifiers+0x96>
 80028c4:	68e2      	ldr	r2, [r4, #12]
 80028c6:	7810      	ldrb	r0, [r2, #0]
 80028c8:	2845      	cmp	r0, #69	; 0x45
 80028ca:	d1d6      	bne.n	800287a <d_cv_qualifiers+0x96>
 80028cc:	3201      	adds	r2, #1
 80028ce:	60e2      	str	r2, [r4, #12]
 80028d0:	e7b3      	b.n	800283a <d_cv_qualifiers+0x56>
 80028d2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80028d4:	214d      	movs	r1, #77	; 0x4d
 80028d6:	3311      	adds	r3, #17
 80028d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80028da:	2300      	movs	r3, #0
 80028dc:	e7ad      	b.n	800283a <d_cv_qualifiers+0x56>
 80028de:	f1b9 0f00 	cmp.w	r9, #0
 80028e2:	d1cb      	bne.n	800287c <d_cv_qualifiers+0x98>
 80028e4:	2946      	cmp	r1, #70	; 0x46
 80028e6:	d1c9      	bne.n	800287c <d_cv_qualifiers+0x98>
 80028e8:	42bd      	cmp	r5, r7
 80028ea:	d0c7      	beq.n	800287c <d_cv_qualifiers+0x98>
 80028ec:	201d      	movs	r0, #29
 80028ee:	211e      	movs	r1, #30
 80028f0:	221c      	movs	r2, #28
 80028f2:	e004      	b.n	80028fe <d_cv_qualifiers+0x11a>
 80028f4:	2b19      	cmp	r3, #25
 80028f6:	d00c      	beq.n	8002912 <d_cv_qualifiers+0x12e>
 80028f8:	370c      	adds	r7, #12
 80028fa:	42bd      	cmp	r5, r7
 80028fc:	d0be      	beq.n	800287c <d_cv_qualifiers+0x98>
 80028fe:	683f      	ldr	r7, [r7, #0]
 8002900:	783b      	ldrb	r3, [r7, #0]
 8002902:	2b1a      	cmp	r3, #26
 8002904:	d003      	beq.n	800290e <d_cv_qualifiers+0x12a>
 8002906:	2b1b      	cmp	r3, #27
 8002908:	d1f4      	bne.n	80028f4 <d_cv_qualifiers+0x110>
 800290a:	7039      	strb	r1, [r7, #0]
 800290c:	e7f4      	b.n	80028f8 <d_cv_qualifiers+0x114>
 800290e:	7038      	strb	r0, [r7, #0]
 8002910:	e7f2      	b.n	80028f8 <d_cv_qualifiers+0x114>
 8002912:	703a      	strb	r2, [r7, #0]
 8002914:	e7f0      	b.n	80028f8 <d_cv_qualifiers+0x114>
 8002916:	2977      	cmp	r1, #119	; 0x77
 8002918:	d1af      	bne.n	800287a <d_cv_qualifiers+0x96>
 800291a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800291c:	4620      	mov	r0, r4
 800291e:	3306      	adds	r3, #6
 8002920:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002922:	f7fe fd55 	bl	80013d0 <d_parmlist>
 8002926:	4603      	mov	r3, r0
 8002928:	2800      	cmp	r0, #0
 800292a:	d0a6      	beq.n	800287a <d_cv_qualifiers+0x96>
 800292c:	68e2      	ldr	r2, [r4, #12]
 800292e:	7811      	ldrb	r1, [r2, #0]
 8002930:	2945      	cmp	r1, #69	; 0x45
 8002932:	d1a2      	bne.n	800287a <d_cv_qualifiers+0x96>
 8002934:	3201      	adds	r2, #1
 8002936:	2150      	movs	r1, #80	; 0x50
 8002938:	60e2      	str	r2, [r4, #12]
 800293a:	e77e      	b.n	800283a <d_cv_qualifiers+0x56>

0800293c <d_template_arg>:
 800293c:	b538      	push	{r3, r4, r5, lr}
 800293e:	68c2      	ldr	r2, [r0, #12]
 8002940:	7813      	ldrb	r3, [r2, #0]
 8002942:	2b4c      	cmp	r3, #76	; 0x4c
 8002944:	d01f      	beq.n	8002986 <d_template_arg+0x4a>
 8002946:	4604      	mov	r4, r0
 8002948:	d807      	bhi.n	800295a <d_template_arg+0x1e>
 800294a:	3b49      	subs	r3, #73	; 0x49
 800294c:	2b01      	cmp	r3, #1
 800294e:	d815      	bhi.n	800297c <d_template_arg+0x40>
 8002950:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002954:	3201      	adds	r2, #1
 8002956:	60c2      	str	r2, [r0, #12]
 8002958:	e01a      	b.n	8002990 <d_template_args_1>
 800295a:	2b58      	cmp	r3, #88	; 0x58
 800295c:	d10e      	bne.n	800297c <d_template_arg+0x40>
 800295e:	2301      	movs	r3, #1
 8002960:	441a      	add	r2, r3
 8002962:	6b05      	ldr	r5, [r0, #48]	; 0x30
 8002964:	60c2      	str	r2, [r0, #12]
 8002966:	6303      	str	r3, [r0, #48]	; 0x30
 8002968:	f7ff fce0 	bl	800232c <d_expression_1>
 800296c:	68e3      	ldr	r3, [r4, #12]
 800296e:	6325      	str	r5, [r4, #48]	; 0x30
 8002970:	781a      	ldrb	r2, [r3, #0]
 8002972:	2a45      	cmp	r2, #69	; 0x45
 8002974:	d10a      	bne.n	800298c <d_template_arg+0x50>
 8002976:	3301      	adds	r3, #1
 8002978:	60e3      	str	r3, [r4, #12]
 800297a:	bd38      	pop	{r3, r4, r5, pc}
 800297c:	4620      	mov	r0, r4
 800297e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002982:	f7fe b877 	b.w	8000a74 <d_type>
 8002986:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800298a:	e43f      	b.n	800220c <d_expr_primary>
 800298c:	2000      	movs	r0, #0
 800298e:	bd38      	pop	{r3, r4, r5, pc}

08002990 <d_template_args_1>:
 8002990:	b570      	push	{r4, r5, r6, lr}
 8002992:	68c2      	ldr	r2, [r0, #12]
 8002994:	4604      	mov	r4, r0
 8002996:	7813      	ldrb	r3, [r2, #0]
 8002998:	6a86      	ldr	r6, [r0, #40]	; 0x28
 800299a:	2b45      	cmp	r3, #69	; 0x45
 800299c:	b082      	sub	sp, #8
 800299e:	f04f 0300 	mov.w	r3, #0
 80029a2:	d01e      	beq.n	80029e2 <d_template_args_1+0x52>
 80029a4:	ad01      	add	r5, sp, #4
 80029a6:	9301      	str	r3, [sp, #4]
 80029a8:	e00c      	b.n	80029c4 <d_template_args_1+0x34>
 80029aa:	2300      	movs	r3, #0
 80029ac:	212f      	movs	r1, #47	; 0x2f
 80029ae:	4620      	mov	r0, r4
 80029b0:	f7fd fbcc 	bl	800014c <d_make_comp>
 80029b4:	6028      	str	r0, [r5, #0]
 80029b6:	f100 0510 	add.w	r5, r0, #16
 80029ba:	b148      	cbz	r0, 80029d0 <d_template_args_1+0x40>
 80029bc:	68e3      	ldr	r3, [r4, #12]
 80029be:	781a      	ldrb	r2, [r3, #0]
 80029c0:	2a45      	cmp	r2, #69	; 0x45
 80029c2:	d008      	beq.n	80029d6 <d_template_args_1+0x46>
 80029c4:	4620      	mov	r0, r4
 80029c6:	f7ff ffb9 	bl	800293c <d_template_arg>
 80029ca:	4602      	mov	r2, r0
 80029cc:	2800      	cmp	r0, #0
 80029ce:	d1ec      	bne.n	80029aa <d_template_args_1+0x1a>
 80029d0:	2000      	movs	r0, #0
 80029d2:	b002      	add	sp, #8
 80029d4:	bd70      	pop	{r4, r5, r6, pc}
 80029d6:	9801      	ldr	r0, [sp, #4]
 80029d8:	3301      	adds	r3, #1
 80029da:	60e3      	str	r3, [r4, #12]
 80029dc:	62a6      	str	r6, [r4, #40]	; 0x28
 80029de:	b002      	add	sp, #8
 80029e0:	bd70      	pop	{r4, r5, r6, pc}
 80029e2:	3201      	adds	r2, #1
 80029e4:	60c2      	str	r2, [r0, #12]
 80029e6:	212f      	movs	r1, #47	; 0x2f
 80029e8:	461a      	mov	r2, r3
 80029ea:	b002      	add	sp, #8
 80029ec:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80029f0:	f7fd bbac 	b.w	800014c <d_make_comp>

080029f4 <d_print_comp_inner>:
 80029f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029f8:	4604      	mov	r4, r0
 80029fa:	b093      	sub	sp, #76	; 0x4c
 80029fc:	2a00      	cmp	r2, #0
 80029fe:	d05c      	beq.n	8002aba <d_print_comp_inner+0xc6>
 8002a00:	f8d0 5118 	ldr.w	r5, [r0, #280]	; 0x118
 8002a04:	2d00      	cmp	r5, #0
 8002a06:	d15b      	bne.n	8002ac0 <d_print_comp_inner+0xcc>
 8002a08:	7813      	ldrb	r3, [r2, #0]
 8002a0a:	4616      	mov	r6, r2
 8002a0c:	2b50      	cmp	r3, #80	; 0x50
 8002a0e:	d854      	bhi.n	8002aba <d_print_comp_inner+0xc6>
 8002a10:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002a14:	010509bf 	.word	0x010509bf
 8002a18:	018b0105 	.word	0x018b0105
 8002a1c:	07930716 	.word	0x07930716
 8002a20:	01600651 	.word	0x01600651
 8002a24:	027d02b4 	.word	0x027d02b4
 8002a28:	022f0256 	.word	0x022f0256
 8002a2c:	04d504fc 	.word	0x04d504fc
 8002a30:	047304ae 	.word	0x047304ae
 8002a34:	0337044c 	.word	0x0337044c
 8002a38:	02e90310 	.word	0x02e90310
 8002a3c:	06c806ef 	.word	0x06c806ef
 8002a40:	067a06a1 	.word	0x067a06a1
 8002a44:	008005b8 	.word	0x008005b8
 8002a48:	00800080 	.word	0x00800080
 8002a4c:	00590059 	.word	0x00590059
 8002a50:	00590059 	.word	0x00590059
 8002a54:	00590059 	.word	0x00590059
 8002a58:	00ad0059 	.word	0x00ad0059
 8002a5c:	005900ad 	.word	0x005900ad
 8002a60:	09930059 	.word	0x09930059
 8002a64:	02c30078 	.word	0x02c30078
 8002a68:	0096055c 	.word	0x0096055c
 8002a6c:	00960750 	.word	0x00960750
 8002a70:	00d000d0 	.word	0x00d000d0
 8002a74:	09180164 	.word	0x09180164
 8002a78:	08c708ee 	.word	0x08c708ee
 8002a7c:	08a00053 	.word	0x08a00053
 8002a80:	093d0965 	.word	0x093d0965
 8002a84:	005305ec 	.word	0x005305ec
 8002a88:	005301ef 	.word	0x005301ef
 8002a8c:	01300053 	.word	0x01300053
 8002a90:	07bf0130 	.word	0x07bf0130
 8002a94:	0523022a 	.word	0x0523022a
 8002a98:	08220870 	.word	0x08220870
 8002a9c:	096c07e6 	.word	0x096c07e6
 8002aa0:	00530849 	.word	0x00530849
 8002aa4:	03fe0425 	.word	0x03fe0425
 8002aa8:	038903d7 	.word	0x038903d7
 8002aac:	0059035e 	.word	0x0059035e
 8002ab0:	00590531 	.word	0x00590531
 8002ab4:	0059      	.short	0x0059
 8002ab6:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8002aba:	2301      	movs	r3, #1
 8002abc:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8002ac0:	b013      	add	sp, #76	; 0x4c
 8002ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	2300      	movs	r3, #0
 8002aca:	9304      	str	r3, [sp, #16]
 8002acc:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8002ad0:	9603      	str	r6, [sp, #12]
 8002ad2:	9302      	str	r3, [sp, #8]
 8002ad4:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
 8002ad8:	9305      	str	r3, [sp, #20]
 8002ada:	ab02      	add	r3, sp, #8
 8002adc:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8002ae0:	2a00      	cmp	r2, #0
 8002ae2:	d065      	beq.n	8002bb0 <d_print_comp_inner+0x1bc>
 8002ae4:	2111      	movs	r1, #17
 8002ae6:	4620      	mov	r0, r4
 8002ae8:	f002 f83c 	bl	8004b64 <d_print_comp>
 8002aec:	9b04      	ldr	r3, [sp, #16]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f001 82fa 	beq.w	80040e8 <d_print_comp_inner+0x16f4>
 8002af4:	9b02      	ldr	r3, [sp, #8]
 8002af6:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8002afa:	2d00      	cmp	r5, #0
 8002afc:	d0e0      	beq.n	8002ac0 <d_print_comp_inner+0xcc>
 8002afe:	f8c4 7110 	str.w	r7, [r4, #272]	; 0x110
 8002b02:	e7dd      	b.n	8002ac0 <d_print_comp_inner+0xcc>
 8002b04:	2111      	movs	r1, #17
 8002b06:	4620      	mov	r0, r4
 8002b08:	68f2      	ldr	r2, [r6, #12]
 8002b0a:	b013      	add	sp, #76	; 0x4c
 8002b0c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b10:	f002 b828 	b.w	8004b64 <d_print_comp>
 8002b14:	f8d0 e114 	ldr.w	lr, [r0, #276]	; 0x114
 8002b18:	f1be 0f00 	cmp.w	lr, #0
 8002b1c:	d03d      	beq.n	8002b9a <d_print_comp_inner+0x1a6>
 8002b1e:	4672      	mov	r2, lr
 8002b20:	6891      	ldr	r1, [r2, #8]
 8002b22:	b949      	cbnz	r1, 8002b38 <d_print_comp_inner+0x144>
 8002b24:	6850      	ldr	r0, [r2, #4]
 8002b26:	7800      	ldrb	r0, [r0, #0]
 8002b28:	f1a0 0c19 	sub.w	ip, r0, #25
 8002b2c:	f1bc 0f02 	cmp.w	ip, #2
 8002b30:	f201 850c 	bhi.w	800454c <d_print_comp_inner+0x1b58>
 8002b34:	4283      	cmp	r3, r0
 8002b36:	d0e5      	beq.n	8002b04 <d_print_comp_inner+0x110>
 8002b38:	6812      	ldr	r2, [r2, #0]
 8002b3a:	2a00      	cmp	r2, #0
 8002b3c:	d1f0      	bne.n	8002b20 <d_print_comp_inner+0x12c>
 8002b3e:	e02c      	b.n	8002b9a <d_print_comp_inner+0x1a6>
 8002b40:	2300      	movs	r3, #0
 8002b42:	e9d0 2144 	ldrd	r2, r1, [r0, #272]	; 0x110
 8002b46:	a802      	add	r0, sp, #8
 8002b48:	e9cd 1602 	strd	r1, r6, [sp, #8]
 8002b4c:	f8c4 0114 	str.w	r0, [r4, #276]	; 0x114
 8002b50:	9205      	str	r2, [sp, #20]
 8002b52:	2111      	movs	r1, #17
 8002b54:	4620      	mov	r0, r4
 8002b56:	6932      	ldr	r2, [r6, #16]
 8002b58:	9304      	str	r3, [sp, #16]
 8002b5a:	f002 f803 	bl	8004b64 <d_print_comp>
 8002b5e:	9b04      	ldr	r3, [sp, #16]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	f001 84da 	beq.w	800451a <d_print_comp_inner+0x1b26>
 8002b66:	9b02      	ldr	r3, [sp, #8]
 8002b68:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8002b6c:	e7a8      	b.n	8002ac0 <d_print_comp_inner+0xcc>
 8002b6e:	f8d0 5120 	ldr.w	r5, [r0, #288]	; 0x120
 8002b72:	68f1      	ldr	r1, [r6, #12]
 8002b74:	2d00      	cmp	r5, #0
 8002b76:	f041 83b5 	bne.w	80042e4 <d_print_comp_inner+0x18f0>
 8002b7a:	780b      	ldrb	r3, [r1, #0]
 8002b7c:	2b05      	cmp	r3, #5
 8002b7e:	f001 85fb 	beq.w	8004778 <d_print_comp_inner+0x1d84>
 8002b82:	2b23      	cmp	r3, #35	; 0x23
 8002b84:	f001 8306 	beq.w	8004194 <d_print_comp_inner+0x17a0>
 8002b88:	7832      	ldrb	r2, [r6, #0]
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	f001 8302 	beq.w	8004194 <d_print_comp_inner+0x17a0>
 8002b90:	2b24      	cmp	r3, #36	; 0x24
 8002b92:	f001 866f 	beq.w	8004874 <d_print_comp_inner+0x1e80>
 8002b96:	f8d4 e114 	ldr.w	lr, [r4, #276]	; 0x114
 8002b9a:	ab02      	add	r3, sp, #8
 8002b9c:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	f8d4 2110 	ldr.w	r2, [r4, #272]	; 0x110
 8002ba6:	f8cd e008 	str.w	lr, [sp, #8]
 8002baa:	e9cd 3204 	strd	r3, r2, [sp, #16]
 8002bae:	9603      	str	r6, [sp, #12]
 8002bb0:	68f2      	ldr	r2, [r6, #12]
 8002bb2:	e797      	b.n	8002ae4 <d_print_comp_inner+0xf0>
 8002bb4:	68f2      	ldr	r2, [r6, #12]
 8002bb6:	b112      	cbz	r2, 8002bbe <d_print_comp_inner+0x1ca>
 8002bb8:	2111      	movs	r1, #17
 8002bba:	f001 ffd3 	bl	8004b64 <d_print_comp>
 8002bbe:	6933      	ldr	r3, [r6, #16]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	f43f af7d 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 8002bc6:	f8d4 5100 	ldr.w	r5, [r4, #256]	; 0x100
 8002bca:	2dfd      	cmp	r5, #253	; 0xfd
 8002bcc:	f201 84c1 	bhi.w	8004552 <d_print_comp_inner+0x1b5e>
 8002bd0:	f8df 834c 	ldr.w	r8, [pc, #844]	; 8002f20 <d_print_comp_inner+0x52c>
 8002bd4:	272c      	movs	r7, #44	; 0x2c
 8002bd6:	f04f 0900 	mov.w	r9, #0
 8002bda:	4629      	mov	r1, r5
 8002bdc:	f108 0a01 	add.w	sl, r8, #1
 8002be0:	e00b      	b.n	8002bfa <d_print_comp_inner+0x206>
 8002be2:	460b      	mov	r3, r1
 8002be4:	3101      	adds	r1, #1
 8002be6:	45d0      	cmp	r8, sl
 8002be8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002bec:	54e7      	strb	r7, [r4, r3]
 8002bee:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002bf2:	f001 8280 	beq.w	80040f6 <d_print_comp_inner+0x1702>
 8002bf6:	f818 7f01 	ldrb.w	r7, [r8, #1]!
 8002bfa:	29ff      	cmp	r1, #255	; 0xff
 8002bfc:	d1f1      	bne.n	8002be2 <d_print_comp_inner+0x1ee>
 8002bfe:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002c02:	4620      	mov	r0, r4
 8002c04:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002c08:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002c0c:	4798      	blx	r3
 8002c0e:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8002c12:	2101      	movs	r1, #1
 8002c14:	3301      	adds	r3, #1
 8002c16:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	e7e3      	b.n	8002be6 <d_print_comp_inner+0x1f2>
 8002c1e:	4dc1      	ldr	r5, [pc, #772]	; (8002f24 <d_print_comp_inner+0x530>)
 8002c20:	2111      	movs	r1, #17
 8002c22:	68f2      	ldr	r2, [r6, #12]
 8002c24:	f001 ff9e 	bl	8004b64 <d_print_comp>
 8002c28:	273a      	movs	r7, #58	; 0x3a
 8002c2a:	f04f 0900 	mov.w	r9, #0
 8002c2e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002c32:	f105 0801 	add.w	r8, r5, #1
 8002c36:	e00b      	b.n	8002c50 <d_print_comp_inner+0x25c>
 8002c38:	460b      	mov	r3, r1
 8002c3a:	3101      	adds	r1, #1
 8002c3c:	45a8      	cmp	r8, r5
 8002c3e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002c42:	54e7      	strb	r7, [r4, r3]
 8002c44:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8002c48:	f001 818f 	beq.w	8003f6a <d_print_comp_inner+0x1576>
 8002c4c:	f815 7f01 	ldrb.w	r7, [r5, #1]!
 8002c50:	29ff      	cmp	r1, #255	; 0xff
 8002c52:	d1f1      	bne.n	8002c38 <d_print_comp_inner+0x244>
 8002c54:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002c58:	4620      	mov	r0, r4
 8002c5a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002c5e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8002c62:	4798      	blx	r3
 8002c64:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8002c68:	2101      	movs	r1, #1
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8002c70:	2300      	movs	r3, #0
 8002c72:	e7e3      	b.n	8002c3c <d_print_comp_inner+0x248>
 8002c74:	68f2      	ldr	r2, [r6, #12]
 8002c76:	7811      	ldrb	r1, [r2, #0]
 8002c78:	2927      	cmp	r1, #39	; 0x27
 8002c7a:	f041 8380 	bne.w	800437e <d_print_comp_inner+0x198a>
 8002c7e:	68d1      	ldr	r1, [r2, #12]
 8002c80:	7c0d      	ldrb	r5, [r1, #16]
 8002c82:	2d06      	cmp	r5, #6
 8002c84:	f201 828b 	bhi.w	800419e <d_print_comp_inner+0x17aa>
 8002c88:	2d00      	cmp	r5, #0
 8002c8a:	f041 8550 	bne.w	800472e <d_print_comp_inner+0x1d3a>
 8002c8e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002c92:	29ff      	cmp	r1, #255	; 0xff
 8002c94:	f001 853a 	beq.w	800470c <d_print_comp_inner+0x1d18>
 8002c98:	1c4b      	adds	r3, r1, #1
 8002c9a:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8002c9e:	2328      	movs	r3, #40	; 0x28
 8002ca0:	4620      	mov	r0, r4
 8002ca2:	5463      	strb	r3, [r4, r1]
 8002ca4:	2111      	movs	r1, #17
 8002ca6:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002caa:	f001 ff5b 	bl	8004b64 <d_print_comp>
 8002cae:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8002cb2:	29ff      	cmp	r1, #255	; 0xff
 8002cb4:	f001 851a 	beq.w	80046ec <d_print_comp_inner+0x1cf8>
 8002cb8:	1c4b      	adds	r3, r1, #1
 8002cba:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8002cbe:	2329      	movs	r3, #41	; 0x29
 8002cc0:	5463      	strb	r3, [r4, r1]
 8002cc2:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8002cc6:	7833      	ldrb	r3, [r6, #0]
 8002cc8:	2b3e      	cmp	r3, #62	; 0x3e
 8002cca:	f001 8509 	beq.w	80046e0 <d_print_comp_inner+0x1cec>
 8002cce:	2d08      	cmp	r5, #8
 8002cd0:	f001 84fa 	beq.w	80046c8 <d_print_comp_inner+0x1cd4>
 8002cd4:	2111      	movs	r1, #17
 8002cd6:	4620      	mov	r0, r4
 8002cd8:	6932      	ldr	r2, [r6, #16]
 8002cda:	e716      	b.n	8002b0a <d_print_comp_inner+0x116>
 8002cdc:	4f92      	ldr	r7, [pc, #584]	; (8002f28 <d_print_comp_inner+0x534>)
 8002cde:	2574      	movs	r5, #116	; 0x74
 8002ce0:	f04f 0800 	mov.w	r8, #0
 8002ce4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002ce8:	f107 091d 	add.w	r9, r7, #29
 8002cec:	e00b      	b.n	8002d06 <d_print_comp_inner+0x312>
 8002cee:	460b      	mov	r3, r1
 8002cf0:	3101      	adds	r1, #1
 8002cf2:	45b9      	cmp	r9, r7
 8002cf4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002cf8:	54e5      	strb	r5, [r4, r3]
 8002cfa:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8002cfe:	f43f af01 	beq.w	8002b04 <d_print_comp_inner+0x110>
 8002d02:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8002d06:	29ff      	cmp	r1, #255	; 0xff
 8002d08:	d1f1      	bne.n	8002cee <d_print_comp_inner+0x2fa>
 8002d0a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002d0e:	4620      	mov	r0, r4
 8002d10:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002d14:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8002d18:	4798      	blx	r3
 8002d1a:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8002d1e:	2101      	movs	r1, #1
 8002d20:	3301      	adds	r3, #1
 8002d22:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8002d26:	2300      	movs	r3, #0
 8002d28:	e7e3      	b.n	8002cf2 <d_print_comp_inner+0x2fe>
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	f8d6 900c 	ldr.w	r9, [r6, #12]
 8002d30:	f8d0 7114 	ldr.w	r7, [r0, #276]	; 0x114
 8002d34:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 8002d38:	f1b9 0f00 	cmp.w	r9, #0
 8002d3c:	f43f aebd 	beq.w	8002aba <d_print_comp_inner+0xc6>
 8002d40:	f10d 0808 	add.w	r8, sp, #8
 8002d44:	f8d0 c110 	ldr.w	ip, [r0, #272]	; 0x110
 8002d48:	4642      	mov	r2, r8
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	469a      	mov	sl, r3
 8002d4e:	e9c2 3900 	strd	r3, r9, [r2]
 8002d52:	e9c2 ac02 	strd	sl, ip, [r2, #8]
 8002d56:	f899 1000 	ldrb.w	r1, [r9]
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	294d      	cmp	r1, #77	; 0x4d
 8002d5e:	f1a1 0b1c 	sub.w	fp, r1, #28
 8002d62:	f1a1 0e4f 	sub.w	lr, r1, #79	; 0x4f
 8002d66:	f100 0501 	add.w	r5, r0, #1
 8002d6a:	f001 81ef 	beq.w	800414c <d_print_comp_inner+0x1758>
 8002d6e:	f201 805a 	bhi.w	8003e26 <d_print_comp_inner+0x1432>
 8002d72:	f1bb 0f04 	cmp.w	fp, #4
 8002d76:	f241 81e9 	bls.w	800414c <d_print_comp_inner+0x1758>
 8002d7a:	2902      	cmp	r1, #2
 8002d7c:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8002d80:	d116      	bne.n	8002db0 <d_print_comp_inner+0x3bc>
 8002d82:	f8d9 9010 	ldr.w	r9, [r9, #16]
 8002d86:	f899 1000 	ldrb.w	r1, [r9]
 8002d8a:	2947      	cmp	r1, #71	; 0x47
 8002d8c:	f001 8618 	beq.w	80049c0 <d_print_comp_inner+0x1fcc>
 8002d90:	f04f 0a00 	mov.w	sl, #0
 8002d94:	eb08 1000 	add.w	r0, r8, r0, lsl #4
 8002d98:	294d      	cmp	r1, #77	; 0x4d
 8002d9a:	f1a1 034f 	sub.w	r3, r1, #79	; 0x4f
 8002d9e:	f1a1 021c 	sub.w	r2, r1, #28
 8002da2:	f001 8398 	beq.w	80044d6 <d_print_comp_inner+0x1ae2>
 8002da6:	f201 8393 	bhi.w	80044d0 <d_print_comp_inner+0x1adc>
 8002daa:	2a04      	cmp	r2, #4
 8002dac:	f241 8393 	bls.w	80044d6 <d_print_comp_inner+0x1ae2>
 8002db0:	2904      	cmp	r1, #4
 8002db2:	bf04      	itt	eq
 8002db4:	e9cd c900 	strdeq	ip, r9, [sp]
 8002db8:	f8c4 d110 	streq.w	sp, [r4, #272]	; 0x110
 8002dbc:	2111      	movs	r1, #17
 8002dbe:	4620      	mov	r0, r4
 8002dc0:	6932      	ldr	r2, [r6, #16]
 8002dc2:	f001 fecf 	bl	8004b64 <d_print_comp>
 8002dc6:	f899 3000 	ldrb.w	r3, [r9]
 8002dca:	2b04      	cmp	r3, #4
 8002dcc:	d102      	bne.n	8002dd4 <d_print_comp_inner+0x3e0>
 8002dce:	9b00      	ldr	r3, [sp, #0]
 8002dd0:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8002dd4:	f04f 0920 	mov.w	r9, #32
 8002dd8:	eb08 1505 	add.w	r5, r8, r5, lsl #4
 8002ddc:	f855 6c08 	ldr.w	r6, [r5, #-8]
 8002de0:	2e00      	cmp	r6, #0
 8002de2:	f001 819f 	beq.w	8004124 <d_print_comp_inner+0x1730>
 8002de6:	3d10      	subs	r5, #16
 8002de8:	4545      	cmp	r5, r8
 8002dea:	d1f7      	bne.n	8002ddc <d_print_comp_inner+0x3e8>
 8002dec:	f8c4 7114 	str.w	r7, [r4, #276]	; 0x114
 8002df0:	e666      	b.n	8002ac0 <d_print_comp_inner+0xcc>
 8002df2:	6933      	ldr	r3, [r6, #16]
 8002df4:	781a      	ldrb	r2, [r3, #0]
 8002df6:	2a3b      	cmp	r2, #59	; 0x3b
 8002df8:	f47f ae5f 	bne.w	8002aba <d_print_comp_inner+0xc6>
 8002dfc:	691b      	ldr	r3, [r3, #16]
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	2b3c      	cmp	r3, #60	; 0x3c
 8002e02:	f47f ae5a 	bne.w	8002aba <d_print_comp_inner+0xc6>
 8002e06:	4632      	mov	r2, r6
 8002e08:	2111      	movs	r1, #17
 8002e0a:	f002 ffed 	bl	8005de8 <d_maybe_print_fold_expression>
 8002e0e:	2800      	cmp	r0, #0
 8002e10:	f47f ae56 	bne.w	8002ac0 <d_print_comp_inner+0xcc>
 8002e14:	e9d6 8303 	ldrd	r8, r3, [r6, #12]
 8002e18:	e9d3 6303 	ldrd	r6, r3, [r3, #12]
 8002e1c:	e9d3 7503 	ldrd	r7, r5, [r3, #12]
 8002e20:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8002e24:	4941      	ldr	r1, [pc, #260]	; (8002f2c <d_print_comp_inner+0x538>)
 8002e26:	6810      	ldr	r0, [r2, #0]
 8002e28:	f003 f97c 	bl	8006124 <strcmp>
 8002e2c:	2800      	cmp	r0, #0
 8002e2e:	f041 8609 	bne.w	8004a44 <d_print_comp_inner+0x2050>
 8002e32:	4632      	mov	r2, r6
 8002e34:	2111      	movs	r1, #17
 8002e36:	4620      	mov	r0, r4
 8002e38:	f002 ff68 	bl	8005d0c <d_print_subexpr>
 8002e3c:	4642      	mov	r2, r8
 8002e3e:	2111      	movs	r1, #17
 8002e40:	4620      	mov	r0, r4
 8002e42:	f002 fd81 	bl	8005948 <d_print_expr_op>
 8002e46:	2111      	movs	r1, #17
 8002e48:	4620      	mov	r0, r4
 8002e4a:	463a      	mov	r2, r7
 8002e4c:	f002 ff5e 	bl	8005d0c <d_print_subexpr>
 8002e50:	4620      	mov	r0, r4
 8002e52:	4937      	ldr	r1, [pc, #220]	; (8002f30 <d_print_comp_inner+0x53c>)
 8002e54:	f7fd fbbc 	bl	80005d0 <d_append_string>
 8002e58:	462a      	mov	r2, r5
 8002e5a:	2111      	movs	r1, #17
 8002e5c:	4620      	mov	r0, r4
 8002e5e:	b013      	add	sp, #76	; 0x4c
 8002e60:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e64:	f002 bf52 	b.w	8005d0c <d_print_subexpr>
 8002e68:	2111      	movs	r1, #17
 8002e6a:	68f2      	ldr	r2, [r6, #12]
 8002e6c:	f001 fe7a 	bl	8004b64 <d_print_comp>
 8002e70:	e730      	b.n	8002cd4 <d_print_comp_inner+0x2e0>
 8002e72:	4f30      	ldr	r7, [pc, #192]	; (8002f34 <d_print_comp_inner+0x540>)
 8002e74:	2563      	movs	r5, #99	; 0x63
 8002e76:	f04f 0800 	mov.w	r8, #0
 8002e7a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002e7e:	f107 0917 	add.w	r9, r7, #23
 8002e82:	e00b      	b.n	8002e9c <d_print_comp_inner+0x4a8>
 8002e84:	460b      	mov	r3, r1
 8002e86:	3101      	adds	r1, #1
 8002e88:	45b9      	cmp	r9, r7
 8002e8a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002e8e:	54e5      	strb	r5, [r4, r3]
 8002e90:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8002e94:	f000 87cf 	beq.w	8003e36 <d_print_comp_inner+0x1442>
 8002e98:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8002e9c:	29ff      	cmp	r1, #255	; 0xff
 8002e9e:	d1f1      	bne.n	8002e84 <d_print_comp_inner+0x490>
 8002ea0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002ea4:	4620      	mov	r0, r4
 8002ea6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002eaa:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8002eae:	4798      	blx	r3
 8002eb0:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8002eb4:	2101      	movs	r1, #1
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	e7e3      	b.n	8002e88 <d_print_comp_inner+0x494>
 8002ec0:	4f1d      	ldr	r7, [pc, #116]	; (8002f38 <d_print_comp_inner+0x544>)
 8002ec2:	2556      	movs	r5, #86	; 0x56
 8002ec4:	f04f 0800 	mov.w	r8, #0
 8002ec8:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002ecc:	f107 0907 	add.w	r9, r7, #7
 8002ed0:	e00b      	b.n	8002eea <d_print_comp_inner+0x4f6>
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	3101      	adds	r1, #1
 8002ed6:	45b9      	cmp	r9, r7
 8002ed8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002edc:	54e5      	strb	r5, [r4, r3]
 8002ede:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8002ee2:	f43f ae0f 	beq.w	8002b04 <d_print_comp_inner+0x110>
 8002ee6:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8002eea:	29ff      	cmp	r1, #255	; 0xff
 8002eec:	d1f1      	bne.n	8002ed2 <d_print_comp_inner+0x4de>
 8002eee:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002ef2:	4620      	mov	r0, r4
 8002ef4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002ef8:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8002efc:	4798      	blx	r3
 8002efe:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8002f02:	2101      	movs	r1, #1
 8002f04:	3301      	adds	r3, #1
 8002f06:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	e7e3      	b.n	8002ed6 <d_print_comp_inner+0x4e2>
 8002f0e:	4f0b      	ldr	r7, [pc, #44]	; (8002f3c <d_print_comp_inner+0x548>)
 8002f10:	2576      	movs	r5, #118	; 0x76
 8002f12:	f04f 0800 	mov.w	r8, #0
 8002f16:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002f1a:	f107 090a 	add.w	r9, r7, #10
 8002f1e:	e01b      	b.n	8002f58 <d_print_comp_inner+0x564>
 8002f20:	0800dd48 	.word	0x0800dd48
 8002f24:	0800dba8 	.word	0x0800dba8
 8002f28:	0800dbc8 	.word	0x0800dbc8
 8002f2c:	0800dd68 	.word	0x0800dd68
 8002f30:	0800dd6c 	.word	0x0800dd6c
 8002f34:	0800dc00 	.word	0x0800dc00
 8002f38:	0800dbf4 	.word	0x0800dbf4
 8002f3c:	0800dbe8 	.word	0x0800dbe8
 8002f40:	460b      	mov	r3, r1
 8002f42:	3101      	adds	r1, #1
 8002f44:	45b9      	cmp	r9, r7
 8002f46:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002f4a:	54e5      	strb	r5, [r4, r3]
 8002f4c:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8002f50:	f43f add8 	beq.w	8002b04 <d_print_comp_inner+0x110>
 8002f54:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8002f58:	29ff      	cmp	r1, #255	; 0xff
 8002f5a:	d1f1      	bne.n	8002f40 <d_print_comp_inner+0x54c>
 8002f5c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8002f60:	4620      	mov	r0, r4
 8002f62:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8002f66:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8002f6a:	4798      	blx	r3
 8002f6c:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8002f70:	2101      	movs	r1, #1
 8002f72:	3301      	adds	r3, #1
 8002f74:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8002f78:	2300      	movs	r3, #0
 8002f7a:	e7e3      	b.n	8002f44 <d_print_comp_inner+0x550>
 8002f7c:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8002f80:	2bff      	cmp	r3, #255	; 0xff
 8002f82:	f001 8363 	beq.w	800464c <d_print_comp_inner+0x1c58>
 8002f86:	1c59      	adds	r1, r3, #1
 8002f88:	227e      	movs	r2, #126	; 0x7e
 8002f8a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8002f8e:	4620      	mov	r0, r4
 8002f90:	54e2      	strb	r2, [r4, r3]
 8002f92:	2111      	movs	r1, #17
 8002f94:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8002f98:	e69e      	b.n	8002cd8 <d_print_comp_inner+0x2e4>
 8002f9a:	68f2      	ldr	r2, [r6, #12]
 8002f9c:	b1ca      	cbz	r2, 8002fd2 <d_print_comp_inner+0x5de>
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	f8d0 1114 	ldr.w	r1, [r0, #276]	; 0x114
 8002fa4:	9304      	str	r3, [sp, #16]
 8002fa6:	9102      	str	r1, [sp, #8]
 8002fa8:	a902      	add	r1, sp, #8
 8002faa:	f8c0 1114 	str.w	r1, [r0, #276]	; 0x114
 8002fae:	f8d0 1110 	ldr.w	r1, [r0, #272]	; 0x110
 8002fb2:	9603      	str	r6, [sp, #12]
 8002fb4:	9105      	str	r1, [sp, #20]
 8002fb6:	2111      	movs	r1, #17
 8002fb8:	f001 fdd4 	bl	8004b64 <d_print_comp>
 8002fbc:	9a02      	ldr	r2, [sp, #8]
 8002fbe:	9b04      	ldr	r3, [sp, #16]
 8002fc0:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	f47f ad7b 	bne.w	8002ac0 <d_print_comp_inner+0xcc>
 8002fca:	2120      	movs	r1, #32
 8002fcc:	4620      	mov	r0, r4
 8002fce:	f7fd fa79 	bl	80004c4 <d_append_char>
 8002fd2:	4632      	mov	r2, r6
 8002fd4:	2111      	movs	r1, #17
 8002fd6:	4620      	mov	r0, r4
 8002fd8:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 8002fdc:	b013      	add	sp, #76	; 0x4c
 8002fde:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fe2:	f002 b90f 	b.w	8005204 <d_print_function_type>
 8002fe6:	4fc9      	ldr	r7, [pc, #804]	; (800330c <d_print_comp_inner+0x918>)
 8002fe8:	2567      	movs	r5, #103	; 0x67
 8002fea:	f04f 0800 	mov.w	r8, #0
 8002fee:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8002ff2:	f107 0912 	add.w	r9, r7, #18
 8002ff6:	e00b      	b.n	8003010 <d_print_comp_inner+0x61c>
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	3101      	adds	r1, #1
 8002ffc:	454f      	cmp	r7, r9
 8002ffe:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003002:	54e5      	strb	r5, [r4, r3]
 8003004:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003008:	f43f ad7c 	beq.w	8002b04 <d_print_comp_inner+0x110>
 800300c:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8003010:	29ff      	cmp	r1, #255	; 0xff
 8003012:	d1f1      	bne.n	8002ff8 <d_print_comp_inner+0x604>
 8003014:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003018:	4620      	mov	r0, r4
 800301a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800301e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003022:	4798      	blx	r3
 8003024:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003028:	2101      	movs	r1, #1
 800302a:	3301      	adds	r3, #1
 800302c:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003030:	2300      	movs	r3, #0
 8003032:	e7e3      	b.n	8002ffc <d_print_comp_inner+0x608>
 8003034:	4fb6      	ldr	r7, [pc, #728]	; (8003310 <d_print_comp_inner+0x91c>)
 8003036:	256a      	movs	r5, #106	; 0x6a
 8003038:	f04f 0800 	mov.w	r8, #0
 800303c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003040:	f107 090e 	add.w	r9, r7, #14
 8003044:	e00b      	b.n	800305e <d_print_comp_inner+0x66a>
 8003046:	460b      	mov	r3, r1
 8003048:	3101      	adds	r1, #1
 800304a:	45b9      	cmp	r9, r7
 800304c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003050:	54e5      	strb	r5, [r4, r3]
 8003052:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003056:	f43f ad55 	beq.w	8002b04 <d_print_comp_inner+0x110>
 800305a:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 800305e:	29ff      	cmp	r1, #255	; 0xff
 8003060:	d1f1      	bne.n	8003046 <d_print_comp_inner+0x652>
 8003062:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003066:	4620      	mov	r0, r4
 8003068:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800306c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003070:	4798      	blx	r3
 8003072:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003076:	2101      	movs	r1, #1
 8003078:	3301      	adds	r3, #1
 800307a:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 800307e:	2300      	movs	r3, #0
 8003080:	e7e3      	b.n	800304a <d_print_comp_inner+0x656>
 8003082:	4fa4      	ldr	r7, [pc, #656]	; (8003314 <d_print_comp_inner+0x920>)
 8003084:	2563      	movs	r5, #99	; 0x63
 8003086:	f04f 0800 	mov.w	r8, #0
 800308a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800308e:	f107 0919 	add.w	r9, r7, #25
 8003092:	e00b      	b.n	80030ac <d_print_comp_inner+0x6b8>
 8003094:	460b      	mov	r3, r1
 8003096:	3101      	adds	r1, #1
 8003098:	454f      	cmp	r7, r9
 800309a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800309e:	54e5      	strb	r5, [r4, r3]
 80030a0:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80030a4:	f43f ad2e 	beq.w	8002b04 <d_print_comp_inner+0x110>
 80030a8:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 80030ac:	29ff      	cmp	r1, #255	; 0xff
 80030ae:	d1f1      	bne.n	8003094 <d_print_comp_inner+0x6a0>
 80030b0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80030b4:	4620      	mov	r0, r4
 80030b6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80030ba:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80030be:	4798      	blx	r3
 80030c0:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80030c4:	2101      	movs	r1, #1
 80030c6:	3301      	adds	r3, #1
 80030c8:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80030cc:	2300      	movs	r3, #0
 80030ce:	e7e3      	b.n	8003098 <d_print_comp_inner+0x6a4>
 80030d0:	4f91      	ldr	r7, [pc, #580]	; (8003318 <d_print_comp_inner+0x924>)
 80030d2:	2111      	movs	r1, #17
 80030d4:	68f2      	ldr	r2, [r6, #12]
 80030d6:	f001 fd45 	bl	8004b64 <d_print_comp>
 80030da:	255b      	movs	r5, #91	; 0x5b
 80030dc:	f04f 0800 	mov.w	r8, #0
 80030e0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80030e4:	f107 0904 	add.w	r9, r7, #4
 80030e8:	e00b      	b.n	8003102 <d_print_comp_inner+0x70e>
 80030ea:	460b      	mov	r3, r1
 80030ec:	3101      	adds	r1, #1
 80030ee:	45b9      	cmp	r9, r7
 80030f0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80030f4:	54e5      	strb	r5, [r4, r3]
 80030f6:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80030fa:	f000 8681 	beq.w	8003e00 <d_print_comp_inner+0x140c>
 80030fe:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8003102:	29ff      	cmp	r1, #255	; 0xff
 8003104:	d1f1      	bne.n	80030ea <d_print_comp_inner+0x6f6>
 8003106:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800310a:	4620      	mov	r0, r4
 800310c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003110:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003114:	4798      	blx	r3
 8003116:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 800311a:	2101      	movs	r1, #1
 800311c:	3301      	adds	r3, #1
 800311e:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003122:	2300      	movs	r3, #0
 8003124:	e7e3      	b.n	80030ee <d_print_comp_inner+0x6fa>
 8003126:	68f1      	ldr	r1, [r6, #12]
 8003128:	f7fd fa0a 	bl	8000540 <d_find_pack>
 800312c:	f04f 0800 	mov.w	r8, #0
 8003130:	b910      	cbnz	r0, 8003138 <d_print_comp_inner+0x744>
 8003132:	f001 bc10 	b.w	8004956 <d_print_comp_inner+0x1f62>
 8003136:	4690      	mov	r8, r2
 8003138:	7803      	ldrb	r3, [r0, #0]
 800313a:	f108 0201 	add.w	r2, r8, #1
 800313e:	2b2f      	cmp	r3, #47	; 0x2f
 8003140:	f041 8012 	bne.w	8004168 <d_print_comp_inner+0x1774>
 8003144:	68c3      	ldr	r3, [r0, #12]
 8003146:	2b00      	cmp	r3, #0
 8003148:	f001 800e 	beq.w	8004168 <d_print_comp_inner+0x1774>
 800314c:	6900      	ldr	r0, [r0, #16]
 800314e:	2800      	cmp	r0, #0
 8003150:	d1f1      	bne.n	8003136 <d_print_comp_inner+0x742>
 8003152:	46c2      	mov	sl, r8
 8003154:	f8d6 900c 	ldr.w	r9, [r6, #12]
 8003158:	4690      	mov	r8, r2
 800315a:	e003      	b.n	8003164 <d_print_comp_inner+0x770>
 800315c:	3501      	adds	r5, #1
 800315e:	4545      	cmp	r5, r8
 8003160:	f6bf acae 	bge.w	8002ac0 <d_print_comp_inner+0xcc>
 8003164:	464a      	mov	r2, r9
 8003166:	2111      	movs	r1, #17
 8003168:	4620      	mov	r0, r4
 800316a:	f8c4 5124 	str.w	r5, [r4, #292]	; 0x124
 800316e:	f001 fcf9 	bl	8004b64 <d_print_comp>
 8003172:	45aa      	cmp	sl, r5
 8003174:	ddf2      	ble.n	800315c <d_print_comp_inner+0x768>
 8003176:	4e69      	ldr	r6, [pc, #420]	; (800331c <d_print_comp_inner+0x928>)
 8003178:	272c      	movs	r7, #44	; 0x2c
 800317a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800317e:	f106 0b01 	add.w	fp, r6, #1
 8003182:	e00a      	b.n	800319a <d_print_comp_inner+0x7a6>
 8003184:	460b      	mov	r3, r1
 8003186:	3101      	adds	r1, #1
 8003188:	45b3      	cmp	fp, r6
 800318a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800318e:	54e7      	strb	r7, [r4, r3]
 8003190:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003194:	d0e2      	beq.n	800315c <d_print_comp_inner+0x768>
 8003196:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 800319a:	29ff      	cmp	r1, #255	; 0xff
 800319c:	d1f2      	bne.n	8003184 <d_print_comp_inner+0x790>
 800319e:	f04f 0200 	mov.w	r2, #0
 80031a2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80031a6:	f884 20ff 	strb.w	r2, [r4, #255]	; 0xff
 80031aa:	4620      	mov	r0, r4
 80031ac:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80031b0:	4798      	blx	r3
 80031b2:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80031b6:	2101      	movs	r1, #1
 80031b8:	3301      	adds	r3, #1
 80031ba:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80031be:	2300      	movs	r3, #0
 80031c0:	e7e2      	b.n	8003188 <d_print_comp_inner+0x794>
 80031c2:	4f57      	ldr	r7, [pc, #348]	; (8003320 <d_print_comp_inner+0x92c>)
 80031c4:	256e      	movs	r5, #110	; 0x6e
 80031c6:	f04f 0800 	mov.w	r8, #0
 80031ca:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80031ce:	f107 0919 	add.w	r9, r7, #25
 80031d2:	e00b      	b.n	80031ec <d_print_comp_inner+0x7f8>
 80031d4:	460b      	mov	r3, r1
 80031d6:	3101      	adds	r1, #1
 80031d8:	45b9      	cmp	r9, r7
 80031da:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80031de:	54e5      	strb	r5, [r4, r3]
 80031e0:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80031e4:	f43f ac8e 	beq.w	8002b04 <d_print_comp_inner+0x110>
 80031e8:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 80031ec:	29ff      	cmp	r1, #255	; 0xff
 80031ee:	d1f1      	bne.n	80031d4 <d_print_comp_inner+0x7e0>
 80031f0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80031f4:	4620      	mov	r0, r4
 80031f6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80031fa:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80031fe:	4798      	blx	r3
 8003200:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003204:	2101      	movs	r1, #1
 8003206:	3301      	adds	r3, #1
 8003208:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 800320c:	2300      	movs	r3, #0
 800320e:	e7e3      	b.n	80031d8 <d_print_comp_inner+0x7e4>
 8003210:	4f44      	ldr	r7, [pc, #272]	; (8003324 <d_print_comp_inner+0x930>)
 8003212:	2574      	movs	r5, #116	; 0x74
 8003214:	f04f 0800 	mov.w	r8, #0
 8003218:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800321c:	f107 0915 	add.w	r9, r7, #21
 8003220:	e00b      	b.n	800323a <d_print_comp_inner+0x846>
 8003222:	460b      	mov	r3, r1
 8003224:	3101      	adds	r1, #1
 8003226:	45b9      	cmp	r9, r7
 8003228:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800322c:	54e5      	strb	r5, [r4, r3]
 800322e:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003232:	f43f ac67 	beq.w	8002b04 <d_print_comp_inner+0x110>
 8003236:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 800323a:	29ff      	cmp	r1, #255	; 0xff
 800323c:	d1f1      	bne.n	8003222 <d_print_comp_inner+0x82e>
 800323e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003242:	4620      	mov	r0, r4
 8003244:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003248:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800324c:	4798      	blx	r3
 800324e:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003252:	2101      	movs	r1, #1
 8003254:	3301      	adds	r3, #1
 8003256:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 800325a:	2300      	movs	r3, #0
 800325c:	e7e3      	b.n	8003226 <d_print_comp_inner+0x832>
 800325e:	4f32      	ldr	r7, [pc, #200]	; (8003328 <d_print_comp_inner+0x934>)
 8003260:	257b      	movs	r5, #123	; 0x7b
 8003262:	f04f 0800 	mov.w	r8, #0
 8003266:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800326a:	f107 090d 	add.w	r9, r7, #13
 800326e:	e00b      	b.n	8003288 <d_print_comp_inner+0x894>
 8003270:	460b      	mov	r3, r1
 8003272:	3101      	adds	r1, #1
 8003274:	454f      	cmp	r7, r9
 8003276:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800327a:	54e5      	strb	r5, [r4, r3]
 800327c:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003280:	f000 8631 	beq.w	8003ee6 <d_print_comp_inner+0x14f2>
 8003284:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8003288:	29ff      	cmp	r1, #255	; 0xff
 800328a:	d1f1      	bne.n	8003270 <d_print_comp_inner+0x87c>
 800328c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003290:	4620      	mov	r0, r4
 8003292:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003296:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800329a:	4798      	blx	r3
 800329c:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80032a0:	2101      	movs	r1, #1
 80032a2:	3301      	adds	r3, #1
 80032a4:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80032a8:	2300      	movs	r3, #0
 80032aa:	e7e3      	b.n	8003274 <d_print_comp_inner+0x880>
 80032ac:	4f1f      	ldr	r7, [pc, #124]	; (800332c <d_print_comp_inner+0x938>)
 80032ae:	2576      	movs	r5, #118	; 0x76
 80032b0:	f04f 0800 	mov.w	r8, #0
 80032b4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80032b8:	f107 0910 	add.w	r9, r7, #16
 80032bc:	e00b      	b.n	80032d6 <d_print_comp_inner+0x8e2>
 80032be:	460b      	mov	r3, r1
 80032c0:	3101      	adds	r1, #1
 80032c2:	45b9      	cmp	r9, r7
 80032c4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80032c8:	54e5      	strb	r5, [r4, r3]
 80032ca:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80032ce:	f43f ac19 	beq.w	8002b04 <d_print_comp_inner+0x110>
 80032d2:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 80032d6:	29ff      	cmp	r1, #255	; 0xff
 80032d8:	d1f1      	bne.n	80032be <d_print_comp_inner+0x8ca>
 80032da:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80032de:	4620      	mov	r0, r4
 80032e0:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80032e4:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80032e8:	4798      	blx	r3
 80032ea:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80032ee:	2101      	movs	r1, #1
 80032f0:	3301      	adds	r3, #1
 80032f2:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80032f6:	2300      	movs	r3, #0
 80032f8:	e7e3      	b.n	80032c2 <d_print_comp_inner+0x8ce>
 80032fa:	4f0d      	ldr	r7, [pc, #52]	; (8003330 <d_print_comp_inner+0x93c>)
 80032fc:	256e      	movs	r5, #110	; 0x6e
 80032fe:	f04f 0800 	mov.w	r8, #0
 8003302:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003306:	f107 0914 	add.w	r9, r7, #20
 800330a:	e01f      	b.n	800334c <d_print_comp_inner+0x958>
 800330c:	0800dca0 	.word	0x0800dca0
 8003310:	0800dc90 	.word	0x0800dc90
 8003314:	0800dc74 	.word	0x0800dc74
 8003318:	0800dba0 	.word	0x0800dba0
 800331c:	0800dd48 	.word	0x0800dd48
 8003320:	0800dd14 	.word	0x0800dd14
 8003324:	0800dd18 	.word	0x0800dd18
 8003328:	0800de14 	.word	0x0800de14
 800332c:	0800dc60 	.word	0x0800dc60
 8003330:	0800dc5c 	.word	0x0800dc5c
 8003334:	460b      	mov	r3, r1
 8003336:	3101      	adds	r1, #1
 8003338:	454f      	cmp	r7, r9
 800333a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800333e:	54e5      	strb	r5, [r4, r3]
 8003340:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003344:	f43f abde 	beq.w	8002b04 <d_print_comp_inner+0x110>
 8003348:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 800334c:	29ff      	cmp	r1, #255	; 0xff
 800334e:	d1f1      	bne.n	8003334 <d_print_comp_inner+0x940>
 8003350:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003354:	4620      	mov	r0, r4
 8003356:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800335a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800335e:	4798      	blx	r3
 8003360:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003364:	2101      	movs	r1, #1
 8003366:	3301      	adds	r3, #1
 8003368:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 800336c:	2300      	movs	r3, #0
 800336e:	e7e3      	b.n	8003338 <d_print_comp_inner+0x944>
 8003370:	4f9a      	ldr	r7, [pc, #616]	; (80035dc <d_print_comp_inner+0xbe8>)
 8003372:	2574      	movs	r5, #116	; 0x74
 8003374:	f04f 0800 	mov.w	r8, #0
 8003378:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800337c:	f107 090f 	add.w	r9, r7, #15
 8003380:	e00b      	b.n	800339a <d_print_comp_inner+0x9a6>
 8003382:	460b      	mov	r3, r1
 8003384:	3101      	adds	r1, #1
 8003386:	45b9      	cmp	r9, r7
 8003388:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800338c:	54e5      	strb	r5, [r4, r3]
 800338e:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003392:	f43f abb7 	beq.w	8002b04 <d_print_comp_inner+0x110>
 8003396:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 800339a:	29ff      	cmp	r1, #255	; 0xff
 800339c:	d1f1      	bne.n	8003382 <d_print_comp_inner+0x98e>
 800339e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80033a2:	4620      	mov	r0, r4
 80033a4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80033a8:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80033ac:	4798      	blx	r3
 80033ae:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80033b2:	2101      	movs	r1, #1
 80033b4:	3301      	adds	r3, #1
 80033b6:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80033ba:	2300      	movs	r3, #0
 80033bc:	e7e3      	b.n	8003386 <d_print_comp_inner+0x992>
 80033be:	4f88      	ldr	r7, [pc, #544]	; (80035e0 <d_print_comp_inner+0xbec>)
 80033c0:	2574      	movs	r5, #116	; 0x74
 80033c2:	f04f 0800 	mov.w	r8, #0
 80033c6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80033ca:	f107 0911 	add.w	r9, r7, #17
 80033ce:	e00b      	b.n	80033e8 <d_print_comp_inner+0x9f4>
 80033d0:	460b      	mov	r3, r1
 80033d2:	3101      	adds	r1, #1
 80033d4:	45b9      	cmp	r9, r7
 80033d6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80033da:	54e5      	strb	r5, [r4, r3]
 80033dc:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80033e0:	f43f ab90 	beq.w	8002b04 <d_print_comp_inner+0x110>
 80033e4:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 80033e8:	29ff      	cmp	r1, #255	; 0xff
 80033ea:	d1f1      	bne.n	80033d0 <d_print_comp_inner+0x9dc>
 80033ec:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80033f0:	4620      	mov	r0, r4
 80033f2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80033f6:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80033fa:	4798      	blx	r3
 80033fc:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003400:	2101      	movs	r1, #1
 8003402:	3301      	adds	r3, #1
 8003404:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003408:	2300      	movs	r3, #0
 800340a:	e7e3      	b.n	80033d4 <d_print_comp_inner+0x9e0>
 800340c:	4f75      	ldr	r7, [pc, #468]	; (80035e4 <d_print_comp_inner+0xbf0>)
 800340e:	2574      	movs	r5, #116	; 0x74
 8003410:	f04f 0800 	mov.w	r8, #0
 8003414:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003418:	f107 090c 	add.w	r9, r7, #12
 800341c:	e00b      	b.n	8003436 <d_print_comp_inner+0xa42>
 800341e:	460b      	mov	r3, r1
 8003420:	3101      	adds	r1, #1
 8003422:	45b9      	cmp	r9, r7
 8003424:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003428:	54e5      	strb	r5, [r4, r3]
 800342a:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 800342e:	f43f ab69 	beq.w	8002b04 <d_print_comp_inner+0x110>
 8003432:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8003436:	29ff      	cmp	r1, #255	; 0xff
 8003438:	d1f1      	bne.n	800341e <d_print_comp_inner+0xa2a>
 800343a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800343e:	4620      	mov	r0, r4
 8003440:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003444:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003448:	4798      	blx	r3
 800344a:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 800344e:	2101      	movs	r1, #1
 8003450:	3301      	adds	r3, #1
 8003452:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003456:	2300      	movs	r3, #0
 8003458:	e7e3      	b.n	8003422 <d_print_comp_inner+0xa2e>
 800345a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800345e:	7b35      	ldrb	r5, [r6, #12]
 8003460:	29ff      	cmp	r1, #255	; 0xff
 8003462:	f001 8087 	beq.w	8004574 <d_print_comp_inner+0x1b80>
 8003466:	1c4b      	adds	r3, r1, #1
 8003468:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800346c:	5465      	strb	r5, [r4, r1]
 800346e:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003472:	f7ff bb25 	b.w	8002ac0 <d_print_comp_inner+0xcc>
 8003476:	4f5c      	ldr	r7, [pc, #368]	; (80035e8 <d_print_comp_inner+0xbf4>)
 8003478:	2111      	movs	r1, #17
 800347a:	68f2      	ldr	r2, [r6, #12]
 800347c:	f001 fb72 	bl	8004b64 <d_print_comp>
 8003480:	2520      	movs	r5, #32
 8003482:	f04f 0800 	mov.w	r8, #0
 8003486:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800348a:	f107 0907 	add.w	r9, r7, #7
 800348e:	e00b      	b.n	80034a8 <d_print_comp_inner+0xab4>
 8003490:	460b      	mov	r3, r1
 8003492:	3101      	adds	r1, #1
 8003494:	45b9      	cmp	r9, r7
 8003496:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800349a:	54e5      	strb	r5, [r4, r3]
 800349c:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80034a0:	f000 84ae 	beq.w	8003e00 <d_print_comp_inner+0x140c>
 80034a4:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 80034a8:	29ff      	cmp	r1, #255	; 0xff
 80034aa:	d1f1      	bne.n	8003490 <d_print_comp_inner+0xa9c>
 80034ac:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80034b0:	4620      	mov	r0, r4
 80034b2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80034b6:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80034ba:	4798      	blx	r3
 80034bc:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80034c0:	2101      	movs	r1, #1
 80034c2:	3301      	adds	r3, #1
 80034c4:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80034c8:	2300      	movs	r3, #0
 80034ca:	e7e3      	b.n	8003494 <d_print_comp_inner+0xaa0>
 80034cc:	2300      	movs	r3, #0
 80034ce:	f8d0 c114 	ldr.w	ip, [r0, #276]	; 0x114
 80034d2:	9304      	str	r3, [sp, #16]
 80034d4:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 80034d8:	f10d 0808 	add.w	r8, sp, #8
 80034dc:	46e1      	mov	r9, ip
 80034de:	f8cd c008 	str.w	ip, [sp, #8]
 80034e2:	f8c0 8114 	str.w	r8, [r0, #276]	; 0x114
 80034e6:	9603      	str	r6, [sp, #12]
 80034e8:	9305      	str	r3, [sp, #20]
 80034ea:	f1bc 0f00 	cmp.w	ip, #0
 80034ee:	f001 82e6 	beq.w	8004abe <d_print_comp_inner+0x20ca>
 80034f2:	2701      	movs	r7, #1
 80034f4:	4665      	mov	r5, ip
 80034f6:	46be      	mov	lr, r7
 80034f8:	46b4      	mov	ip, r6
 80034fa:	4646      	mov	r6, r8
 80034fc:	e018      	b.n	8003530 <d_print_comp_inner+0xb3c>
 80034fe:	68ab      	ldr	r3, [r5, #8]
 8003500:	b9a3      	cbnz	r3, 800352c <d_print_comp_inner+0xb38>
 8003502:	2f03      	cmp	r7, #3
 8003504:	f63f aad9 	bhi.w	8002aba <d_print_comp_inner+0xc6>
 8003508:	ab12      	add	r3, sp, #72	; 0x48
 800350a:	eb03 1b07 	add.w	fp, r3, r7, lsl #4
 800350e:	f1ab 0a40 	sub.w	sl, fp, #64	; 0x40
 8003512:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003516:	e88a 000f 	stmia.w	sl, {r0, r1, r2, r3}
 800351a:	f84b 6c40 	str.w	r6, [fp, #-64]
 800351e:	eb08 1607 	add.w	r6, r8, r7, lsl #4
 8003522:	f8c4 6114 	str.w	r6, [r4, #276]	; 0x114
 8003526:	3701      	adds	r7, #1
 8003528:	f8c5 e008 	str.w	lr, [r5, #8]
 800352c:	682d      	ldr	r5, [r5, #0]
 800352e:	b125      	cbz	r5, 800353a <d_print_comp_inner+0xb46>
 8003530:	686b      	ldr	r3, [r5, #4]
 8003532:	781b      	ldrb	r3, [r3, #0]
 8003534:	3b19      	subs	r3, #25
 8003536:	2b02      	cmp	r3, #2
 8003538:	d9e1      	bls.n	80034fe <d_print_comp_inner+0xb0a>
 800353a:	2111      	movs	r1, #17
 800353c:	4620      	mov	r0, r4
 800353e:	f8dc 2010 	ldr.w	r2, [ip, #16]
 8003542:	4666      	mov	r6, ip
 8003544:	f001 fb0e 	bl	8004b64 <d_print_comp>
 8003548:	9b04      	ldr	r3, [sp, #16]
 800354a:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 800354e:	2b00      	cmp	r3, #0
 8003550:	f47f aab6 	bne.w	8002ac0 <d_print_comp_inner+0xcc>
 8003554:	2f01      	cmp	r7, #1
 8003556:	d00c      	beq.n	8003572 <d_print_comp_inner+0xb7e>
 8003558:	eb08 1807 	add.w	r8, r8, r7, lsl #4
 800355c:	f858 2c0c 	ldr.w	r2, [r8, #-12]
 8003560:	2111      	movs	r1, #17
 8003562:	4620      	mov	r0, r4
 8003564:	3f01      	subs	r7, #1
 8003566:	f001 fb2b 	bl	8004bc0 <d_print_mod>
 800356a:	2f01      	cmp	r7, #1
 800356c:	f1a8 0810 	sub.w	r8, r8, #16
 8003570:	d1f4      	bne.n	800355c <d_print_comp_inner+0xb68>
 8003572:	4632      	mov	r2, r6
 8003574:	2111      	movs	r1, #17
 8003576:	4620      	mov	r0, r4
 8003578:	f8d4 3114 	ldr.w	r3, [r4, #276]	; 0x114
 800357c:	f002 f858 	bl	8005630 <d_print_array_type>
 8003580:	f7ff ba9e 	b.w	8002ac0 <d_print_comp_inner+0xcc>
 8003584:	e9d6 5303 	ldrd	r5, r3, [r6, #12]
 8003588:	2b00      	cmp	r3, #0
 800358a:	f43f aa99 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 800358e:	442b      	add	r3, r5
 8003590:	f04f 0800 	mov.w	r8, #0
 8003594:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003598:	3d01      	subs	r5, #1
 800359a:	1e5f      	subs	r7, r3, #1
 800359c:	e009      	b.n	80035b2 <d_print_comp_inner+0xbbe>
 800359e:	460b      	mov	r3, r1
 80035a0:	3101      	adds	r1, #1
 80035a2:	42af      	cmp	r7, r5
 80035a4:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80035a8:	54e6      	strb	r6, [r4, r3]
 80035aa:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80035ae:	f43f aa87 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 80035b2:	29ff      	cmp	r1, #255	; 0xff
 80035b4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80035b8:	d1f1      	bne.n	800359e <d_print_comp_inner+0xbaa>
 80035ba:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80035be:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80035c2:	4620      	mov	r0, r4
 80035c4:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80035c8:	4798      	blx	r3
 80035ca:	2101      	movs	r1, #1
 80035cc:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 80035d0:	2300      	movs	r3, #0
 80035d2:	440a      	add	r2, r1
 80035d4:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 80035d8:	e7e3      	b.n	80035a2 <d_print_comp_inner+0xbae>
 80035da:	bf00      	nop
 80035dc:	0800dc48 	.word	0x0800dc48
 80035e0:	0800dc34 	.word	0x0800dc34
 80035e4:	0800dc24 	.word	0x0800dc24
 80035e8:	0800de24 	.word	0x0800de24
 80035ec:	6933      	ldr	r3, [r6, #16]
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	2b39      	cmp	r3, #57	; 0x39
 80035f2:	f47f aa62 	bne.w	8002aba <d_print_comp_inner+0xc6>
 80035f6:	68f2      	ldr	r2, [r6, #12]
 80035f8:	68d3      	ldr	r3, [r2, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	7859      	ldrb	r1, [r3, #1]
 80035fe:	2963      	cmp	r1, #99	; 0x63
 8003600:	f001 8103 	beq.w	800480a <d_print_comp_inner+0x1e16>
 8003604:	4632      	mov	r2, r6
 8003606:	2111      	movs	r1, #17
 8003608:	4620      	mov	r0, r4
 800360a:	f002 fbed 	bl	8005de8 <d_maybe_print_fold_expression>
 800360e:	2800      	cmp	r0, #0
 8003610:	f47f aa56 	bne.w	8002ac0 <d_print_comp_inner+0xcc>
 8003614:	68f3      	ldr	r3, [r6, #12]
 8003616:	781a      	ldrb	r2, [r3, #0]
 8003618:	2a32      	cmp	r2, #50	; 0x32
 800361a:	f001 81b2 	beq.w	8004982 <d_print_comp_inner+0x1f8e>
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	781a      	ldrb	r2, [r3, #0]
 8003624:	2a63      	cmp	r2, #99	; 0x63
 8003626:	f041 80ed 	bne.w	8004804 <d_print_comp_inner+0x1e10>
 800362a:	785a      	ldrb	r2, [r3, #1]
 800362c:	2a6c      	cmp	r2, #108	; 0x6c
 800362e:	f041 80e9 	bne.w	8004804 <d_print_comp_inner+0x1e10>
 8003632:	789b      	ldrb	r3, [r3, #2]
 8003634:	2b00      	cmp	r3, #0
 8003636:	f041 80e5 	bne.w	8004804 <d_print_comp_inner+0x1e10>
 800363a:	6933      	ldr	r3, [r6, #16]
 800363c:	68da      	ldr	r2, [r3, #12]
 800363e:	7811      	ldrb	r1, [r2, #0]
 8003640:	2903      	cmp	r1, #3
 8003642:	f001 8223 	beq.w	8004a8c <d_print_comp_inner+0x2098>
 8003646:	2111      	movs	r1, #17
 8003648:	4620      	mov	r0, r4
 800364a:	68da      	ldr	r2, [r3, #12]
 800364c:	f002 fb5e 	bl	8005d0c <d_print_subexpr>
 8003650:	68f2      	ldr	r2, [r6, #12]
 8003652:	68d3      	ldr	r3, [r2, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	7819      	ldrb	r1, [r3, #0]
 8003658:	2969      	cmp	r1, #105	; 0x69
 800365a:	f041 810e 	bne.w	800487a <d_print_comp_inner+0x1e86>
 800365e:	7858      	ldrb	r0, [r3, #1]
 8003660:	2878      	cmp	r0, #120	; 0x78
 8003662:	f041 810a 	bne.w	800487a <d_print_comp_inner+0x1e86>
 8003666:	7898      	ldrb	r0, [r3, #2]
 8003668:	2800      	cmp	r0, #0
 800366a:	f041 8106 	bne.w	800487a <d_print_comp_inner+0x1e86>
 800366e:	4620      	mov	r0, r4
 8003670:	215b      	movs	r1, #91	; 0x5b
 8003672:	f7fc ff27 	bl	80004c4 <d_append_char>
 8003676:	6933      	ldr	r3, [r6, #16]
 8003678:	4620      	mov	r0, r4
 800367a:	2111      	movs	r1, #17
 800367c:	691a      	ldr	r2, [r3, #16]
 800367e:	f001 fa71 	bl	8004b64 <d_print_comp>
 8003682:	215d      	movs	r1, #93	; 0x5d
 8003684:	4620      	mov	r0, r4
 8003686:	f7fc ff1d 	bl	80004c4 <d_append_char>
 800368a:	68f3      	ldr	r3, [r6, #12]
 800368c:	781a      	ldrb	r2, [r3, #0]
 800368e:	2a32      	cmp	r2, #50	; 0x32
 8003690:	f47f aa16 	bne.w	8002ac0 <d_print_comp_inner+0xcc>
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	689a      	ldr	r2, [r3, #8]
 8003698:	2a01      	cmp	r2, #1
 800369a:	f47f aa11 	bne.w	8002ac0 <d_print_comp_inner+0xcc>
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	2b3e      	cmp	r3, #62	; 0x3e
 80036a4:	f47f aa0c 	bne.w	8002ac0 <d_print_comp_inner+0xcc>
 80036a8:	2129      	movs	r1, #41	; 0x29
 80036aa:	4620      	mov	r0, r4
 80036ac:	b013      	add	sp, #76	; 0x4c
 80036ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036b2:	f7fc bf07 	b.w	80004c4 <d_append_char>
 80036b6:	68f7      	ldr	r7, [r6, #12]
 80036b8:	2f00      	cmp	r7, #0
 80036ba:	f040 85b2 	bne.w	8004222 <d_print_comp_inner+0x182e>
 80036be:	4dcd      	ldr	r5, [pc, #820]	; (80039f4 <d_print_comp_inner+0x1000>)
 80036c0:	2674      	movs	r6, #116	; 0x74
 80036c2:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80036c6:	f105 0803 	add.w	r8, r5, #3
 80036ca:	e00b      	b.n	80036e4 <d_print_comp_inner+0xcf0>
 80036cc:	460b      	mov	r3, r1
 80036ce:	3101      	adds	r1, #1
 80036d0:	45a8      	cmp	r8, r5
 80036d2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80036d6:	54e6      	strb	r6, [r4, r3]
 80036d8:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80036dc:	f43f a9f0 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 80036e0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80036e4:	29ff      	cmp	r1, #255	; 0xff
 80036e6:	d1f1      	bne.n	80036cc <d_print_comp_inner+0xcd8>
 80036e8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80036ec:	4620      	mov	r0, r4
 80036ee:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80036f2:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 80036f6:	4798      	blx	r3
 80036f8:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80036fc:	2101      	movs	r1, #1
 80036fe:	3301      	adds	r3, #1
 8003700:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003704:	2300      	movs	r3, #0
 8003706:	e7e3      	b.n	80036d0 <d_print_comp_inner+0xcdc>
 8003708:	4fbb      	ldr	r7, [pc, #748]	; (80039f8 <d_print_comp_inner+0x1004>)
 800370a:	2568      	movs	r5, #104	; 0x68
 800370c:	f04f 0800 	mov.w	r8, #0
 8003710:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003714:	f107 0910 	add.w	r9, r7, #16
 8003718:	e00b      	b.n	8003732 <d_print_comp_inner+0xd3e>
 800371a:	460b      	mov	r3, r1
 800371c:	3101      	adds	r1, #1
 800371e:	45b9      	cmp	r9, r7
 8003720:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003724:	54e5      	strb	r5, [r4, r3]
 8003726:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 800372a:	f43f a9eb 	beq.w	8002b04 <d_print_comp_inner+0x110>
 800372e:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8003732:	29ff      	cmp	r1, #255	; 0xff
 8003734:	d1f1      	bne.n	800371a <d_print_comp_inner+0xd26>
 8003736:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800373a:	4620      	mov	r0, r4
 800373c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003740:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003744:	4798      	blx	r3
 8003746:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 800374a:	2101      	movs	r1, #1
 800374c:	3301      	adds	r3, #1
 800374e:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003752:	2300      	movs	r3, #0
 8003754:	e7e3      	b.n	800371e <d_print_comp_inner+0xd2a>
 8003756:	4fa9      	ldr	r7, [pc, #676]	; (80039fc <d_print_comp_inner+0x1008>)
 8003758:	2572      	movs	r5, #114	; 0x72
 800375a:	f04f 0800 	mov.w	r8, #0
 800375e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003762:	f107 0914 	add.w	r9, r7, #20
 8003766:	e00b      	b.n	8003780 <d_print_comp_inner+0xd8c>
 8003768:	460b      	mov	r3, r1
 800376a:	3101      	adds	r1, #1
 800376c:	45b9      	cmp	r9, r7
 800376e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003772:	54e5      	strb	r5, [r4, r3]
 8003774:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003778:	f000 8389 	beq.w	8003e8e <d_print_comp_inner+0x149a>
 800377c:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8003780:	29ff      	cmp	r1, #255	; 0xff
 8003782:	d1f1      	bne.n	8003768 <d_print_comp_inner+0xd74>
 8003784:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003788:	4620      	mov	r0, r4
 800378a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800378e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003792:	4798      	blx	r3
 8003794:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003798:	2101      	movs	r1, #1
 800379a:	3301      	adds	r3, #1
 800379c:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80037a0:	2300      	movs	r3, #0
 80037a2:	e7e3      	b.n	800376c <d_print_comp_inner+0xd78>
 80037a4:	4f96      	ldr	r7, [pc, #600]	; (8003a00 <d_print_comp_inner+0x100c>)
 80037a6:	2554      	movs	r5, #84	; 0x54
 80037a8:	f04f 0800 	mov.w	r8, #0
 80037ac:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80037b0:	f107 0918 	add.w	r9, r7, #24
 80037b4:	e00b      	b.n	80037ce <d_print_comp_inner+0xdda>
 80037b6:	460b      	mov	r3, r1
 80037b8:	3101      	adds	r1, #1
 80037ba:	45b9      	cmp	r9, r7
 80037bc:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80037c0:	54e5      	strb	r5, [r4, r3]
 80037c2:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80037c6:	f43f a99d 	beq.w	8002b04 <d_print_comp_inner+0x110>
 80037ca:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 80037ce:	29ff      	cmp	r1, #255	; 0xff
 80037d0:	d1f1      	bne.n	80037b6 <d_print_comp_inner+0xdc2>
 80037d2:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80037d6:	4620      	mov	r0, r4
 80037d8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80037dc:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80037e0:	4798      	blx	r3
 80037e2:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80037e6:	2101      	movs	r1, #1
 80037e8:	3301      	adds	r3, #1
 80037ea:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80037ee:	2300      	movs	r3, #0
 80037f0:	e7e3      	b.n	80037ba <d_print_comp_inner+0xdc6>
 80037f2:	4f84      	ldr	r7, [pc, #528]	; (8003a04 <d_print_comp_inner+0x1010>)
 80037f4:	2554      	movs	r5, #84	; 0x54
 80037f6:	f04f 0800 	mov.w	r8, #0
 80037fa:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80037fe:	f107 0915 	add.w	r9, r7, #21
 8003802:	e00b      	b.n	800381c <d_print_comp_inner+0xe28>
 8003804:	460b      	mov	r3, r1
 8003806:	3101      	adds	r1, #1
 8003808:	454f      	cmp	r7, r9
 800380a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800380e:	54e5      	strb	r5, [r4, r3]
 8003810:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003814:	f43f a976 	beq.w	8002b04 <d_print_comp_inner+0x110>
 8003818:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 800381c:	29ff      	cmp	r1, #255	; 0xff
 800381e:	d1f1      	bne.n	8003804 <d_print_comp_inner+0xe10>
 8003820:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003824:	4620      	mov	r0, r4
 8003826:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800382a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800382e:	4798      	blx	r3
 8003830:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003834:	2101      	movs	r1, #1
 8003836:	3301      	adds	r3, #1
 8003838:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 800383c:	2300      	movs	r3, #0
 800383e:	e7e3      	b.n	8003808 <d_print_comp_inner+0xe14>
 8003840:	2300      	movs	r3, #0
 8003842:	f8d0 7148 	ldr.w	r7, [r0, #328]	; 0x148
 8003846:	f8d0 8114 	ldr.w	r8, [r0, #276]	; 0x114
 800384a:	68f2      	ldr	r2, [r6, #12]
 800384c:	2111      	movs	r1, #17
 800384e:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 8003852:	f8c0 6148 	str.w	r6, [r0, #328]	; 0x148
 8003856:	f001 f985 	bl	8004b64 <d_print_comp>
 800385a:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 800385e:	2b3c      	cmp	r3, #60	; 0x3c
 8003860:	f000 872c 	beq.w	80046bc <d_print_comp_inner+0x1cc8>
 8003864:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003868:	29ff      	cmp	r1, #255	; 0xff
 800386a:	f000 8717 	beq.w	800469c <d_print_comp_inner+0x1ca8>
 800386e:	1c4b      	adds	r3, r1, #1
 8003870:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8003874:	233c      	movs	r3, #60	; 0x3c
 8003876:	5463      	strb	r3, [r4, r1]
 8003878:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800387c:	2111      	movs	r1, #17
 800387e:	4620      	mov	r0, r4
 8003880:	6932      	ldr	r2, [r6, #16]
 8003882:	f001 f96f 	bl	8004b64 <d_print_comp>
 8003886:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 800388a:	2b3e      	cmp	r3, #62	; 0x3e
 800388c:	f000 8700 	beq.w	8004690 <d_print_comp_inner+0x1c9c>
 8003890:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003894:	29ff      	cmp	r1, #255	; 0xff
 8003896:	f000 86eb 	beq.w	8004670 <d_print_comp_inner+0x1c7c>
 800389a:	1c4b      	adds	r3, r1, #1
 800389c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80038a0:	233e      	movs	r3, #62	; 0x3e
 80038a2:	5463      	strb	r3, [r4, r1]
 80038a4:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80038a8:	f8c4 8114 	str.w	r8, [r4, #276]	; 0x114
 80038ac:	f8c4 7148 	str.w	r7, [r4, #328]	; 0x148
 80038b0:	f7ff b906 	b.w	8002ac0 <d_print_comp_inner+0xcc>
 80038b4:	f9b6 3012 	ldrsh.w	r3, [r6, #18]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	f040 8629 	bne.w	8004510 <d_print_comp_inner+0x1b1c>
 80038be:	68f2      	ldr	r2, [r6, #12]
 80038c0:	4b51      	ldr	r3, [pc, #324]	; (8003a08 <d_print_comp_inner+0x1014>)
 80038c2:	68d1      	ldr	r1, [r2, #12]
 80038c4:	4299      	cmp	r1, r3
 80038c6:	f000 855d 	beq.w	8004384 <d_print_comp_inner+0x1990>
 80038ca:	2111      	movs	r1, #17
 80038cc:	4620      	mov	r0, r4
 80038ce:	f001 f949 	bl	8004b64 <d_print_comp>
 80038d2:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80038d6:	2bff      	cmp	r3, #255	; 0xff
 80038d8:	f001 802b 	beq.w	8004932 <d_print_comp_inner+0x1f3e>
 80038dc:	2220      	movs	r2, #32
 80038de:	1c59      	adds	r1, r3, #1
 80038e0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80038e4:	54e2      	strb	r2, [r4, r3]
 80038e6:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80038ea:	f9b6 8010 	ldrsh.w	r8, [r6, #16]
 80038ee:	f1b8 0f00 	cmp.w	r8, #0
 80038f2:	f040 8472 	bne.w	80041da <d_print_comp_inner+0x17e6>
 80038f6:	4e45      	ldr	r6, [pc, #276]	; (8003a0c <d_print_comp_inner+0x1018>)
 80038f8:	255f      	movs	r5, #95	; 0x5f
 80038fa:	1d77      	adds	r7, r6, #5
 80038fc:	e00b      	b.n	8003916 <d_print_comp_inner+0xf22>
 80038fe:	460b      	mov	r3, r1
 8003900:	3101      	adds	r1, #1
 8003902:	42b7      	cmp	r7, r6
 8003904:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003908:	54e5      	strb	r5, [r4, r3]
 800390a:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 800390e:	f43f a8d7 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 8003912:	f816 5f01 	ldrb.w	r5, [r6, #1]!
 8003916:	29ff      	cmp	r1, #255	; 0xff
 8003918:	d1f1      	bne.n	80038fe <d_print_comp_inner+0xf0a>
 800391a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800391e:	4620      	mov	r0, r4
 8003920:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003924:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003928:	4798      	blx	r3
 800392a:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 800392e:	2101      	movs	r1, #1
 8003930:	3301      	adds	r3, #1
 8003932:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003936:	2300      	movs	r3, #0
 8003938:	e7e3      	b.n	8003902 <d_print_comp_inner+0xf0e>
 800393a:	f8d0 3120 	ldr.w	r3, [r0, #288]	; 0x120
 800393e:	2b00      	cmp	r3, #0
 8003940:	f000 84d4 	beq.w	80042ec <d_print_comp_inner+0x18f8>
 8003944:	4d32      	ldr	r5, [pc, #200]	; (8003a10 <d_print_comp_inner+0x101c>)
 8003946:	2761      	movs	r7, #97	; 0x61
 8003948:	f04f 0800 	mov.w	r8, #0
 800394c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003950:	f105 0904 	add.w	r9, r5, #4
 8003954:	e00b      	b.n	800396e <d_print_comp_inner+0xf7a>
 8003956:	460b      	mov	r3, r1
 8003958:	3101      	adds	r1, #1
 800395a:	45a9      	cmp	r9, r5
 800395c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003960:	54e7      	strb	r7, [r4, r3]
 8003962:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8003966:	f000 84d9 	beq.w	800431c <d_print_comp_inner+0x1928>
 800396a:	f815 7f01 	ldrb.w	r7, [r5, #1]!
 800396e:	29ff      	cmp	r1, #255	; 0xff
 8003970:	d1f1      	bne.n	8003956 <d_print_comp_inner+0xf62>
 8003972:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003976:	4620      	mov	r0, r4
 8003978:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800397c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003980:	4798      	blx	r3
 8003982:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003986:	2101      	movs	r1, #1
 8003988:	3301      	adds	r3, #1
 800398a:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 800398e:	2300      	movs	r3, #0
 8003990:	e7e3      	b.n	800395a <d_print_comp_inner+0xf66>
 8003992:	4f20      	ldr	r7, [pc, #128]	; (8003a14 <d_print_comp_inner+0x1020>)
 8003994:	256a      	movs	r5, #106	; 0x6a
 8003996:	f04f 0800 	mov.w	r8, #0
 800399a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800399e:	f107 090d 	add.w	r9, r7, #13
 80039a2:	e00b      	b.n	80039bc <d_print_comp_inner+0xfc8>
 80039a4:	460b      	mov	r3, r1
 80039a6:	3101      	adds	r1, #1
 80039a8:	45b9      	cmp	r9, r7
 80039aa:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80039ae:	54e5      	strb	r5, [r4, r3]
 80039b0:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80039b4:	f43f a8a6 	beq.w	8002b04 <d_print_comp_inner+0x110>
 80039b8:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 80039bc:	29ff      	cmp	r1, #255	; 0xff
 80039be:	d1f1      	bne.n	80039a4 <d_print_comp_inner+0xfb0>
 80039c0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80039c4:	4620      	mov	r0, r4
 80039c6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80039ca:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80039ce:	4798      	blx	r3
 80039d0:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80039d4:	2101      	movs	r1, #1
 80039d6:	3301      	adds	r3, #1
 80039d8:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80039dc:	2300      	movs	r3, #0
 80039de:	e7e3      	b.n	80039a8 <d_print_comp_inner+0xfb4>
 80039e0:	4f0d      	ldr	r7, [pc, #52]	; (8003a18 <d_print_comp_inner+0x1024>)
 80039e2:	2567      	movs	r5, #103	; 0x67
 80039e4:	f04f 0800 	mov.w	r8, #0
 80039e8:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80039ec:	f107 091c 	add.w	r9, r7, #28
 80039f0:	e020      	b.n	8003a34 <d_print_comp_inner+0x1040>
 80039f2:	bf00      	nop
 80039f4:	0800ddb4 	.word	0x0800ddb4
 80039f8:	0800dd00 	.word	0x0800dd00
 80039fc:	0800dce8 	.word	0x0800dce8
 8003a00:	0800dccc 	.word	0x0800dccc
 8003a04:	0800dcb4 	.word	0x0800dcb4
 8003a08:	0800d248 	.word	0x0800d248
 8003a0c:	0800dd38 	.word	0x0800dd38
 8003a10:	0800dbc0 	.word	0x0800dbc0
 8003a14:	0800dd94 	.word	0x0800dd94
 8003a18:	0800ddc4 	.word	0x0800ddc4
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	3101      	adds	r1, #1
 8003a20:	45b9      	cmp	r9, r7
 8003a22:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003a26:	54e5      	strb	r5, [r4, r3]
 8003a28:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003a2c:	f43f a86a 	beq.w	8002b04 <d_print_comp_inner+0x110>
 8003a30:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8003a34:	29ff      	cmp	r1, #255	; 0xff
 8003a36:	d1f1      	bne.n	8003a1c <d_print_comp_inner+0x1028>
 8003a38:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003a3c:	4620      	mov	r0, r4
 8003a3e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003a42:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003a46:	4798      	blx	r3
 8003a48:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003a4c:	2101      	movs	r1, #1
 8003a4e:	3301      	adds	r3, #1
 8003a50:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003a54:	2300      	movs	r3, #0
 8003a56:	e7e3      	b.n	8003a20 <d_print_comp_inner+0x102c>
 8003a58:	4fd4      	ldr	r7, [pc, #848]	; (8003dac <d_print_comp_inner+0x13b8>)
 8003a5a:	2564      	movs	r5, #100	; 0x64
 8003a5c:	f04f 0800 	mov.w	r8, #0
 8003a60:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003a64:	f107 0909 	add.w	r9, r7, #9
 8003a68:	e00b      	b.n	8003a82 <d_print_comp_inner+0x108e>
 8003a6a:	460b      	mov	r3, r1
 8003a6c:	3101      	adds	r1, #1
 8003a6e:	45b9      	cmp	r9, r7
 8003a70:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003a74:	54e5      	strb	r5, [r4, r3]
 8003a76:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003a7a:	f000 8322 	beq.w	80040c2 <d_print_comp_inner+0x16ce>
 8003a7e:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8003a82:	29ff      	cmp	r1, #255	; 0xff
 8003a84:	d1f1      	bne.n	8003a6a <d_print_comp_inner+0x1076>
 8003a86:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003a8a:	4620      	mov	r0, r4
 8003a8c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003a90:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003a94:	4798      	blx	r3
 8003a96:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003a9a:	2101      	movs	r1, #1
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	e7e3      	b.n	8003a6e <d_print_comp_inner+0x107a>
 8003aa6:	4fc2      	ldr	r7, [pc, #776]	; (8003db0 <d_print_comp_inner+0x13bc>)
 8003aa8:	257b      	movs	r5, #123	; 0x7b
 8003aaa:	f04f 0800 	mov.w	r8, #0
 8003aae:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003ab2:	f107 0907 	add.w	r9, r7, #7
 8003ab6:	e00b      	b.n	8003ad0 <d_print_comp_inner+0x10dc>
 8003ab8:	460b      	mov	r3, r1
 8003aba:	3101      	adds	r1, #1
 8003abc:	45b9      	cmp	r9, r7
 8003abe:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003ac2:	54e5      	strb	r5, [r4, r3]
 8003ac4:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003ac8:	f000 828d 	beq.w	8003fe6 <d_print_comp_inner+0x15f2>
 8003acc:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8003ad0:	29ff      	cmp	r1, #255	; 0xff
 8003ad2:	d1f1      	bne.n	8003ab8 <d_print_comp_inner+0x10c4>
 8003ad4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003ad8:	4620      	mov	r0, r4
 8003ada:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003ade:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003ae2:	4798      	blx	r3
 8003ae4:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003ae8:	2101      	movs	r1, #1
 8003aea:	3301      	adds	r3, #1
 8003aec:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003af0:	2300      	movs	r3, #0
 8003af2:	e7e3      	b.n	8003abc <d_print_comp_inner+0x10c8>
 8003af4:	68f2      	ldr	r2, [r6, #12]
 8003af6:	49af      	ldr	r1, [pc, #700]	; (8003db4 <d_print_comp_inner+0x13c0>)
 8003af8:	a802      	add	r0, sp, #8
 8003afa:	f006 fc2d 	bl	800a358 <siprintf>
 8003afe:	a802      	add	r0, sp, #8
 8003b00:	f002 fb1a 	bl	8006138 <strlen>
 8003b04:	2800      	cmp	r0, #0
 8003b06:	f43e afdb 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 8003b0a:	ad02      	add	r5, sp, #8
 8003b0c:	f04f 0800 	mov.w	r8, #0
 8003b10:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003b14:	182f      	adds	r7, r5, r0
 8003b16:	e009      	b.n	8003b2c <d_print_comp_inner+0x1138>
 8003b18:	460b      	mov	r3, r1
 8003b1a:	3101      	adds	r1, #1
 8003b1c:	42af      	cmp	r7, r5
 8003b1e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003b22:	54e6      	strb	r6, [r4, r3]
 8003b24:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003b28:	f43e afca 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 8003b2c:	29ff      	cmp	r1, #255	; 0xff
 8003b2e:	f815 6b01 	ldrb.w	r6, [r5], #1
 8003b32:	d1f1      	bne.n	8003b18 <d_print_comp_inner+0x1124>
 8003b34:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003b38:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003b3c:	4620      	mov	r0, r4
 8003b3e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003b42:	4798      	blx	r3
 8003b44:	2101      	movs	r1, #1
 8003b46:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	440a      	add	r2, r1
 8003b4e:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8003b52:	e7e3      	b.n	8003b1c <d_print_comp_inner+0x1128>
 8003b54:	4f98      	ldr	r7, [pc, #608]	; (8003db8 <d_print_comp_inner+0x13c4>)
 8003b56:	256f      	movs	r5, #111	; 0x6f
 8003b58:	f04f 0800 	mov.w	r8, #0
 8003b5c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003b60:	f107 0908 	add.w	r9, r7, #8
 8003b64:	e00b      	b.n	8003b7e <d_print_comp_inner+0x118a>
 8003b66:	460b      	mov	r3, r1
 8003b68:	3101      	adds	r1, #1
 8003b6a:	454f      	cmp	r7, r9
 8003b6c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003b70:	54e5      	strb	r5, [r4, r3]
 8003b72:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003b76:	f000 829c 	beq.w	80040b2 <d_print_comp_inner+0x16be>
 8003b7a:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8003b7e:	29ff      	cmp	r1, #255	; 0xff
 8003b80:	d1f1      	bne.n	8003b66 <d_print_comp_inner+0x1172>
 8003b82:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003b86:	4620      	mov	r0, r4
 8003b88:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003b8c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003b90:	4798      	blx	r3
 8003b92:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003b96:	2101      	movs	r1, #1
 8003b98:	3301      	adds	r3, #1
 8003b9a:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	e7e3      	b.n	8003b6a <d_print_comp_inner+0x1176>
 8003ba2:	4f85      	ldr	r7, [pc, #532]	; (8003db8 <d_print_comp_inner+0x13c4>)
 8003ba4:	256f      	movs	r5, #111	; 0x6f
 8003ba6:	f04f 0800 	mov.w	r8, #0
 8003baa:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003bae:	f107 0908 	add.w	r9, r7, #8
 8003bb2:	e00b      	b.n	8003bcc <d_print_comp_inner+0x11d8>
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	3101      	adds	r1, #1
 8003bb8:	454f      	cmp	r7, r9
 8003bba:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003bbe:	54e5      	strb	r5, [r4, r3]
 8003bc0:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003bc4:	f43f a886 	beq.w	8002cd4 <d_print_comp_inner+0x2e0>
 8003bc8:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8003bcc:	29ff      	cmp	r1, #255	; 0xff
 8003bce:	d1f1      	bne.n	8003bb4 <d_print_comp_inner+0x11c0>
 8003bd0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003bd4:	4620      	mov	r0, r4
 8003bd6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003bda:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003bde:	4798      	blx	r3
 8003be0:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003be4:	2101      	movs	r1, #1
 8003be6:	3301      	adds	r3, #1
 8003be8:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003bec:	2300      	movs	r3, #0
 8003bee:	e7e3      	b.n	8003bb8 <d_print_comp_inner+0x11c4>
 8003bf0:	68f7      	ldr	r7, [r6, #12]
 8003bf2:	4e72      	ldr	r6, [pc, #456]	; (8003dbc <d_print_comp_inner+0x13c8>)
 8003bf4:	256f      	movs	r5, #111	; 0x6f
 8003bf6:	f04f 0900 	mov.w	r9, #0
 8003bfa:	f8d7 8008 	ldr.w	r8, [r7, #8]
 8003bfe:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003c02:	f106 0a07 	add.w	sl, r6, #7
 8003c06:	e00b      	b.n	8003c20 <d_print_comp_inner+0x122c>
 8003c08:	460b      	mov	r3, r1
 8003c0a:	3101      	adds	r1, #1
 8003c0c:	45b2      	cmp	sl, r6
 8003c0e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003c12:	54e5      	strb	r5, [r4, r3]
 8003c14:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003c18:	f000 81b1 	beq.w	8003f7e <d_print_comp_inner+0x158a>
 8003c1c:	f816 5f01 	ldrb.w	r5, [r6, #1]!
 8003c20:	29ff      	cmp	r1, #255	; 0xff
 8003c22:	d1f1      	bne.n	8003c08 <d_print_comp_inner+0x1214>
 8003c24:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003c28:	4620      	mov	r0, r4
 8003c2a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003c2e:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8003c32:	4798      	blx	r3
 8003c34:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003c38:	2101      	movs	r1, #1
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003c40:	2300      	movs	r3, #0
 8003c42:	e7e3      	b.n	8003c0c <d_print_comp_inner+0x1218>
 8003c44:	e9d6 2603 	ldrd	r2, r6, [r6, #12]
 8003c48:	b112      	cbz	r2, 8003c50 <d_print_comp_inner+0x125c>
 8003c4a:	2111      	movs	r1, #17
 8003c4c:	f000 ff8a 	bl	8004b64 <d_print_comp>
 8003c50:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8003c54:	2bff      	cmp	r3, #255	; 0xff
 8003c56:	f000 84e6 	beq.w	8004626 <d_print_comp_inner+0x1c32>
 8003c5a:	1c5a      	adds	r2, r3, #1
 8003c5c:	257b      	movs	r5, #123	; 0x7b
 8003c5e:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003c62:	2111      	movs	r1, #17
 8003c64:	54e5      	strb	r5, [r4, r3]
 8003c66:	4632      	mov	r2, r6
 8003c68:	4620      	mov	r0, r4
 8003c6a:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003c6e:	f000 ff79 	bl	8004b64 <d_print_comp>
 8003c72:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003c76:	29ff      	cmp	r1, #255	; 0xff
 8003c78:	f000 8168 	beq.w	8003f4c <d_print_comp_inner+0x1558>
 8003c7c:	1c4a      	adds	r2, r1, #1
 8003c7e:	237d      	movs	r3, #125	; 0x7d
 8003c80:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003c84:	5463      	strb	r3, [r4, r1]
 8003c86:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003c8a:	f7fe bf19 	b.w	8002ac0 <d_print_comp_inner+0xcc>
 8003c8e:	e9d6 7503 	ldrd	r7, r5, [r6, #12]
 8003c92:	783b      	ldrb	r3, [r7, #0]
 8003c94:	2b32      	cmp	r3, #50	; 0x32
 8003c96:	f000 8388 	beq.w	80043aa <d_print_comp_inner+0x19b6>
 8003c9a:	2b34      	cmp	r3, #52	; 0x34
 8003c9c:	f040 8754 	bne.w	8004b48 <d_print_comp_inner+0x2154>
 8003ca0:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8003ca4:	2bff      	cmp	r3, #255	; 0xff
 8003ca6:	f000 86be 	beq.w	8004a26 <d_print_comp_inner+0x2032>
 8003caa:	1c5a      	adds	r2, r3, #1
 8003cac:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003cb0:	2228      	movs	r2, #40	; 0x28
 8003cb2:	54e2      	strb	r2, [r4, r3]
 8003cb4:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8003cb8:	2111      	movs	r1, #17
 8003cba:	4620      	mov	r0, r4
 8003cbc:	68fa      	ldr	r2, [r7, #12]
 8003cbe:	f000 ff51 	bl	8004b64 <d_print_comp>
 8003cc2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003cc6:	29ff      	cmp	r1, #255	; 0xff
 8003cc8:	f000 869c 	beq.w	8004a04 <d_print_comp_inner+0x2010>
 8003ccc:	2329      	movs	r3, #41	; 0x29
 8003cce:	1c4a      	adds	r2, r1, #1
 8003cd0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003cd4:	5463      	strb	r3, [r4, r1]
 8003cd6:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003cda:	f7ff b8bd 	b.w	8002e58 <d_print_comp_inner+0x464>
 8003cde:	2111      	movs	r1, #17
 8003ce0:	68f2      	ldr	r2, [r6, #12]
 8003ce2:	b013      	add	sp, #76	; 0x4c
 8003ce4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ce8:	f001 be2e 	b.w	8005948 <d_print_expr_op>
 8003cec:	4f34      	ldr	r7, [pc, #208]	; (8003dc0 <d_print_comp_inner+0x13cc>)
 8003cee:	2567      	movs	r5, #103	; 0x67
 8003cf0:	f04f 0800 	mov.w	r8, #0
 8003cf4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003cf8:	f107 091b 	add.w	r9, r7, #27
 8003cfc:	e00b      	b.n	8003d16 <d_print_comp_inner+0x1322>
 8003cfe:	460b      	mov	r3, r1
 8003d00:	3101      	adds	r1, #1
 8003d02:	45b9      	cmp	r9, r7
 8003d04:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003d08:	54e5      	strb	r5, [r4, r3]
 8003d0a:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003d0e:	f43e aef9 	beq.w	8002b04 <d_print_comp_inner+0x110>
 8003d12:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8003d16:	29ff      	cmp	r1, #255	; 0xff
 8003d18:	d1f1      	bne.n	8003cfe <d_print_comp_inner+0x130a>
 8003d1a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003d1e:	4620      	mov	r0, r4
 8003d20:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003d24:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003d28:	4798      	blx	r3
 8003d2a:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003d2e:	2101      	movs	r1, #1
 8003d30:	3301      	adds	r3, #1
 8003d32:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003d36:	2300      	movs	r3, #0
 8003d38:	e7e3      	b.n	8003d02 <d_print_comp_inner+0x130e>
 8003d3a:	68f2      	ldr	r2, [r6, #12]
 8003d3c:	e9d2 5300 	ldrd	r5, r3, [r2]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f43e aebd 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 8003d46:	442b      	add	r3, r5
 8003d48:	f04f 0800 	mov.w	r8, #0
 8003d4c:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003d50:	3d01      	subs	r5, #1
 8003d52:	1e5f      	subs	r7, r3, #1
 8003d54:	e009      	b.n	8003d6a <d_print_comp_inner+0x1376>
 8003d56:	460b      	mov	r3, r1
 8003d58:	3101      	adds	r1, #1
 8003d5a:	42af      	cmp	r7, r5
 8003d5c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003d60:	54e6      	strb	r6, [r4, r3]
 8003d62:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003d66:	f43e aeab 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 8003d6a:	29ff      	cmp	r1, #255	; 0xff
 8003d6c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003d70:	d1f1      	bne.n	8003d56 <d_print_comp_inner+0x1362>
 8003d72:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003d76:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003d7a:	4620      	mov	r0, r4
 8003d7c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003d80:	4798      	blx	r3
 8003d82:	2101      	movs	r1, #1
 8003d84:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 8003d88:	2300      	movs	r3, #0
 8003d8a:	440a      	add	r2, r1
 8003d8c:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8003d90:	e7e3      	b.n	8003d5a <d_print_comp_inner+0x1366>
 8003d92:	e9d6 5303 	ldrd	r5, r3, [r6, #12]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	f43e ae92 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 8003d9c:	442b      	add	r3, r5
 8003d9e:	f04f 0800 	mov.w	r8, #0
 8003da2:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8003da6:	3d01      	subs	r5, #1
 8003da8:	1e5f      	subs	r7, r3, #1
 8003daa:	e015      	b.n	8003dd8 <d_print_comp_inner+0x13e4>
 8003dac:	0800dda4 	.word	0x0800dda4
 8003db0:	0800de04 	.word	0x0800de04
 8003db4:	0800db38 	.word	0x0800db38
 8003db8:	0800dd58 	.word	0x0800dd58
 8003dbc:	0800dd4c 	.word	0x0800dd4c
 8003dc0:	0800dde4 	.word	0x0800dde4
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	3101      	adds	r1, #1
 8003dc8:	42af      	cmp	r7, r5
 8003dca:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003dce:	54e6      	strb	r6, [r4, r3]
 8003dd0:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003dd4:	f43e ae74 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 8003dd8:	29ff      	cmp	r1, #255	; 0xff
 8003dda:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003dde:	d1f1      	bne.n	8003dc4 <d_print_comp_inner+0x13d0>
 8003de0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003de4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003de8:	4620      	mov	r0, r4
 8003dea:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003dee:	4798      	blx	r3
 8003df0:	2101      	movs	r1, #1
 8003df2:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 8003df6:	2300      	movs	r3, #0
 8003df8:	440a      	add	r2, r1
 8003dfa:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8003dfe:	e7e3      	b.n	8003dc8 <d_print_comp_inner+0x13d4>
 8003e00:	2111      	movs	r1, #17
 8003e02:	4620      	mov	r0, r4
 8003e04:	6932      	ldr	r2, [r6, #16]
 8003e06:	f000 fead 	bl	8004b64 <d_print_comp>
 8003e0a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003e0e:	29ff      	cmp	r1, #255	; 0xff
 8003e10:	f000 82bc 	beq.w	800438c <d_print_comp_inner+0x1998>
 8003e14:	1c4a      	adds	r2, r1, #1
 8003e16:	235d      	movs	r3, #93	; 0x5d
 8003e18:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8003e1c:	5463      	strb	r3, [r4, r1]
 8003e1e:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8003e22:	f7fe be4d 	b.w	8002ac0 <d_print_comp_inner+0xcc>
 8003e26:	f1be 0f01 	cmp.w	lr, #1
 8003e2a:	f240 818f 	bls.w	800414c <d_print_comp_inner+0x1758>
 8003e2e:	f8c4 2114 	str.w	r2, [r4, #276]	; 0x114
 8003e32:	f7fe bfc3 	b.w	8002dbc <d_print_comp_inner+0x3c8>
 8003e36:	4fd1      	ldr	r7, [pc, #836]	; (800417c <d_print_comp_inner+0x1788>)
 8003e38:	2111      	movs	r1, #17
 8003e3a:	4620      	mov	r0, r4
 8003e3c:	68f2      	ldr	r2, [r6, #12]
 8003e3e:	f000 fe91 	bl	8004b64 <d_print_comp>
 8003e42:	252d      	movs	r5, #45	; 0x2d
 8003e44:	f04f 0800 	mov.w	r8, #0
 8003e48:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003e4c:	f107 0903 	add.w	r9, r7, #3
 8003e50:	e00b      	b.n	8003e6a <d_print_comp_inner+0x1476>
 8003e52:	460b      	mov	r3, r1
 8003e54:	3101      	adds	r1, #1
 8003e56:	454f      	cmp	r7, r9
 8003e58:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003e5c:	54e5      	strb	r5, [r4, r3]
 8003e5e:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003e62:	f43e af37 	beq.w	8002cd4 <d_print_comp_inner+0x2e0>
 8003e66:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8003e6a:	29ff      	cmp	r1, #255	; 0xff
 8003e6c:	d1f1      	bne.n	8003e52 <d_print_comp_inner+0x145e>
 8003e6e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003e72:	4620      	mov	r0, r4
 8003e74:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003e78:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003e7c:	4798      	blx	r3
 8003e7e:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003e82:	2101      	movs	r1, #1
 8003e84:	3301      	adds	r3, #1
 8003e86:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	e7e3      	b.n	8003e56 <d_print_comp_inner+0x1462>
 8003e8e:	4fbc      	ldr	r7, [pc, #752]	; (8004180 <d_print_comp_inner+0x178c>)
 8003e90:	2111      	movs	r1, #17
 8003e92:	4620      	mov	r0, r4
 8003e94:	6932      	ldr	r2, [r6, #16]
 8003e96:	f000 fe65 	bl	8004b64 <d_print_comp>
 8003e9a:	2520      	movs	r5, #32
 8003e9c:	f04f 0800 	mov.w	r8, #0
 8003ea0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003ea4:	f107 0904 	add.w	r9, r7, #4
 8003ea8:	e00b      	b.n	8003ec2 <d_print_comp_inner+0x14ce>
 8003eaa:	460b      	mov	r3, r1
 8003eac:	3101      	adds	r1, #1
 8003eae:	454f      	cmp	r7, r9
 8003eb0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003eb4:	54e5      	strb	r5, [r4, r3]
 8003eb6:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8003eba:	f43e ae23 	beq.w	8002b04 <d_print_comp_inner+0x110>
 8003ebe:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 8003ec2:	29ff      	cmp	r1, #255	; 0xff
 8003ec4:	d1f1      	bne.n	8003eaa <d_print_comp_inner+0x14b6>
 8003ec6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003eca:	4620      	mov	r0, r4
 8003ecc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003ed0:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003ed4:	4798      	blx	r3
 8003ed6:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003eda:	2101      	movs	r1, #1
 8003edc:	3301      	adds	r3, #1
 8003ede:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	e7e3      	b.n	8003eae <d_print_comp_inner+0x14ba>
 8003ee6:	68f2      	ldr	r2, [r6, #12]
 8003ee8:	49a6      	ldr	r1, [pc, #664]	; (8004184 <d_print_comp_inner+0x1790>)
 8003eea:	3201      	adds	r2, #1
 8003eec:	a802      	add	r0, sp, #8
 8003eee:	f006 fa33 	bl	800a358 <siprintf>
 8003ef2:	a802      	add	r0, sp, #8
 8003ef4:	f002 f920 	bl	8006138 <strlen>
 8003ef8:	b318      	cbz	r0, 8003f42 <d_print_comp_inner+0x154e>
 8003efa:	ad02      	add	r5, sp, #8
 8003efc:	f04f 0800 	mov.w	r8, #0
 8003f00:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003f04:	182f      	adds	r7, r5, r0
 8003f06:	e008      	b.n	8003f1a <d_print_comp_inner+0x1526>
 8003f08:	460b      	mov	r3, r1
 8003f0a:	3101      	adds	r1, #1
 8003f0c:	42af      	cmp	r7, r5
 8003f0e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003f12:	54e6      	strb	r6, [r4, r3]
 8003f14:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003f18:	d015      	beq.n	8003f46 <d_print_comp_inner+0x1552>
 8003f1a:	29ff      	cmp	r1, #255	; 0xff
 8003f1c:	f815 6b01 	ldrb.w	r6, [r5], #1
 8003f20:	d1f2      	bne.n	8003f08 <d_print_comp_inner+0x1514>
 8003f22:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003f26:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003f2a:	4620      	mov	r0, r4
 8003f2c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003f30:	4798      	blx	r3
 8003f32:	2101      	movs	r1, #1
 8003f34:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 8003f38:	2300      	movs	r3, #0
 8003f3a:	440a      	add	r2, r1
 8003f3c:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8003f40:	e7e4      	b.n	8003f0c <d_print_comp_inner+0x1518>
 8003f42:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003f46:	29ff      	cmp	r1, #255	; 0xff
 8003f48:	f47f ae98 	bne.w	8003c7c <d_print_comp_inner+0x1288>
 8003f4c:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 8003f50:	2500      	movs	r5, #0
 8003f52:	4620      	mov	r0, r4
 8003f54:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8003f58:	4798      	blx	r3
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8003f60:	4629      	mov	r1, r5
 8003f62:	4413      	add	r3, r2
 8003f64:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8003f68:	e689      	b.n	8003c7e <d_print_comp_inner+0x128a>
 8003f6a:	6937      	ldr	r7, [r6, #16]
 8003f6c:	783b      	ldrb	r3, [r7, #0]
 8003f6e:	2b47      	cmp	r3, #71	; 0x47
 8003f70:	f000 8320 	beq.w	80045b4 <d_print_comp_inner+0x1bc0>
 8003f74:	463a      	mov	r2, r7
 8003f76:	2111      	movs	r1, #17
 8003f78:	4620      	mov	r0, r4
 8003f7a:	f7fe bdc6 	b.w	8002b0a <d_print_comp_inner+0x116>
 8003f7e:	687d      	ldr	r5, [r7, #4]
 8003f80:	782b      	ldrb	r3, [r5, #0]
 8003f82:	3b61      	subs	r3, #97	; 0x61
 8003f84:	2b19      	cmp	r3, #25
 8003f86:	f240 82cf 	bls.w	8004528 <d_print_comp_inner+0x1b34>
 8003f8a:	f108 37ff 	add.w	r7, r8, #4294967295
 8003f8e:	5deb      	ldrb	r3, [r5, r7]
 8003f90:	2b20      	cmp	r3, #32
 8003f92:	bf18      	it	ne
 8003f94:	4647      	movne	r7, r8
 8003f96:	2f00      	cmp	r7, #0
 8003f98:	f43e ad92 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 8003f9c:	3d01      	subs	r5, #1
 8003f9e:	f04f 0800 	mov.w	r8, #0
 8003fa2:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8003fa6:	442f      	add	r7, r5
 8003fa8:	e009      	b.n	8003fbe <d_print_comp_inner+0x15ca>
 8003faa:	460b      	mov	r3, r1
 8003fac:	3101      	adds	r1, #1
 8003fae:	42af      	cmp	r7, r5
 8003fb0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8003fb4:	54e6      	strb	r6, [r4, r3]
 8003fb6:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8003fba:	f43e ad81 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 8003fbe:	29ff      	cmp	r1, #255	; 0xff
 8003fc0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8003fc4:	d1f1      	bne.n	8003faa <d_print_comp_inner+0x15b6>
 8003fc6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8003fca:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8003fce:	4620      	mov	r0, r4
 8003fd0:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8003fd4:	4798      	blx	r3
 8003fd6:	2101      	movs	r1, #1
 8003fd8:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 8003fdc:	2300      	movs	r3, #0
 8003fde:	440a      	add	r2, r1
 8003fe0:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8003fe4:	e7e3      	b.n	8003fae <d_print_comp_inner+0x15ba>
 8003fe6:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003fea:	2111      	movs	r1, #17
 8003fec:	3301      	adds	r3, #1
 8003fee:	68f2      	ldr	r2, [r6, #12]
 8003ff0:	4620      	mov	r0, r4
 8003ff2:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8003ff6:	f000 fdb5 	bl	8004b64 <d_print_comp>
 8003ffa:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8003ffe:	4f62      	ldr	r7, [pc, #392]	; (8004188 <d_print_comp_inner+0x1794>)
 8004000:	3b01      	subs	r3, #1
 8004002:	2529      	movs	r5, #41	; 0x29
 8004004:	f04f 0800 	mov.w	r8, #0
 8004008:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800400c:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8004010:	f107 0901 	add.w	r9, r7, #1
 8004014:	e00a      	b.n	800402c <d_print_comp_inner+0x1638>
 8004016:	460b      	mov	r3, r1
 8004018:	3101      	adds	r1, #1
 800401a:	45b9      	cmp	r9, r7
 800401c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004020:	54e5      	strb	r5, [r4, r3]
 8004022:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 8004026:	d013      	beq.n	8004050 <d_print_comp_inner+0x165c>
 8004028:	f817 5f01 	ldrb.w	r5, [r7, #1]!
 800402c:	29ff      	cmp	r1, #255	; 0xff
 800402e:	d1f2      	bne.n	8004016 <d_print_comp_inner+0x1622>
 8004030:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004034:	4620      	mov	r0, r4
 8004036:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800403a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800403e:	4798      	blx	r3
 8004040:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004044:	2101      	movs	r1, #1
 8004046:	3301      	adds	r3, #1
 8004048:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 800404c:	2300      	movs	r3, #0
 800404e:	e7e4      	b.n	800401a <d_print_comp_inner+0x1626>
 8004050:	6932      	ldr	r2, [r6, #16]
 8004052:	494c      	ldr	r1, [pc, #304]	; (8004184 <d_print_comp_inner+0x1790>)
 8004054:	3201      	adds	r2, #1
 8004056:	a802      	add	r0, sp, #8
 8004058:	f006 f97e 	bl	800a358 <siprintf>
 800405c:	a802      	add	r0, sp, #8
 800405e:	f002 f86b 	bl	8006138 <strlen>
 8004062:	2800      	cmp	r0, #0
 8004064:	f43f af6d 	beq.w	8003f42 <d_print_comp_inner+0x154e>
 8004068:	ad02      	add	r5, sp, #8
 800406a:	f04f 0800 	mov.w	r8, #0
 800406e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004072:	182f      	adds	r7, r5, r0
 8004074:	e009      	b.n	800408a <d_print_comp_inner+0x1696>
 8004076:	460b      	mov	r3, r1
 8004078:	3101      	adds	r1, #1
 800407a:	42af      	cmp	r7, r5
 800407c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004080:	54e6      	strb	r6, [r4, r3]
 8004082:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004086:	f43f af5e 	beq.w	8003f46 <d_print_comp_inner+0x1552>
 800408a:	29ff      	cmp	r1, #255	; 0xff
 800408c:	f815 6b01 	ldrb.w	r6, [r5], #1
 8004090:	d1f1      	bne.n	8004076 <d_print_comp_inner+0x1682>
 8004092:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004096:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800409a:	4620      	mov	r0, r4
 800409c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80040a0:	4798      	blx	r3
 80040a2:	2101      	movs	r1, #1
 80040a4:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 80040a8:	2300      	movs	r3, #0
 80040aa:	440a      	add	r2, r1
 80040ac:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 80040b0:	e7e3      	b.n	800407a <d_print_comp_inner+0x1686>
 80040b2:	4632      	mov	r2, r6
 80040b4:	2111      	movs	r1, #17
 80040b6:	4620      	mov	r0, r4
 80040b8:	b013      	add	sp, #76	; 0x4c
 80040ba:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040be:	f001 bb9b 	b.w	80057f8 <d_print_conversion>
 80040c2:	2111      	movs	r1, #17
 80040c4:	4620      	mov	r0, r4
 80040c6:	68f2      	ldr	r2, [r6, #12]
 80040c8:	f000 fd4c 	bl	8004b64 <d_print_comp>
 80040cc:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80040d0:	29ff      	cmp	r1, #255	; 0xff
 80040d2:	f000 8260 	beq.w	8004596 <d_print_comp_inner+0x1ba2>
 80040d6:	1c4a      	adds	r2, r1, #1
 80040d8:	2329      	movs	r3, #41	; 0x29
 80040da:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80040de:	5463      	strb	r3, [r4, r1]
 80040e0:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80040e4:	f7fe bcec 	b.w	8002ac0 <d_print_comp_inner+0xcc>
 80040e8:	4632      	mov	r2, r6
 80040ea:	2111      	movs	r1, #17
 80040ec:	4620      	mov	r0, r4
 80040ee:	f000 fd67 	bl	8004bc0 <d_print_mod>
 80040f2:	f7fe bcff 	b.w	8002af4 <d_print_comp_inner+0x100>
 80040f6:	6932      	ldr	r2, [r6, #16]
 80040f8:	460d      	mov	r5, r1
 80040fa:	4620      	mov	r0, r4
 80040fc:	2111      	movs	r1, #17
 80040fe:	f8d4 6128 	ldr.w	r6, [r4, #296]	; 0x128
 8004102:	f000 fd2f 	bl	8004b64 <d_print_comp>
 8004106:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 800410a:	42b3      	cmp	r3, r6
 800410c:	f47e acd8 	bne.w	8002ac0 <d_print_comp_inner+0xcc>
 8004110:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8004114:	42ab      	cmp	r3, r5
 8004116:	f47e acd3 	bne.w	8002ac0 <d_print_comp_inner+0xcc>
 800411a:	3d02      	subs	r5, #2
 800411c:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 8004120:	f7fe bcce 	b.w	8002ac0 <d_print_comp_inner+0xcc>
 8004124:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8004128:	2bff      	cmp	r3, #255	; 0xff
 800412a:	f000 83b5 	beq.w	8004898 <d_print_comp_inner+0x1ea4>
 800412e:	1c58      	adds	r0, r3, #1
 8004130:	f8c4 0100 	str.w	r0, [r4, #256]	; 0x100
 8004134:	2111      	movs	r1, #17
 8004136:	f804 9003 	strb.w	r9, [r4, r3]
 800413a:	4620      	mov	r0, r4
 800413c:	f855 2c0c 	ldr.w	r2, [r5, #-12]
 8004140:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 8004144:	f000 fd3c 	bl	8004bc0 <d_print_mod>
 8004148:	f7fe be4d 	b.w	8002de6 <d_print_comp_inner+0x3f2>
 800414c:	f8d9 900c 	ldr.w	r9, [r9, #12]
 8004150:	f1b9 0f00 	cmp.w	r9, #0
 8004154:	f43e acaf 	beq.w	8002ab6 <d_print_comp_inner+0xc2>
 8004158:	2d04      	cmp	r5, #4
 800415a:	f102 0210 	add.w	r2, r2, #16
 800415e:	f000 81ee 	beq.w	800453e <d_print_comp_inner+0x1b4a>
 8004162:	4628      	mov	r0, r5
 8004164:	f7fe bdf3 	b.w	8002d4e <d_print_comp_inner+0x35a>
 8004168:	f8d6 900c 	ldr.w	r9, [r6, #12]
 800416c:	f1b8 0f00 	cmp.w	r8, #0
 8004170:	f43e aca6 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 8004174:	f108 3aff 	add.w	sl, r8, #4294967295
 8004178:	f7fe bff4 	b.w	8003164 <d_print_comp_inner+0x770>
 800417c:	0800dc1c 	.word	0x0800dc1c
 8004180:	0800dce0 	.word	0x0800dce0
 8004184:	0800db38 	.word	0x0800db38
 8004188:	0800de10 	.word	0x0800de10
 800418c:	7833      	ldrb	r3, [r6, #0]
 800418e:	2b2f      	cmp	r3, #47	; 0x2f
 8004190:	f47e ad01 	bne.w	8002b96 <d_print_comp_inner+0x1a2>
 8004194:	460e      	mov	r6, r1
 8004196:	f8d4 e114 	ldr.w	lr, [r4, #276]	; 0x114
 800419a:	f7fe bcfe 	b.w	8002b9a <d_print_comp_inner+0x1a6>
 800419e:	2d07      	cmp	r5, #7
 80041a0:	f47e ad75 	bne.w	8002c8e <d_print_comp_inner+0x29a>
 80041a4:	6931      	ldr	r1, [r6, #16]
 80041a6:	7808      	ldrb	r0, [r1, #0]
 80041a8:	2800      	cmp	r0, #0
 80041aa:	f47e ad70 	bne.w	8002c8e <d_print_comp_inner+0x29a>
 80041ae:	6908      	ldr	r0, [r1, #16]
 80041b0:	2801      	cmp	r0, #1
 80041b2:	f47e ad6c 	bne.w	8002c8e <d_print_comp_inner+0x29a>
 80041b6:	2b3d      	cmp	r3, #61	; 0x3d
 80041b8:	f47e ad69 	bne.w	8002c8e <d_print_comp_inner+0x29a>
 80041bc:	68cb      	ldr	r3, [r1, #12]
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	2b30      	cmp	r3, #48	; 0x30
 80041c2:	f000 84bd 	beq.w	8004b40 <d_print_comp_inner+0x214c>
 80041c6:	2b31      	cmp	r3, #49	; 0x31
 80041c8:	f47e ad61 	bne.w	8002c8e <d_print_comp_inner+0x29a>
 80041cc:	4620      	mov	r0, r4
 80041ce:	49b7      	ldr	r1, [pc, #732]	; (80044ac <d_print_comp_inner+0x1ab8>)
 80041d0:	b013      	add	sp, #76	; 0x4c
 80041d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041d6:	f7fc b9fb 	b.w	80005d0 <d_append_string>
 80041da:	4db5      	ldr	r5, [pc, #724]	; (80044b0 <d_print_comp_inner+0x1abc>)
 80041dc:	265f      	movs	r6, #95	; 0x5f
 80041de:	f04f 0800 	mov.w	r8, #0
 80041e2:	1d6f      	adds	r7, r5, #5
 80041e4:	e00b      	b.n	80041fe <d_print_comp_inner+0x180a>
 80041e6:	460b      	mov	r3, r1
 80041e8:	3101      	adds	r1, #1
 80041ea:	42af      	cmp	r7, r5
 80041ec:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80041f0:	54e6      	strb	r6, [r4, r3]
 80041f2:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80041f6:	f43e ac63 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 80041fa:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80041fe:	29ff      	cmp	r1, #255	; 0xff
 8004200:	d1f1      	bne.n	80041e6 <d_print_comp_inner+0x17f2>
 8004202:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004206:	4620      	mov	r0, r4
 8004208:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800420c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004210:	4798      	blx	r3
 8004212:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004216:	2101      	movs	r1, #1
 8004218:	3301      	adds	r3, #1
 800421a:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 800421e:	2300      	movs	r3, #0
 8004220:	e7e3      	b.n	80041ea <d_print_comp_inner+0x17f6>
 8004222:	4da4      	ldr	r5, [pc, #656]	; (80044b4 <d_print_comp_inner+0x1ac0>)
 8004224:	267b      	movs	r6, #123	; 0x7b
 8004226:	f04f 0800 	mov.w	r8, #0
 800422a:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800422e:	f105 0905 	add.w	r9, r5, #5
 8004232:	e00a      	b.n	800424a <d_print_comp_inner+0x1856>
 8004234:	460b      	mov	r3, r1
 8004236:	3101      	adds	r1, #1
 8004238:	45a9      	cmp	r9, r5
 800423a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800423e:	54e6      	strb	r6, [r4, r3]
 8004240:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004244:	d013      	beq.n	800426e <d_print_comp_inner+0x187a>
 8004246:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800424a:	29ff      	cmp	r1, #255	; 0xff
 800424c:	d1f2      	bne.n	8004234 <d_print_comp_inner+0x1840>
 800424e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004252:	4620      	mov	r0, r4
 8004254:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004258:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800425c:	4798      	blx	r3
 800425e:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004262:	2101      	movs	r1, #1
 8004264:	3301      	adds	r3, #1
 8004266:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 800426a:	2300      	movs	r3, #0
 800426c:	e7e4      	b.n	8004238 <d_print_comp_inner+0x1844>
 800426e:	463a      	mov	r2, r7
 8004270:	4991      	ldr	r1, [pc, #580]	; (80044b8 <d_print_comp_inner+0x1ac4>)
 8004272:	a802      	add	r0, sp, #8
 8004274:	f006 f870 	bl	800a358 <siprintf>
 8004278:	a802      	add	r0, sp, #8
 800427a:	f001 ff5d 	bl	8006138 <strlen>
 800427e:	b318      	cbz	r0, 80042c8 <d_print_comp_inner+0x18d4>
 8004280:	ad02      	add	r5, sp, #8
 8004282:	f04f 0800 	mov.w	r8, #0
 8004286:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800428a:	182f      	adds	r7, r5, r0
 800428c:	e008      	b.n	80042a0 <d_print_comp_inner+0x18ac>
 800428e:	460b      	mov	r3, r1
 8004290:	3101      	adds	r1, #1
 8004292:	42af      	cmp	r7, r5
 8004294:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004298:	54e6      	strb	r6, [r4, r3]
 800429a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 800429e:	d015      	beq.n	80042cc <d_print_comp_inner+0x18d8>
 80042a0:	29ff      	cmp	r1, #255	; 0xff
 80042a2:	f815 6b01 	ldrb.w	r6, [r5], #1
 80042a6:	d1f2      	bne.n	800428e <d_print_comp_inner+0x189a>
 80042a8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80042ac:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80042b0:	4620      	mov	r0, r4
 80042b2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 80042b6:	4798      	blx	r3
 80042b8:	2101      	movs	r1, #1
 80042ba:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 80042be:	2300      	movs	r3, #0
 80042c0:	440a      	add	r2, r1
 80042c2:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 80042c6:	e7e4      	b.n	8004292 <d_print_comp_inner+0x189e>
 80042c8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80042cc:	29ff      	cmp	r1, #255	; 0xff
 80042ce:	f000 834a 	beq.w	8004966 <d_print_comp_inner+0x1f72>
 80042d2:	237d      	movs	r3, #125	; 0x7d
 80042d4:	1c4a      	adds	r2, r1, #1
 80042d6:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80042da:	5463      	strb	r3, [r4, r1]
 80042dc:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80042e0:	f7fe bbee 	b.w	8002ac0 <d_print_comp_inner+0xcc>
 80042e4:	2500      	movs	r5, #0
 80042e6:	780b      	ldrb	r3, [r1, #0]
 80042e8:	f7fe bc4b 	b.w	8002b82 <d_print_comp_inner+0x18e>
 80042ec:	4631      	mov	r1, r6
 80042ee:	f7fc f90b 	bl	8000508 <d_lookup_template_argument>
 80042f2:	4602      	mov	r2, r0
 80042f4:	2800      	cmp	r0, #0
 80042f6:	f43e abe0 	beq.w	8002aba <d_print_comp_inner+0xc6>
 80042fa:	7803      	ldrb	r3, [r0, #0]
 80042fc:	2b2f      	cmp	r3, #47	; 0x2f
 80042fe:	f000 830b 	beq.w	8004918 <d_print_comp_inner+0x1f24>
 8004302:	f8d4 5110 	ldr.w	r5, [r4, #272]	; 0x110
 8004306:	2111      	movs	r1, #17
 8004308:	682b      	ldr	r3, [r5, #0]
 800430a:	4620      	mov	r0, r4
 800430c:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8004310:	f000 fc28 	bl	8004b64 <d_print_comp>
 8004314:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
 8004318:	f7fe bbd2 	b.w	8002ac0 <d_print_comp_inner+0xcc>
 800431c:	68f2      	ldr	r2, [r6, #12]
 800431e:	4966      	ldr	r1, [pc, #408]	; (80044b8 <d_print_comp_inner+0x1ac4>)
 8004320:	3201      	adds	r2, #1
 8004322:	a802      	add	r0, sp, #8
 8004324:	f006 f818 	bl	800a358 <siprintf>
 8004328:	a802      	add	r0, sp, #8
 800432a:	f001 ff05 	bl	8006138 <strlen>
 800432e:	2800      	cmp	r0, #0
 8004330:	f43e abc6 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 8004334:	ad02      	add	r5, sp, #8
 8004336:	f04f 0800 	mov.w	r8, #0
 800433a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800433e:	182f      	adds	r7, r5, r0
 8004340:	e009      	b.n	8004356 <d_print_comp_inner+0x1962>
 8004342:	460b      	mov	r3, r1
 8004344:	3101      	adds	r1, #1
 8004346:	42bd      	cmp	r5, r7
 8004348:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800434c:	54e6      	strb	r6, [r4, r3]
 800434e:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004352:	f43e abb5 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 8004356:	29ff      	cmp	r1, #255	; 0xff
 8004358:	f815 6b01 	ldrb.w	r6, [r5], #1
 800435c:	d1f1      	bne.n	8004342 <d_print_comp_inner+0x194e>
 800435e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004362:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004366:	4620      	mov	r0, r4
 8004368:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800436c:	4798      	blx	r3
 800436e:	2101      	movs	r1, #1
 8004370:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 8004374:	2300      	movs	r3, #0
 8004376:	440a      	add	r2, r1
 8004378:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 800437c:	e7e3      	b.n	8004346 <d_print_comp_inner+0x1952>
 800437e:	2500      	movs	r5, #0
 8004380:	f7fe bc85 	b.w	8002c8e <d_print_comp_inner+0x29a>
 8004384:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004388:	f7ff baaf 	b.w	80038ea <d_print_comp_inner+0xef6>
 800438c:	2500      	movs	r5, #0
 800438e:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 8004392:	4620      	mov	r0, r4
 8004394:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004398:	4798      	blx	r3
 800439a:	2201      	movs	r2, #1
 800439c:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80043a0:	4629      	mov	r1, r5
 80043a2:	4413      	add	r3, r2
 80043a4:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80043a8:	e535      	b.n	8003e16 <d_print_comp_inner+0x1422>
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681e      	ldr	r6, [r3, #0]
 80043ae:	7833      	ldrb	r3, [r6, #0]
 80043b0:	2b61      	cmp	r3, #97	; 0x61
 80043b2:	f040 80c9 	bne.w	8004548 <d_print_comp_inner+0x1b54>
 80043b6:	7872      	ldrb	r2, [r6, #1]
 80043b8:	2a64      	cmp	r2, #100	; 0x64
 80043ba:	f040 80c5 	bne.w	8004548 <d_print_comp_inner+0x1b54>
 80043be:	78b2      	ldrb	r2, [r6, #2]
 80043c0:	2a00      	cmp	r2, #0
 80043c2:	f040 80c1 	bne.w	8004548 <d_print_comp_inner+0x1b54>
 80043c6:	782a      	ldrb	r2, [r5, #0]
 80043c8:	2a03      	cmp	r2, #3
 80043ca:	f000 8354 	beq.w	8004a76 <d_print_comp_inner+0x2082>
 80043ce:	2a39      	cmp	r2, #57	; 0x39
 80043d0:	f000 836b 	beq.w	8004aaa <d_print_comp_inner+0x20b6>
 80043d4:	2b73      	cmp	r3, #115	; 0x73
 80043d6:	d11d      	bne.n	8004414 <d_print_comp_inner+0x1a20>
 80043d8:	7872      	ldrb	r2, [r6, #1]
 80043da:	2a5a      	cmp	r2, #90	; 0x5a
 80043dc:	d143      	bne.n	8004466 <d_print_comp_inner+0x1a72>
 80043de:	f896 8002 	ldrb.w	r8, [r6, #2]
 80043e2:	f1b8 0f00 	cmp.w	r8, #0
 80043e6:	d13e      	bne.n	8004466 <d_print_comp_inner+0x1a72>
 80043e8:	4629      	mov	r1, r5
 80043ea:	4620      	mov	r0, r4
 80043ec:	f7fc f8a8 	bl	8000540 <d_find_pack>
 80043f0:	b930      	cbnz	r0, 8004400 <d_print_comp_inner+0x1a0c>
 80043f2:	e008      	b.n	8004406 <d_print_comp_inner+0x1a12>
 80043f4:	68c3      	ldr	r3, [r0, #12]
 80043f6:	b133      	cbz	r3, 8004406 <d_print_comp_inner+0x1a12>
 80043f8:	6900      	ldr	r0, [r0, #16]
 80043fa:	f108 0801 	add.w	r8, r8, #1
 80043fe:	b110      	cbz	r0, 8004406 <d_print_comp_inner+0x1a12>
 8004400:	7803      	ldrb	r3, [r0, #0]
 8004402:	2b2f      	cmp	r3, #47	; 0x2f
 8004404:	d0f6      	beq.n	80043f4 <d_print_comp_inner+0x1a00>
 8004406:	4641      	mov	r1, r8
 8004408:	4620      	mov	r0, r4
 800440a:	b013      	add	sp, #76	; 0x4c
 800440c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004410:	f7fc b944 	b.w	800069c <d_append_num>
 8004414:	463a      	mov	r2, r7
 8004416:	2111      	movs	r1, #17
 8004418:	4620      	mov	r0, r4
 800441a:	f001 fa95 	bl	8005948 <d_print_expr_op>
 800441e:	7833      	ldrb	r3, [r6, #0]
 8004420:	2b67      	cmp	r3, #103	; 0x67
 8004422:	d109      	bne.n	8004438 <d_print_comp_inner+0x1a44>
 8004424:	7872      	ldrb	r2, [r6, #1]
 8004426:	2a73      	cmp	r2, #115	; 0x73
 8004428:	d106      	bne.n	8004438 <d_print_comp_inner+0x1a44>
 800442a:	78b2      	ldrb	r2, [r6, #2]
 800442c:	b922      	cbnz	r2, 8004438 <d_print_comp_inner+0x1a44>
 800442e:	462a      	mov	r2, r5
 8004430:	2111      	movs	r1, #17
 8004432:	4620      	mov	r0, r4
 8004434:	f7fe bb69 	b.w	8002b0a <d_print_comp_inner+0x116>
 8004438:	2b73      	cmp	r3, #115	; 0x73
 800443a:	f47e ad0d 	bne.w	8002e58 <d_print_comp_inner+0x464>
 800443e:	7873      	ldrb	r3, [r6, #1]
 8004440:	2b74      	cmp	r3, #116	; 0x74
 8004442:	f47e ad09 	bne.w	8002e58 <d_print_comp_inner+0x464>
 8004446:	78b3      	ldrb	r3, [r6, #2]
 8004448:	2b00      	cmp	r3, #0
 800444a:	f47e ad05 	bne.w	8002e58 <d_print_comp_inner+0x464>
 800444e:	2128      	movs	r1, #40	; 0x28
 8004450:	4620      	mov	r0, r4
 8004452:	f7fc f837 	bl	80004c4 <d_append_char>
 8004456:	2111      	movs	r1, #17
 8004458:	462a      	mov	r2, r5
 800445a:	4620      	mov	r0, r4
 800445c:	f000 fb82 	bl	8004b64 <d_print_comp>
 8004460:	2129      	movs	r1, #41	; 0x29
 8004462:	f7ff b922 	b.w	80036aa <d_print_comp_inner+0xcb6>
 8004466:	2b73      	cmp	r3, #115	; 0x73
 8004468:	d1d4      	bne.n	8004414 <d_print_comp_inner+0x1a20>
 800446a:	7873      	ldrb	r3, [r6, #1]
 800446c:	2b50      	cmp	r3, #80	; 0x50
 800446e:	d1d1      	bne.n	8004414 <d_print_comp_inner+0x1a20>
 8004470:	78b3      	ldrb	r3, [r6, #2]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1ce      	bne.n	8004414 <d_print_comp_inner+0x1a20>
 8004476:	461e      	mov	r6, r3
 8004478:	e004      	b.n	8004484 <d_print_comp_inner+0x1a90>
 800447a:	3601      	adds	r6, #1
 800447c:	692d      	ldr	r5, [r5, #16]
 800447e:	2d00      	cmp	r5, #0
 8004480:	f000 8219 	beq.w	80048b6 <d_print_comp_inner+0x1ec2>
 8004484:	782b      	ldrb	r3, [r5, #0]
 8004486:	2b2f      	cmp	r3, #47	; 0x2f
 8004488:	f040 8215 	bne.w	80048b6 <d_print_comp_inner+0x1ec2>
 800448c:	68eb      	ldr	r3, [r5, #12]
 800448e:	2b00      	cmp	r3, #0
 8004490:	f000 8211 	beq.w	80048b6 <d_print_comp_inner+0x1ec2>
 8004494:	781a      	ldrb	r2, [r3, #0]
 8004496:	2a4b      	cmp	r2, #75	; 0x4b
 8004498:	d1ef      	bne.n	800447a <d_print_comp_inner+0x1a86>
 800449a:	4620      	mov	r0, r4
 800449c:	68d9      	ldr	r1, [r3, #12]
 800449e:	f7fc f84f 	bl	8000540 <d_find_pack>
 80044a2:	4602      	mov	r2, r0
 80044a4:	b190      	cbz	r0, 80044cc <d_print_comp_inner+0x1ad8>
 80044a6:	2200      	movs	r2, #0
 80044a8:	e00d      	b.n	80044c6 <d_print_comp_inner+0x1ad2>
 80044aa:	bf00      	nop
 80044ac:	0800dd8c 	.word	0x0800dd8c
 80044b0:	0800dd40 	.word	0x0800dd40
 80044b4:	0800ddbc 	.word	0x0800ddbc
 80044b8:	0800db38 	.word	0x0800db38
 80044bc:	68c1      	ldr	r1, [r0, #12]
 80044be:	b129      	cbz	r1, 80044cc <d_print_comp_inner+0x1ad8>
 80044c0:	6900      	ldr	r0, [r0, #16]
 80044c2:	3201      	adds	r2, #1
 80044c4:	b110      	cbz	r0, 80044cc <d_print_comp_inner+0x1ad8>
 80044c6:	7801      	ldrb	r1, [r0, #0]
 80044c8:	292f      	cmp	r1, #47	; 0x2f
 80044ca:	d0f7      	beq.n	80044bc <d_print_comp_inner+0x1ac8>
 80044cc:	4416      	add	r6, r2
 80044ce:	e7d5      	b.n	800447c <d_print_comp_inner+0x1a88>
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	f63e ac73 	bhi.w	8002dbc <d_print_comp_inner+0x3c8>
 80044d6:	2d04      	cmp	r5, #4
 80044d8:	f43e aaef 	beq.w	8002aba <d_print_comp_inner+0xc6>
 80044dc:	4686      	mov	lr, r0
 80044de:	f100 0b10 	add.w	fp, r0, #16
 80044e2:	c80f      	ldmia	r0, {r0, r1, r2, r3}
 80044e4:	e88b 000f 	stmia.w	fp, {r0, r1, r2, r3}
 80044e8:	e9ce 9a01 	strd	r9, sl, [lr, #4]
 80044ec:	f8d9 900c 	ldr.w	r9, [r9, #12]
 80044f0:	4658      	mov	r0, fp
 80044f2:	3501      	adds	r5, #1
 80044f4:	f8ce e010 	str.w	lr, [lr, #16]
 80044f8:	f8ce c00c 	str.w	ip, [lr, #12]
 80044fc:	f8c4 b114 	str.w	fp, [r4, #276]	; 0x114
 8004500:	f1b9 0f00 	cmp.w	r9, #0
 8004504:	f43e aad9 	beq.w	8002aba <d_print_comp_inner+0xc6>
 8004508:	f899 1000 	ldrb.w	r1, [r9]
 800450c:	f7fe bc44 	b.w	8002d98 <d_print_comp_inner+0x3a4>
 8004510:	49d0      	ldr	r1, [pc, #832]	; (8004854 <d_print_comp_inner+0x1e60>)
 8004512:	f7fc f85d 	bl	80005d0 <d_append_string>
 8004516:	f7ff b9d2 	b.w	80038be <d_print_comp_inner+0xeca>
 800451a:	4632      	mov	r2, r6
 800451c:	2111      	movs	r1, #17
 800451e:	4620      	mov	r0, r4
 8004520:	f000 fb4e 	bl	8004bc0 <d_print_mod>
 8004524:	f7fe bb1f 	b.w	8002b66 <d_print_comp_inner+0x172>
 8004528:	29ff      	cmp	r1, #255	; 0xff
 800452a:	f000 8253 	beq.w	80049d4 <d_print_comp_inner+0x1fe0>
 800452e:	1c4b      	adds	r3, r1, #1
 8004530:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8004534:	2320      	movs	r3, #32
 8004536:	5463      	strb	r3, [r4, r1]
 8004538:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800453c:	e525      	b.n	8003f8a <d_print_comp_inner+0x1596>
 800453e:	2201      	movs	r2, #1
 8004540:	e9c4 3245 	strd	r3, r2, [r4, #276]	; 0x114
 8004544:	f7fe babc 	b.w	8002ac0 <d_print_comp_inner+0xcc>
 8004548:	782a      	ldrb	r2, [r5, #0]
 800454a:	e740      	b.n	80043ce <d_print_comp_inner+0x19da>
 800454c:	460d      	mov	r5, r1
 800454e:	f7fe bb24 	b.w	8002b9a <d_print_comp_inner+0x1a6>
 8004552:	2700      	movs	r7, #0
 8004554:	5567      	strb	r7, [r4, r5]
 8004556:	4629      	mov	r1, r5
 8004558:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 800455c:	4620      	mov	r0, r4
 800455e:	4798      	blx	r3
 8004560:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004564:	463d      	mov	r5, r7
 8004566:	3301      	adds	r3, #1
 8004568:	f8c4 7100 	str.w	r7, [r4, #256]	; 0x100
 800456c:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8004570:	f7fe bb2e 	b.w	8002bd0 <d_print_comp_inner+0x1dc>
 8004574:	2600      	movs	r6, #0
 8004576:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 800457a:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 800457e:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8004582:	4798      	blx	r3
 8004584:	2301      	movs	r3, #1
 8004586:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 800458a:	4631      	mov	r1, r6
 800458c:	441a      	add	r2, r3
 800458e:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8004592:	f7fe bf69 	b.w	8003468 <d_print_comp_inner+0xa74>
 8004596:	2500      	movs	r5, #0
 8004598:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 800459c:	4620      	mov	r0, r4
 800459e:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80045a2:	4798      	blx	r3
 80045a4:	2201      	movs	r2, #1
 80045a6:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80045aa:	4629      	mov	r1, r5
 80045ac:	4413      	add	r3, r2
 80045ae:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80045b2:	e591      	b.n	80040d8 <d_print_comp_inner+0x16e4>
 80045b4:	4620      	mov	r0, r4
 80045b6:	49a8      	ldr	r1, [pc, #672]	; (8004858 <d_print_comp_inner+0x1e64>)
 80045b8:	f7fc f80a 	bl	80005d0 <d_append_string>
 80045bc:	693a      	ldr	r2, [r7, #16]
 80045be:	49a7      	ldr	r1, [pc, #668]	; (800485c <d_print_comp_inner+0x1e68>)
 80045c0:	3201      	adds	r2, #1
 80045c2:	a802      	add	r0, sp, #8
 80045c4:	f005 fec8 	bl	800a358 <siprintf>
 80045c8:	a802      	add	r0, sp, #8
 80045ca:	f001 fdb5 	bl	8006138 <strlen>
 80045ce:	4681      	mov	r9, r0
 80045d0:	b318      	cbz	r0, 800461a <d_print_comp_inner+0x1c26>
 80045d2:	ad02      	add	r5, sp, #8
 80045d4:	f04f 0800 	mov.w	r8, #0
 80045d8:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80045dc:	44a9      	add	r9, r5
 80045de:	e008      	b.n	80045f2 <d_print_comp_inner+0x1bfe>
 80045e0:	460b      	mov	r3, r1
 80045e2:	3101      	adds	r1, #1
 80045e4:	45a9      	cmp	r9, r5
 80045e6:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80045ea:	54e6      	strb	r6, [r4, r3]
 80045ec:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80045f0:	d013      	beq.n	800461a <d_print_comp_inner+0x1c26>
 80045f2:	29ff      	cmp	r1, #255	; 0xff
 80045f4:	f815 6b01 	ldrb.w	r6, [r5], #1
 80045f8:	d1f2      	bne.n	80045e0 <d_print_comp_inner+0x1bec>
 80045fa:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80045fe:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004602:	4620      	mov	r0, r4
 8004604:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004608:	4798      	blx	r3
 800460a:	2101      	movs	r1, #1
 800460c:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 8004610:	2300      	movs	r3, #0
 8004612:	440a      	add	r2, r1
 8004614:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8004618:	e7e4      	b.n	80045e4 <d_print_comp_inner+0x1bf0>
 800461a:	4620      	mov	r0, r4
 800461c:	4990      	ldr	r1, [pc, #576]	; (8004860 <d_print_comp_inner+0x1e6c>)
 800461e:	f7fb ffd7 	bl	80005d0 <d_append_string>
 8004622:	68ff      	ldr	r7, [r7, #12]
 8004624:	e4a6      	b.n	8003f74 <d_print_comp_inner+0x1580>
 8004626:	2500      	movs	r5, #0
 8004628:	4619      	mov	r1, r3
 800462a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800462e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004632:	4620      	mov	r0, r4
 8004634:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004638:	4798      	blx	r3
 800463a:	2201      	movs	r2, #1
 800463c:	f8d4 1128 	ldr.w	r1, [r4, #296]	; 0x128
 8004640:	462b      	mov	r3, r5
 8004642:	4411      	add	r1, r2
 8004644:	f8c4 1128 	str.w	r1, [r4, #296]	; 0x128
 8004648:	f7ff bb08 	b.w	8003c5c <d_print_comp_inner+0x1268>
 800464c:	2500      	movs	r5, #0
 800464e:	4619      	mov	r1, r3
 8004650:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 8004654:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 8004658:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 800465c:	4798      	blx	r3
 800465e:	2101      	movs	r1, #1
 8004660:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 8004664:	462b      	mov	r3, r5
 8004666:	440a      	add	r2, r1
 8004668:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 800466c:	f7fe bc8c 	b.w	8002f88 <d_print_comp_inner+0x594>
 8004670:	2500      	movs	r5, #0
 8004672:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 8004676:	4620      	mov	r0, r4
 8004678:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800467c:	4798      	blx	r3
 800467e:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004682:	4629      	mov	r1, r5
 8004684:	3301      	adds	r3, #1
 8004686:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 800468a:	2301      	movs	r3, #1
 800468c:	f7ff b906 	b.w	800389c <d_print_comp_inner+0xea8>
 8004690:	2120      	movs	r1, #32
 8004692:	4620      	mov	r0, r4
 8004694:	f7fb ff16 	bl	80004c4 <d_append_char>
 8004698:	f7ff b8fa 	b.w	8003890 <d_print_comp_inner+0xe9c>
 800469c:	2500      	movs	r5, #0
 800469e:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 80046a2:	4620      	mov	r0, r4
 80046a4:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80046a8:	4798      	blx	r3
 80046aa:	2301      	movs	r3, #1
 80046ac:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 80046b0:	4629      	mov	r1, r5
 80046b2:	441a      	add	r2, r3
 80046b4:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 80046b8:	f7ff b8da 	b.w	8003870 <d_print_comp_inner+0xe7c>
 80046bc:	2120      	movs	r1, #32
 80046be:	4620      	mov	r0, r4
 80046c0:	f7fb ff00 	bl	80004c4 <d_append_char>
 80046c4:	f7ff b8ce 	b.w	8003864 <d_print_comp_inner+0xe70>
 80046c8:	215b      	movs	r1, #91	; 0x5b
 80046ca:	4620      	mov	r0, r4
 80046cc:	f7fb fefa 	bl	80004c4 <d_append_char>
 80046d0:	2111      	movs	r1, #17
 80046d2:	4620      	mov	r0, r4
 80046d4:	6932      	ldr	r2, [r6, #16]
 80046d6:	f000 fa45 	bl	8004b64 <d_print_comp>
 80046da:	215d      	movs	r1, #93	; 0x5d
 80046dc:	f7fe bfe5 	b.w	80036aa <d_print_comp_inner+0xcb6>
 80046e0:	212d      	movs	r1, #45	; 0x2d
 80046e2:	4620      	mov	r0, r4
 80046e4:	f7fb feee 	bl	80004c4 <d_append_char>
 80046e8:	f7fe baf1 	b.w	8002cce <d_print_comp_inner+0x2da>
 80046ec:	2700      	movs	r7, #0
 80046ee:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 80046f2:	4620      	mov	r0, r4
 80046f4:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 80046f8:	4798      	blx	r3
 80046fa:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80046fe:	4639      	mov	r1, r7
 8004700:	3301      	adds	r3, #1
 8004702:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8004706:	2301      	movs	r3, #1
 8004708:	f7fe bad7 	b.w	8002cba <d_print_comp_inner+0x2c6>
 800470c:	2700      	movs	r7, #0
 800470e:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 8004712:	4620      	mov	r0, r4
 8004714:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8004718:	4798      	blx	r3
 800471a:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 800471e:	4639      	mov	r1, r7
 8004720:	3301      	adds	r3, #1
 8004722:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8004726:	68f2      	ldr	r2, [r6, #12]
 8004728:	2301      	movs	r3, #1
 800472a:	f7fe bab6 	b.w	8002c9a <d_print_comp_inner+0x2a6>
 800472e:	6931      	ldr	r1, [r6, #16]
 8004730:	7809      	ldrb	r1, [r1, #0]
 8004732:	2900      	cmp	r1, #0
 8004734:	f47e aaab 	bne.w	8002c8e <d_print_comp_inner+0x29a>
 8004738:	2b3e      	cmp	r3, #62	; 0x3e
 800473a:	f000 81fa 	beq.w	8004b32 <d_print_comp_inner+0x213e>
 800473e:	2111      	movs	r1, #17
 8004740:	4620      	mov	r0, r4
 8004742:	6932      	ldr	r2, [r6, #16]
 8004744:	3d02      	subs	r5, #2
 8004746:	f000 fa0d 	bl	8004b64 <d_print_comp>
 800474a:	2d04      	cmp	r5, #4
 800474c:	f63e a9b8 	bhi.w	8002ac0 <d_print_comp_inner+0xcc>
 8004750:	e8df f005 	tbb	[pc, r5]
 8004754:	06090c0f 	.word	0x06090c0f
 8004758:	03          	.byte	0x03
 8004759:	00          	.byte	0x00
 800475a:	4620      	mov	r0, r4
 800475c:	4941      	ldr	r1, [pc, #260]	; (8004864 <d_print_comp_inner+0x1e70>)
 800475e:	e537      	b.n	80041d0 <d_print_comp_inner+0x17dc>
 8004760:	4620      	mov	r0, r4
 8004762:	4941      	ldr	r1, [pc, #260]	; (8004868 <d_print_comp_inner+0x1e74>)
 8004764:	e534      	b.n	80041d0 <d_print_comp_inner+0x17dc>
 8004766:	4620      	mov	r0, r4
 8004768:	4940      	ldr	r1, [pc, #256]	; (800486c <d_print_comp_inner+0x1e78>)
 800476a:	e531      	b.n	80041d0 <d_print_comp_inner+0x17dc>
 800476c:	216c      	movs	r1, #108	; 0x6c
 800476e:	f7fe bf9c 	b.w	80036aa <d_print_comp_inner+0xcb6>
 8004772:	2175      	movs	r1, #117	; 0x75
 8004774:	f7fe bf99 	b.w	80036aa <d_print_comp_inner+0xcb6>
 8004778:	f8d0 c134 	ldr.w	ip, [r0, #308]	; 0x134
 800477c:	f1bc 0f00 	cmp.w	ip, #0
 8004780:	f340 81a9 	ble.w	8004ad6 <d_print_comp_inner+0x20e2>
 8004784:	f8d0 e130 	ldr.w	lr, [r0, #304]	; 0x130
 8004788:	462b      	mov	r3, r5
 800478a:	4670      	mov	r0, lr
 800478c:	e004      	b.n	8004798 <d_print_comp_inner+0x1da4>
 800478e:	4563      	cmp	r3, ip
 8004790:	f100 0008 	add.w	r0, r0, #8
 8004794:	f000 819f 	beq.w	8004ad6 <d_print_comp_inner+0x20e2>
 8004798:	f85e 2033 	ldr.w	r2, [lr, r3, lsl #3]
 800479c:	3301      	adds	r3, #1
 800479e:	4291      	cmp	r1, r2
 80047a0:	d1f5      	bne.n	800478e <d_print_comp_inner+0x1d9a>
 80047a2:	f8d4 c12c 	ldr.w	ip, [r4, #300]	; 0x12c
 80047a6:	4663      	mov	r3, ip
 80047a8:	f1bc 0f00 	cmp.w	ip, #0
 80047ac:	d104      	bne.n	80047b8 <d_print_comp_inner+0x1dc4>
 80047ae:	e0f9      	b.n	80049a4 <d_print_comp_inner+0x1fb0>
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	f000 80f6 	beq.w	80049a4 <d_print_comp_inner+0x1fb0>
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	428a      	cmp	r2, r1
 80047bc:	d003      	beq.n	80047c6 <d_print_comp_inner+0x1dd2>
 80047be:	42b2      	cmp	r2, r6
 80047c0:	d1f6      	bne.n	80047b0 <d_print_comp_inner+0x1dbc>
 80047c2:	459c      	cmp	ip, r3
 80047c4:	d0f4      	beq.n	80047b0 <d_print_comp_inner+0x1dbc>
 80047c6:	4620      	mov	r0, r4
 80047c8:	f7fb fe9e 	bl	8000508 <d_lookup_template_argument>
 80047cc:	4601      	mov	r1, r0
 80047ce:	2800      	cmp	r0, #0
 80047d0:	f43e a973 	beq.w	8002aba <d_print_comp_inner+0xc6>
 80047d4:	780b      	ldrb	r3, [r1, #0]
 80047d6:	2b2f      	cmp	r3, #47	; 0x2f
 80047d8:	f47e a9d3 	bne.w	8002b82 <d_print_comp_inner+0x18e>
 80047dc:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f6ff acd3 	blt.w	800418c <d_print_comp_inner+0x1798>
 80047e6:	4608      	mov	r0, r1
 80047e8:	4619      	mov	r1, r3
 80047ea:	f7fb fe05 	bl	80003f8 <d_index_template_argument.part.0>
 80047ee:	4601      	mov	r1, r0
 80047f0:	2800      	cmp	r0, #0
 80047f2:	f47f ad78 	bne.w	80042e6 <d_print_comp_inner+0x18f2>
 80047f6:	2d00      	cmp	r5, #0
 80047f8:	f43e a95f 	beq.w	8002aba <d_print_comp_inner+0xc6>
 80047fc:	f8c4 7110 	str.w	r7, [r4, #272]	; 0x110
 8004800:	f7fe b95b 	b.w	8002aba <d_print_comp_inner+0xc6>
 8004804:	6933      	ldr	r3, [r6, #16]
 8004806:	f7fe bf1e 	b.w	8003646 <d_print_comp_inner+0xc52>
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	f1a3 0163 	sub.w	r1, r3, #99	; 0x63
 8004810:	2901      	cmp	r1, #1
 8004812:	d903      	bls.n	800481c <d_print_comp_inner+0x1e28>
 8004814:	3b72      	subs	r3, #114	; 0x72
 8004816:	2b01      	cmp	r3, #1
 8004818:	f63e aef4 	bhi.w	8003604 <d_print_comp_inner+0xc10>
 800481c:	2111      	movs	r1, #17
 800481e:	4620      	mov	r0, r4
 8004820:	f001 f892 	bl	8005948 <d_print_expr_op>
 8004824:	213c      	movs	r1, #60	; 0x3c
 8004826:	4620      	mov	r0, r4
 8004828:	f7fb fe4c 	bl	80004c4 <d_append_char>
 800482c:	6933      	ldr	r3, [r6, #16]
 800482e:	2111      	movs	r1, #17
 8004830:	68da      	ldr	r2, [r3, #12]
 8004832:	4620      	mov	r0, r4
 8004834:	f000 f996 	bl	8004b64 <d_print_comp>
 8004838:	4620      	mov	r0, r4
 800483a:	490d      	ldr	r1, [pc, #52]	; (8004870 <d_print_comp_inner+0x1e7c>)
 800483c:	f7fb fec8 	bl	80005d0 <d_append_string>
 8004840:	6933      	ldr	r3, [r6, #16]
 8004842:	2111      	movs	r1, #17
 8004844:	4620      	mov	r0, r4
 8004846:	691a      	ldr	r2, [r3, #16]
 8004848:	f000 f98c 	bl	8004b64 <d_print_comp>
 800484c:	2129      	movs	r1, #41	; 0x29
 800484e:	f7fe bf2c 	b.w	80036aa <d_print_comp_inner+0xcb6>
 8004852:	bf00      	nop
 8004854:	0800dd30 	.word	0x0800dd30
 8004858:	0800dbac 	.word	0x0800dbac
 800485c:	0800db38 	.word	0x0800db38
 8004860:	0800dbbc 	.word	0x0800dbbc
 8004864:	0800dd80 	.word	0x0800dd80
 8004868:	0800dd7c 	.word	0x0800dd7c
 800486c:	0800dd78 	.word	0x0800dd78
 8004870:	0800dd64 	.word	0x0800dd64
 8004874:	68ca      	ldr	r2, [r1, #12]
 8004876:	f7fe b927 	b.w	8002ac8 <d_print_comp_inner+0xd4>
 800487a:	2963      	cmp	r1, #99	; 0x63
 800487c:	f000 80b9 	beq.w	80049f2 <d_print_comp_inner+0x1ffe>
 8004880:	2111      	movs	r1, #17
 8004882:	4620      	mov	r0, r4
 8004884:	f001 f860 	bl	8005948 <d_print_expr_op>
 8004888:	6933      	ldr	r3, [r6, #16]
 800488a:	2111      	movs	r1, #17
 800488c:	4620      	mov	r0, r4
 800488e:	691a      	ldr	r2, [r3, #16]
 8004890:	f001 fa3c 	bl	8005d0c <d_print_subexpr>
 8004894:	f7fe bef9 	b.w	800368a <d_print_comp_inner+0xc96>
 8004898:	4619      	mov	r1, r3
 800489a:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 800489e:	4620      	mov	r0, r4
 80048a0:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80048a4:	4798      	blx	r3
 80048a6:	2001      	movs	r0, #1
 80048a8:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 80048ac:	4633      	mov	r3, r6
 80048ae:	4402      	add	r2, r0
 80048b0:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 80048b4:	e43c      	b.n	8004130 <d_print_comp_inner+0x173c>
 80048b6:	4632      	mov	r2, r6
 80048b8:	49a6      	ldr	r1, [pc, #664]	; (8004b54 <d_print_comp_inner+0x2160>)
 80048ba:	a802      	add	r0, sp, #8
 80048bc:	f005 fd4c 	bl	800a358 <siprintf>
 80048c0:	a802      	add	r0, sp, #8
 80048c2:	f001 fc39 	bl	8006138 <strlen>
 80048c6:	4607      	mov	r7, r0
 80048c8:	2800      	cmp	r0, #0
 80048ca:	f43e a8f9 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 80048ce:	ad02      	add	r5, sp, #8
 80048d0:	f04f 0800 	mov.w	r8, #0
 80048d4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80048d8:	442f      	add	r7, r5
 80048da:	e009      	b.n	80048f0 <d_print_comp_inner+0x1efc>
 80048dc:	460b      	mov	r3, r1
 80048de:	3101      	adds	r1, #1
 80048e0:	42af      	cmp	r7, r5
 80048e2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80048e6:	54e6      	strb	r6, [r4, r3]
 80048e8:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80048ec:	f43e a8e8 	beq.w	8002ac0 <d_print_comp_inner+0xcc>
 80048f0:	29ff      	cmp	r1, #255	; 0xff
 80048f2:	f815 6b01 	ldrb.w	r6, [r5], #1
 80048f6:	d1f1      	bne.n	80048dc <d_print_comp_inner+0x1ee8>
 80048f8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80048fc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004900:	4620      	mov	r0, r4
 8004902:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004906:	4798      	blx	r3
 8004908:	2101      	movs	r1, #1
 800490a:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 800490e:	2300      	movs	r3, #0
 8004910:	440a      	add	r2, r1
 8004912:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8004916:	e7e3      	b.n	80048e0 <d_print_comp_inner+0x1eec>
 8004918:	f8d4 1124 	ldr.w	r1, [r4, #292]	; 0x124
 800491c:	2900      	cmp	r1, #0
 800491e:	f6ff acf0 	blt.w	8004302 <d_print_comp_inner+0x190e>
 8004922:	f7fb fd69 	bl	80003f8 <d_index_template_argument.part.0>
 8004926:	4602      	mov	r2, r0
 8004928:	2800      	cmp	r0, #0
 800492a:	f47f acea 	bne.w	8004302 <d_print_comp_inner+0x190e>
 800492e:	f7fe b8c4 	b.w	8002aba <d_print_comp_inner+0xc6>
 8004932:	2500      	movs	r5, #0
 8004934:	4619      	mov	r1, r3
 8004936:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800493a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800493e:	4620      	mov	r0, r4
 8004940:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004944:	4798      	blx	r3
 8004946:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 800494a:	462b      	mov	r3, r5
 800494c:	3201      	adds	r2, #1
 800494e:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8004952:	f7fe bfc3 	b.w	80038dc <d_print_comp_inner+0xee8>
 8004956:	2111      	movs	r1, #17
 8004958:	4620      	mov	r0, r4
 800495a:	68f2      	ldr	r2, [r6, #12]
 800495c:	f001 f9d6 	bl	8005d0c <d_print_subexpr>
 8004960:	4620      	mov	r0, r4
 8004962:	497d      	ldr	r1, [pc, #500]	; (8004b58 <d_print_comp_inner+0x2164>)
 8004964:	e434      	b.n	80041d0 <d_print_comp_inner+0x17dc>
 8004966:	2500      	movs	r5, #0
 8004968:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 800496c:	4620      	mov	r0, r4
 800496e:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8004972:	4798      	blx	r3
 8004974:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004978:	4629      	mov	r1, r5
 800497a:	3301      	adds	r3, #1
 800497c:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8004980:	e4a7      	b.n	80042d2 <d_print_comp_inner+0x18de>
 8004982:	68da      	ldr	r2, [r3, #12]
 8004984:	6891      	ldr	r1, [r2, #8]
 8004986:	2901      	cmp	r1, #1
 8004988:	f47e ae49 	bne.w	800361e <d_print_comp_inner+0xc2a>
 800498c:	6852      	ldr	r2, [r2, #4]
 800498e:	7812      	ldrb	r2, [r2, #0]
 8004990:	2a3e      	cmp	r2, #62	; 0x3e
 8004992:	f47e ae44 	bne.w	800361e <d_print_comp_inner+0xc2a>
 8004996:	2128      	movs	r1, #40	; 0x28
 8004998:	4620      	mov	r0, r4
 800499a:	f7fb fd93 	bl	80004c4 <d_append_char>
 800499e:	68f3      	ldr	r3, [r6, #12]
 80049a0:	f7fe be3d 	b.w	800361e <d_print_comp_inner+0xc2a>
 80049a4:	6843      	ldr	r3, [r0, #4]
 80049a6:	f8d4 7110 	ldr.w	r7, [r4, #272]	; 0x110
 80049aa:	4620      	mov	r0, r4
 80049ac:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 80049b0:	f7fb fdaa 	bl	8000508 <d_lookup_template_argument>
 80049b4:	4601      	mov	r1, r0
 80049b6:	2800      	cmp	r0, #0
 80049b8:	f43f af20 	beq.w	80047fc <d_print_comp_inner+0x1e08>
 80049bc:	2501      	movs	r5, #1
 80049be:	e709      	b.n	80047d4 <d_print_comp_inner+0x1de0>
 80049c0:	f8d9 900c 	ldr.w	r9, [r9, #12]
 80049c4:	f1b9 0f00 	cmp.w	r9, #0
 80049c8:	f43e a877 	beq.w	8002aba <d_print_comp_inner+0xc6>
 80049cc:	f899 1000 	ldrb.w	r1, [r9]
 80049d0:	f7fe b9de 	b.w	8002d90 <d_print_comp_inner+0x39c>
 80049d4:	2500      	movs	r5, #0
 80049d6:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 80049da:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80049de:	4620      	mov	r0, r4
 80049e0:	4798      	blx	r3
 80049e2:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80049e6:	4629      	mov	r1, r5
 80049e8:	3301      	adds	r3, #1
 80049ea:	687d      	ldr	r5, [r7, #4]
 80049ec:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80049f0:	e59d      	b.n	800452e <d_print_comp_inner+0x1b3a>
 80049f2:	7859      	ldrb	r1, [r3, #1]
 80049f4:	296c      	cmp	r1, #108	; 0x6c
 80049f6:	f47f af43 	bne.w	8004880 <d_print_comp_inner+0x1e8c>
 80049fa:	789b      	ldrb	r3, [r3, #2]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	f43f af43 	beq.w	8004888 <d_print_comp_inner+0x1e94>
 8004a02:	e73d      	b.n	8004880 <d_print_comp_inner+0x1e8c>
 8004a04:	2600      	movs	r6, #0
 8004a06:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004a0a:	4620      	mov	r0, r4
 8004a0c:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004a10:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8004a14:	4798      	blx	r3
 8004a16:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004a1a:	4631      	mov	r1, r6
 8004a1c:	3301      	adds	r3, #1
 8004a1e:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8004a22:	f7ff b953 	b.w	8003ccc <d_print_comp_inner+0x12d8>
 8004a26:	2600      	movs	r6, #0
 8004a28:	4619      	mov	r1, r3
 8004a2a:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	; 0x108
 8004a2e:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8004a32:	4798      	blx	r3
 8004a34:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 8004a38:	4633      	mov	r3, r6
 8004a3a:	3201      	adds	r2, #1
 8004a3c:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8004a40:	f7ff b933 	b.w	8003caa <d_print_comp_inner+0x12b6>
 8004a44:	4620      	mov	r0, r4
 8004a46:	4945      	ldr	r1, [pc, #276]	; (8004b5c <d_print_comp_inner+0x2168>)
 8004a48:	f7fb fdc2 	bl	80005d0 <d_append_string>
 8004a4c:	68f3      	ldr	r3, [r6, #12]
 8004a4e:	b143      	cbz	r3, 8004a62 <d_print_comp_inner+0x206e>
 8004a50:	2111      	movs	r1, #17
 8004a52:	4620      	mov	r0, r4
 8004a54:	4632      	mov	r2, r6
 8004a56:	f001 f959 	bl	8005d0c <d_print_subexpr>
 8004a5a:	2120      	movs	r1, #32
 8004a5c:	4620      	mov	r0, r4
 8004a5e:	f7fb fd31 	bl	80004c4 <d_append_char>
 8004a62:	463a      	mov	r2, r7
 8004a64:	2111      	movs	r1, #17
 8004a66:	4620      	mov	r0, r4
 8004a68:	f000 f87c 	bl	8004b64 <d_print_comp>
 8004a6c:	2d00      	cmp	r5, #0
 8004a6e:	f47e a9f3 	bne.w	8002e58 <d_print_comp_inner+0x464>
 8004a72:	f7fe b825 	b.w	8002ac0 <d_print_comp_inner+0xcc>
 8004a76:	68ea      	ldr	r2, [r5, #12]
 8004a78:	7811      	ldrb	r1, [r2, #0]
 8004a7a:	2901      	cmp	r1, #1
 8004a7c:	f47f acaa 	bne.w	80043d4 <d_print_comp_inner+0x19e0>
 8004a80:	6929      	ldr	r1, [r5, #16]
 8004a82:	7809      	ldrb	r1, [r1, #0]
 8004a84:	2929      	cmp	r1, #41	; 0x29
 8004a86:	bf08      	it	eq
 8004a88:	4615      	moveq	r5, r2
 8004a8a:	e4a3      	b.n	80043d4 <d_print_comp_inner+0x19e0>
 8004a8c:	6913      	ldr	r3, [r2, #16]
 8004a8e:	2111      	movs	r1, #17
 8004a90:	781b      	ldrb	r3, [r3, #0]
 8004a92:	4620      	mov	r0, r4
 8004a94:	2b29      	cmp	r3, #41	; 0x29
 8004a96:	bf18      	it	ne
 8004a98:	2301      	movne	r3, #1
 8004a9a:	68d2      	ldr	r2, [r2, #12]
 8004a9c:	bf18      	it	ne
 8004a9e:	f8c4 3118 	strne.w	r3, [r4, #280]	; 0x118
 8004aa2:	f001 f933 	bl	8005d0c <d_print_subexpr>
 8004aa6:	f7fe bdd3 	b.w	8003650 <d_print_comp_inner+0xc5c>
 8004aaa:	2111      	movs	r1, #17
 8004aac:	4620      	mov	r0, r4
 8004aae:	68ea      	ldr	r2, [r5, #12]
 8004ab0:	f001 f92c 	bl	8005d0c <d_print_subexpr>
 8004ab4:	463a      	mov	r2, r7
 8004ab6:	2111      	movs	r1, #17
 8004ab8:	4620      	mov	r0, r4
 8004aba:	f7ff b912 	b.w	8003ce2 <d_print_comp_inner+0x12ee>
 8004abe:	2111      	movs	r1, #17
 8004ac0:	6932      	ldr	r2, [r6, #16]
 8004ac2:	f000 f84f 	bl	8004b64 <d_print_comp>
 8004ac6:	9b04      	ldr	r3, [sp, #16]
 8004ac8:	f8c4 9114 	str.w	r9, [r4, #276]	; 0x114
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f43e ad50 	beq.w	8003572 <d_print_comp_inner+0xb7e>
 8004ad2:	f7fd bff5 	b.w	8002ac0 <d_print_comp_inner+0xcc>
 8004ad6:	f8d4 3138 	ldr.w	r3, [r4, #312]	; 0x138
 8004ada:	4563      	cmp	r3, ip
 8004adc:	f77d afed 	ble.w	8002aba <d_print_comp_inner+0xc6>
 8004ae0:	f8d4 2130 	ldr.w	r2, [r4, #304]	; 0x130
 8004ae4:	f8d4 e110 	ldr.w	lr, [r4, #272]	; 0x110
 8004ae8:	eb02 03cc 	add.w	r3, r2, ip, lsl #3
 8004aec:	f10c 0001 	add.w	r0, ip, #1
 8004af0:	f8c4 0134 	str.w	r0, [r4, #308]	; 0x134
 8004af4:	3304      	adds	r3, #4
 8004af6:	f842 103c 	str.w	r1, [r2, ip, lsl #3]
 8004afa:	f1be 0f00 	cmp.w	lr, #0
 8004afe:	d01c      	beq.n	8004b3a <d_print_comp_inner+0x2146>
 8004b00:	e9d4 2c50 	ldrd	r2, ip, [r4, #320]	; 0x140
 8004b04:	e011      	b.n	8004b2a <d_print_comp_inner+0x2136>
 8004b06:	f8d4 013c 	ldr.w	r0, [r4, #316]	; 0x13c
 8004b0a:	f8de 8004 	ldr.w	r8, [lr, #4]
 8004b0e:	eb00 00c2 	add.w	r0, r0, r2, lsl #3
 8004b12:	3201      	adds	r2, #1
 8004b14:	f8c4 2140 	str.w	r2, [r4, #320]	; 0x140
 8004b18:	f8c0 8004 	str.w	r8, [r0, #4]
 8004b1c:	6018      	str	r0, [r3, #0]
 8004b1e:	f8de e000 	ldr.w	lr, [lr]
 8004b22:	4603      	mov	r3, r0
 8004b24:	f1be 0f00 	cmp.w	lr, #0
 8004b28:	d007      	beq.n	8004b3a <d_print_comp_inner+0x2146>
 8004b2a:	4562      	cmp	r2, ip
 8004b2c:	dbeb      	blt.n	8004b06 <d_print_comp_inner+0x2112>
 8004b2e:	f7fd bfc4 	b.w	8002aba <d_print_comp_inner+0xc6>
 8004b32:	212d      	movs	r1, #45	; 0x2d
 8004b34:	f7fb fcc6 	bl	80004c4 <d_append_char>
 8004b38:	e601      	b.n	800473e <d_print_comp_inner+0x1d4a>
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	601a      	str	r2, [r3, #0]
 8004b3e:	e642      	b.n	80047c6 <d_print_comp_inner+0x1dd2>
 8004b40:	4620      	mov	r0, r4
 8004b42:	4907      	ldr	r1, [pc, #28]	; (8004b60 <d_print_comp_inner+0x216c>)
 8004b44:	f7ff bb44 	b.w	80041d0 <d_print_comp_inner+0x17dc>
 8004b48:	463a      	mov	r2, r7
 8004b4a:	2111      	movs	r1, #17
 8004b4c:	f000 fefc 	bl	8005948 <d_print_expr_op>
 8004b50:	f7fe b982 	b.w	8002e58 <d_print_comp_inner+0x464>
 8004b54:	0800db38 	.word	0x0800db38
 8004b58:	0800ddb0 	.word	0x0800ddb0
 8004b5c:	0800dd70 	.word	0x0800dd70
 8004b60:	0800dd84 	.word	0x0800dd84

08004b64 <d_print_comp>:
 8004b64:	b530      	push	{r4, r5, lr}
 8004b66:	4605      	mov	r5, r0
 8004b68:	b083      	sub	sp, #12
 8004b6a:	b31a      	cbz	r2, 8004bb4 <d_print_comp+0x50>
 8004b6c:	6853      	ldr	r3, [r2, #4]
 8004b6e:	4614      	mov	r4, r2
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	dc1f      	bgt.n	8004bb4 <d_print_comp+0x50>
 8004b74:	f8d0 111c 	ldr.w	r1, [r0, #284]	; 0x11c
 8004b78:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004b7c:	dc1a      	bgt.n	8004bb4 <d_print_comp+0x50>
 8004b7e:	3301      	adds	r3, #1
 8004b80:	6053      	str	r3, [r2, #4]
 8004b82:	3101      	adds	r1, #1
 8004b84:	f8d0 312c 	ldr.w	r3, [r0, #300]	; 0x12c
 8004b88:	f8c0 111c 	str.w	r1, [r0, #284]	; 0x11c
 8004b8c:	f8c0 d12c 	str.w	sp, [r0, #300]	; 0x12c
 8004b90:	2111      	movs	r1, #17
 8004b92:	e9cd 2300 	strd	r2, r3, [sp]
 8004b96:	f7fd ff2d 	bl	80029f4 <d_print_comp_inner>
 8004b9a:	6862      	ldr	r2, [r4, #4]
 8004b9c:	f8d5 311c 	ldr.w	r3, [r5, #284]	; 0x11c
 8004ba0:	9901      	ldr	r1, [sp, #4]
 8004ba2:	3a01      	subs	r2, #1
 8004ba4:	3b01      	subs	r3, #1
 8004ba6:	f8c5 112c 	str.w	r1, [r5, #300]	; 0x12c
 8004baa:	6062      	str	r2, [r4, #4]
 8004bac:	f8c5 311c 	str.w	r3, [r5, #284]	; 0x11c
 8004bb0:	b003      	add	sp, #12
 8004bb2:	bd30      	pop	{r4, r5, pc}
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	f8c5 3118 	str.w	r3, [r5, #280]	; 0x118
 8004bba:	b003      	add	sp, #12
 8004bbc:	bd30      	pop	{r4, r5, pc}
 8004bbe:	bf00      	nop

08004bc0 <d_print_mod>:
 8004bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004bc4:	7813      	ldrb	r3, [r2, #0]
 8004bc6:	4615      	mov	r5, r2
 8004bc8:	3b03      	subs	r3, #3
 8004bca:	4604      	mov	r4, r0
 8004bcc:	2b4d      	cmp	r3, #77	; 0x4d
 8004bce:	d84f      	bhi.n	8004c70 <d_print_mod+0xb0>
 8004bd0:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004bd4:	004e011a 	.word	0x004e011a
 8004bd8:	004e004e 	.word	0x004e004e
 8004bdc:	004e004e 	.word	0x004e004e
 8004be0:	004e004e 	.word	0x004e004e
 8004be4:	004e004e 	.word	0x004e004e
 8004be8:	004e004e 	.word	0x004e004e
 8004bec:	004e004e 	.word	0x004e004e
 8004bf0:	004e004e 	.word	0x004e004e
 8004bf4:	004e004e 	.word	0x004e004e
 8004bf8:	004e004e 	.word	0x004e004e
 8004bfc:	004e004e 	.word	0x004e004e
 8004c00:	007a0053 	.word	0x007a0053
 8004c04:	005300a1 	.word	0x005300a1
 8004c08:	00a1007a 	.word	0x00a1007a
 8004c0c:	00fb00ee 	.word	0x00fb00ee
 8004c10:	02990108 	.word	0x02990108
 8004c14:	012d011f 	.word	0x012d011f
 8004c18:	01780152 	.word	0x01780152
 8004c1c:	004e004e 	.word	0x004e004e
 8004c20:	004e004e 	.word	0x004e004e
 8004c24:	004e019e 	.word	0x004e019e
 8004c28:	004e01ce 	.word	0x004e01ce
 8004c2c:	004e004e 	.word	0x004e004e
 8004c30:	004e004e 	.word	0x004e004e
 8004c34:	004e004e 	.word	0x004e004e
 8004c38:	004e004e 	.word	0x004e004e
 8004c3c:	004e004e 	.word	0x004e004e
 8004c40:	004e004e 	.word	0x004e004e
 8004c44:	004e004e 	.word	0x004e004e
 8004c48:	004e004e 	.word	0x004e004e
 8004c4c:	004e004e 	.word	0x004e004e
 8004c50:	004e004e 	.word	0x004e004e
 8004c54:	004e004e 	.word	0x004e004e
 8004c58:	004e004e 	.word	0x004e004e
 8004c5c:	004e004e 	.word	0x004e004e
 8004c60:	004e004e 	.word	0x004e004e
 8004c64:	004e004e 	.word	0x004e004e
 8004c68:	004e01f5 	.word	0x004e01f5
 8004c6c:	00c60230 	.word	0x00c60230
 8004c70:	462a      	mov	r2, r5
 8004c72:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c76:	2111      	movs	r1, #17
 8004c78:	e774      	b.n	8004b64 <d_print_comp>
 8004c7a:	4dd5      	ldr	r5, [pc, #852]	; (8004fd0 <d_print_mod+0x410>)
 8004c7c:	2620      	movs	r6, #32
 8004c7e:	f04f 0800 	mov.w	r8, #0
 8004c82:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004c86:	f105 0708 	add.w	r7, r5, #8
 8004c8a:	e00b      	b.n	8004ca4 <d_print_mod+0xe4>
 8004c8c:	460b      	mov	r3, r1
 8004c8e:	3101      	adds	r1, #1
 8004c90:	42af      	cmp	r7, r5
 8004c92:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004c96:	54e6      	strb	r6, [r4, r3]
 8004c98:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004c9c:	f000 80c5 	beq.w	8004e2a <d_print_mod+0x26a>
 8004ca0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004ca4:	29ff      	cmp	r1, #255	; 0xff
 8004ca6:	d1f1      	bne.n	8004c8c <d_print_mod+0xcc>
 8004ca8:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004cac:	4620      	mov	r0, r4
 8004cae:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004cb2:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004cb6:	4798      	blx	r3
 8004cb8:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004cbc:	2101      	movs	r1, #1
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	e7e3      	b.n	8004c90 <d_print_mod+0xd0>
 8004cc8:	4dc2      	ldr	r5, [pc, #776]	; (8004fd4 <d_print_mod+0x414>)
 8004cca:	2620      	movs	r6, #32
 8004ccc:	f04f 0800 	mov.w	r8, #0
 8004cd0:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004cd4:	f105 0708 	add.w	r7, r5, #8
 8004cd8:	e00b      	b.n	8004cf2 <d_print_mod+0x132>
 8004cda:	460b      	mov	r3, r1
 8004cdc:	3101      	adds	r1, #1
 8004cde:	42af      	cmp	r7, r5
 8004ce0:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004ce4:	54e6      	strb	r6, [r4, r3]
 8004ce6:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004cea:	f000 809e 	beq.w	8004e2a <d_print_mod+0x26a>
 8004cee:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004cf2:	29ff      	cmp	r1, #255	; 0xff
 8004cf4:	d1f1      	bne.n	8004cda <d_print_mod+0x11a>
 8004cf6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004cfa:	4620      	mov	r0, r4
 8004cfc:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004d00:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004d04:	4798      	blx	r3
 8004d06:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004d0a:	2101      	movs	r1, #1
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8004d12:	2300      	movs	r3, #0
 8004d14:	e7e3      	b.n	8004cde <d_print_mod+0x11e>
 8004d16:	4db0      	ldr	r5, [pc, #704]	; (8004fd8 <d_print_mod+0x418>)
 8004d18:	2620      	movs	r6, #32
 8004d1a:	f04f 0800 	mov.w	r8, #0
 8004d1e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004d22:	1d6f      	adds	r7, r5, #5
 8004d24:	e00a      	b.n	8004d3c <d_print_mod+0x17c>
 8004d26:	460b      	mov	r3, r1
 8004d28:	3101      	adds	r1, #1
 8004d2a:	42bd      	cmp	r5, r7
 8004d2c:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004d30:	54e6      	strb	r6, [r4, r3]
 8004d32:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004d36:	d078      	beq.n	8004e2a <d_print_mod+0x26a>
 8004d38:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004d3c:	29ff      	cmp	r1, #255	; 0xff
 8004d3e:	d1f2      	bne.n	8004d26 <d_print_mod+0x166>
 8004d40:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004d44:	4620      	mov	r0, r4
 8004d46:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004d4a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004d4e:	4798      	blx	r3
 8004d50:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004d54:	2101      	movs	r1, #1
 8004d56:	3301      	adds	r3, #1
 8004d58:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	e7e4      	b.n	8004d2a <d_print_mod+0x16a>
 8004d60:	4e9e      	ldr	r6, [pc, #632]	; (8004fdc <d_print_mod+0x41c>)
 8004d62:	2720      	movs	r7, #32
 8004d64:	f04f 0800 	mov.w	r8, #0
 8004d68:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8004d6c:	f106 0905 	add.w	r9, r6, #5
 8004d70:	e00b      	b.n	8004d8a <d_print_mod+0x1ca>
 8004d72:	461a      	mov	r2, r3
 8004d74:	3301      	adds	r3, #1
 8004d76:	45b1      	cmp	r9, r6
 8004d78:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8004d7c:	54a7      	strb	r7, [r4, r2]
 8004d7e:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004d82:	f000 817e 	beq.w	8005082 <d_print_mod+0x4c2>
 8004d86:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8004d8a:	2bff      	cmp	r3, #255	; 0xff
 8004d8c:	d1f1      	bne.n	8004d72 <d_print_mod+0x1b2>
 8004d8e:	4619      	mov	r1, r3
 8004d90:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004d94:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004d98:	4620      	mov	r0, r4
 8004d9a:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004d9e:	4798      	blx	r3
 8004da0:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004da4:	2200      	movs	r2, #0
 8004da6:	3301      	adds	r3, #1
 8004da8:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8004dac:	2301      	movs	r3, #1
 8004dae:	e7e2      	b.n	8004d76 <d_print_mod+0x1b6>
 8004db0:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8004db4:	2bff      	cmp	r3, #255	; 0xff
 8004db6:	f000 81e5 	beq.w	8005184 <d_print_mod+0x5c4>
 8004dba:	2220      	movs	r2, #32
 8004dbc:	1c59      	adds	r1, r3, #1
 8004dbe:	f8c0 1100 	str.w	r1, [r0, #256]	; 0x100
 8004dc2:	54c2      	strb	r2, [r0, r3]
 8004dc4:	f880 2104 	strb.w	r2, [r0, #260]	; 0x104
 8004dc8:	e025      	b.n	8004e16 <d_print_mod+0x256>
 8004dca:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8004dce:	2bff      	cmp	r3, #255	; 0xff
 8004dd0:	f000 81b8 	beq.w	8005144 <d_print_mod+0x584>
 8004dd4:	1c59      	adds	r1, r3, #1
 8004dd6:	2220      	movs	r2, #32
 8004dd8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004ddc:	54e2      	strb	r2, [r4, r3]
 8004dde:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8004de2:	e026      	b.n	8004e32 <d_print_mod+0x272>
 8004de4:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8004de8:	2bff      	cmp	r3, #255	; 0xff
 8004dea:	f000 81ba 	beq.w	8005162 <d_print_mod+0x5a2>
 8004dee:	1c59      	adds	r1, r3, #1
 8004df0:	2220      	movs	r2, #32
 8004df2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004df6:	54e2      	strb	r2, [r4, r3]
 8004df8:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8004dfc:	4620      	mov	r0, r4
 8004dfe:	692a      	ldr	r2, [r5, #16]
 8004e00:	2111      	movs	r1, #17
 8004e02:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e06:	e6ad      	b.n	8004b64 <d_print_comp>
 8004e08:	68ea      	ldr	r2, [r5, #12]
 8004e0a:	2111      	movs	r1, #17
 8004e0c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e10:	e6a8      	b.n	8004b64 <d_print_comp>
 8004e12:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004e16:	29ff      	cmp	r1, #255	; 0xff
 8004e18:	f000 81c4 	beq.w	80051a4 <d_print_mod+0x5e4>
 8004e1c:	1c4a      	adds	r2, r1, #1
 8004e1e:	2326      	movs	r3, #38	; 0x26
 8004e20:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8004e24:	5463      	strb	r3, [r4, r1]
 8004e26:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8004e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e2e:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004e32:	4d6b      	ldr	r5, [pc, #428]	; (8004fe0 <d_print_mod+0x420>)
 8004e34:	2626      	movs	r6, #38	; 0x26
 8004e36:	f04f 0800 	mov.w	r8, #0
 8004e3a:	1c6f      	adds	r7, r5, #1
 8004e3c:	e00a      	b.n	8004e54 <d_print_mod+0x294>
 8004e3e:	460b      	mov	r3, r1
 8004e40:	3101      	adds	r1, #1
 8004e42:	42bd      	cmp	r5, r7
 8004e44:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004e48:	54e6      	strb	r6, [r4, r3]
 8004e4a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004e4e:	d0ec      	beq.n	8004e2a <d_print_mod+0x26a>
 8004e50:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004e54:	29ff      	cmp	r1, #255	; 0xff
 8004e56:	d1f2      	bne.n	8004e3e <d_print_mod+0x27e>
 8004e58:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004e5c:	4620      	mov	r0, r4
 8004e5e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004e62:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004e66:	4798      	blx	r3
 8004e68:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004e6c:	2101      	movs	r1, #1
 8004e6e:	3301      	adds	r3, #1
 8004e70:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8004e74:	2300      	movs	r3, #0
 8004e76:	e7e4      	b.n	8004e42 <d_print_mod+0x282>
 8004e78:	4d5a      	ldr	r5, [pc, #360]	; (8004fe4 <d_print_mod+0x424>)
 8004e7a:	2620      	movs	r6, #32
 8004e7c:	f04f 0800 	mov.w	r8, #0
 8004e80:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004e84:	f105 0708 	add.w	r7, r5, #8
 8004e88:	e00a      	b.n	8004ea0 <d_print_mod+0x2e0>
 8004e8a:	460b      	mov	r3, r1
 8004e8c:	3101      	adds	r1, #1
 8004e8e:	42bd      	cmp	r5, r7
 8004e90:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004e94:	54e6      	strb	r6, [r4, r3]
 8004e96:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004e9a:	d0c6      	beq.n	8004e2a <d_print_mod+0x26a>
 8004e9c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004ea0:	29ff      	cmp	r1, #255	; 0xff
 8004ea2:	d1f2      	bne.n	8004e8a <d_print_mod+0x2ca>
 8004ea4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004ea8:	4620      	mov	r0, r4
 8004eaa:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004eae:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004eb2:	4798      	blx	r3
 8004eb4:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004eb8:	2101      	movs	r1, #1
 8004eba:	3301      	adds	r3, #1
 8004ebc:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	e7e4      	b.n	8004e8e <d_print_mod+0x2ce>
 8004ec4:	4d48      	ldr	r5, [pc, #288]	; (8004fe8 <d_print_mod+0x428>)
 8004ec6:	2620      	movs	r6, #32
 8004ec8:	f04f 0800 	mov.w	r8, #0
 8004ecc:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004ed0:	f105 070a 	add.w	r7, r5, #10
 8004ed4:	e00a      	b.n	8004eec <d_print_mod+0x32c>
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	3101      	adds	r1, #1
 8004eda:	42bd      	cmp	r5, r7
 8004edc:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004ee0:	54e6      	strb	r6, [r4, r3]
 8004ee2:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004ee6:	d0a0      	beq.n	8004e2a <d_print_mod+0x26a>
 8004ee8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004eec:	29ff      	cmp	r1, #255	; 0xff
 8004eee:	d1f2      	bne.n	8004ed6 <d_print_mod+0x316>
 8004ef0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004ef4:	4620      	mov	r0, r4
 8004ef6:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004efa:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004efe:	4798      	blx	r3
 8004f00:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004f04:	2101      	movs	r1, #1
 8004f06:	3301      	adds	r3, #1
 8004f08:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	e7e4      	b.n	8004eda <d_print_mod+0x31a>
 8004f10:	f890 3104 	ldrb.w	r3, [r0, #260]	; 0x104
 8004f14:	2b28      	cmp	r3, #40	; 0x28
 8004f16:	f040 80ea 	bne.w	80050ee <d_print_mod+0x52e>
 8004f1a:	68ea      	ldr	r2, [r5, #12]
 8004f1c:	4d33      	ldr	r5, [pc, #204]	; (8004fec <d_print_mod+0x42c>)
 8004f1e:	2111      	movs	r1, #17
 8004f20:	4620      	mov	r0, r4
 8004f22:	f7ff fe1f 	bl	8004b64 <d_print_comp>
 8004f26:	263a      	movs	r6, #58	; 0x3a
 8004f28:	2700      	movs	r7, #0
 8004f2a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8004f2e:	f105 0802 	add.w	r8, r5, #2
 8004f32:	e00b      	b.n	8004f4c <d_print_mod+0x38c>
 8004f34:	460b      	mov	r3, r1
 8004f36:	3101      	adds	r1, #1
 8004f38:	45a8      	cmp	r8, r5
 8004f3a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004f3e:	54e6      	strb	r6, [r4, r3]
 8004f40:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8004f44:	f43f af71 	beq.w	8004e2a <d_print_mod+0x26a>
 8004f48:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8004f4c:	29ff      	cmp	r1, #255	; 0xff
 8004f4e:	d1f1      	bne.n	8004f34 <d_print_mod+0x374>
 8004f50:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004f54:	4620      	mov	r0, r4
 8004f56:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004f5a:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8004f5e:	4798      	blx	r3
 8004f60:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004f64:	2101      	movs	r1, #1
 8004f66:	3301      	adds	r3, #1
 8004f68:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	e7e3      	b.n	8004f38 <d_print_mod+0x378>
 8004f70:	4e1f      	ldr	r6, [pc, #124]	; (8004ff0 <d_print_mod+0x430>)
 8004f72:	2720      	movs	r7, #32
 8004f74:	f04f 0800 	mov.w	r8, #0
 8004f78:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004f7c:	f106 0909 	add.w	r9, r6, #9
 8004f80:	e00b      	b.n	8004f9a <d_print_mod+0x3da>
 8004f82:	460b      	mov	r3, r1
 8004f84:	3101      	adds	r1, #1
 8004f86:	45b1      	cmp	r9, r6
 8004f88:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8004f8c:	54e7      	strb	r7, [r4, r3]
 8004f8e:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8004f92:	f000 809a 	beq.w	80050ca <d_print_mod+0x50a>
 8004f96:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 8004f9a:	29ff      	cmp	r1, #255	; 0xff
 8004f9c:	d1f1      	bne.n	8004f82 <d_print_mod+0x3c2>
 8004f9e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8004fa2:	4620      	mov	r0, r4
 8004fa4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8004fa8:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8004fac:	4798      	blx	r3
 8004fae:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8004fb2:	2101      	movs	r1, #1
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8004fba:	2300      	movs	r3, #0
 8004fbc:	e7e3      	b.n	8004f86 <d_print_mod+0x3c6>
 8004fbe:	4d0d      	ldr	r5, [pc, #52]	; (8004ff4 <d_print_mod+0x434>)
 8004fc0:	2620      	movs	r6, #32
 8004fc2:	f04f 0800 	mov.w	r8, #0
 8004fc6:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8004fca:	f105 0710 	add.w	r7, r5, #16
 8004fce:	e01f      	b.n	8005010 <d_print_mod+0x450>
 8004fd0:	0800de30 	.word	0x0800de30
 8004fd4:	0800de3c 	.word	0x0800de3c
 8004fd8:	0800de48 	.word	0x0800de48
 8004fdc:	0800de70 	.word	0x0800de70
 8004fe0:	0800de78 	.word	0x0800de78
 8004fe4:	0800de7c 	.word	0x0800de7c
 8004fe8:	0800de88 	.word	0x0800de88
 8004fec:	0800de94 	.word	0x0800de94
 8004ff0:	0800de98 	.word	0x0800de98
 8004ff4:	0800de50 	.word	0x0800de50
 8004ff8:	460b      	mov	r3, r1
 8004ffa:	3101      	adds	r1, #1
 8004ffc:	42af      	cmp	r7, r5
 8004ffe:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005002:	54e6      	strb	r6, [r4, r3]
 8005004:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8005008:	f43f af0f 	beq.w	8004e2a <d_print_mod+0x26a>
 800500c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005010:	29ff      	cmp	r1, #255	; 0xff
 8005012:	d1f1      	bne.n	8004ff8 <d_print_mod+0x438>
 8005014:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005018:	4620      	mov	r0, r4
 800501a:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800501e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8005022:	4798      	blx	r3
 8005024:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8005028:	2101      	movs	r1, #1
 800502a:	3301      	adds	r3, #1
 800502c:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8005030:	2300      	movs	r3, #0
 8005032:	e7e3      	b.n	8004ffc <d_print_mod+0x43c>
 8005034:	4e72      	ldr	r6, [pc, #456]	; (8005200 <d_print_mod+0x640>)
 8005036:	2720      	movs	r7, #32
 8005038:	f04f 0800 	mov.w	r8, #0
 800503c:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8005040:	f106 0908 	add.w	r9, r6, #8
 8005044:	e00a      	b.n	800505c <d_print_mod+0x49c>
 8005046:	461a      	mov	r2, r3
 8005048:	3301      	adds	r3, #1
 800504a:	454e      	cmp	r6, r9
 800504c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005050:	54a7      	strb	r7, [r4, r2]
 8005052:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 8005056:	d014      	beq.n	8005082 <d_print_mod+0x4c2>
 8005058:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 800505c:	2bff      	cmp	r3, #255	; 0xff
 800505e:	d1f2      	bne.n	8005046 <d_print_mod+0x486>
 8005060:	4619      	mov	r1, r3
 8005062:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005066:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800506a:	4620      	mov	r0, r4
 800506c:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8005070:	4798      	blx	r3
 8005072:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8005076:	2200      	movs	r2, #0
 8005078:	3301      	adds	r3, #1
 800507a:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 800507e:	2301      	movs	r3, #1
 8005080:	e7e3      	b.n	800504a <d_print_mod+0x48a>
 8005082:	692a      	ldr	r2, [r5, #16]
 8005084:	2a00      	cmp	r2, #0
 8005086:	f43f aed0 	beq.w	8004e2a <d_print_mod+0x26a>
 800508a:	2bff      	cmp	r3, #255	; 0xff
 800508c:	d047      	beq.n	800511e <d_print_mod+0x55e>
 800508e:	1c59      	adds	r1, r3, #1
 8005090:	2528      	movs	r5, #40	; 0x28
 8005092:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005096:	4620      	mov	r0, r4
 8005098:	2111      	movs	r1, #17
 800509a:	54e5      	strb	r5, [r4, r3]
 800509c:	f884 5104 	strb.w	r5, [r4, #260]	; 0x104
 80050a0:	f7ff fd60 	bl	8004b64 <d_print_comp>
 80050a4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80050a8:	29ff      	cmp	r1, #255	; 0xff
 80050aa:	d117      	bne.n	80050dc <d_print_mod+0x51c>
 80050ac:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 80050b0:	2500      	movs	r5, #0
 80050b2:	4620      	mov	r0, r4
 80050b4:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80050b8:	4798      	blx	r3
 80050ba:	2201      	movs	r2, #1
 80050bc:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80050c0:	4629      	mov	r1, r5
 80050c2:	4413      	add	r3, r2
 80050c4:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80050c8:	e009      	b.n	80050de <d_print_mod+0x51e>
 80050ca:	2111      	movs	r1, #17
 80050cc:	4620      	mov	r0, r4
 80050ce:	68ea      	ldr	r2, [r5, #12]
 80050d0:	f7ff fd48 	bl	8004b64 <d_print_comp>
 80050d4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80050d8:	29ff      	cmp	r1, #255	; 0xff
 80050da:	d0e7      	beq.n	80050ac <d_print_mod+0x4ec>
 80050dc:	1c4a      	adds	r2, r1, #1
 80050de:	2329      	movs	r3, #41	; 0x29
 80050e0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80050e4:	5463      	strb	r3, [r4, r1]
 80050e6:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80050ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050ee:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 80050f2:	29ff      	cmp	r1, #255	; 0xff
 80050f4:	d065      	beq.n	80051c2 <d_print_mod+0x602>
 80050f6:	1c4a      	adds	r2, r1, #1
 80050f8:	2320      	movs	r3, #32
 80050fa:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 80050fe:	5463      	strb	r3, [r4, r1]
 8005100:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005104:	e709      	b.n	8004f1a <d_print_mod+0x35a>
 8005106:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800510a:	29ff      	cmp	r1, #255	; 0xff
 800510c:	d069      	beq.n	80051e2 <d_print_mod+0x622>
 800510e:	1c4a      	adds	r2, r1, #1
 8005110:	232a      	movs	r3, #42	; 0x2a
 8005112:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005116:	5463      	strb	r3, [r4, r1]
 8005118:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800511c:	e685      	b.n	8004e2a <d_print_mod+0x26a>
 800511e:	2600      	movs	r6, #0
 8005120:	4619      	mov	r1, r3
 8005122:	4620      	mov	r0, r4
 8005124:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005128:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800512c:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8005130:	4798      	blx	r3
 8005132:	2101      	movs	r1, #1
 8005134:	f8d4 0128 	ldr.w	r0, [r4, #296]	; 0x128
 8005138:	692a      	ldr	r2, [r5, #16]
 800513a:	4408      	add	r0, r1
 800513c:	4633      	mov	r3, r6
 800513e:	f8c4 0128 	str.w	r0, [r4, #296]	; 0x128
 8005142:	e7a5      	b.n	8005090 <d_print_mod+0x4d0>
 8005144:	2500      	movs	r5, #0
 8005146:	4619      	mov	r1, r3
 8005148:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	; 0x108
 800514c:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 8005150:	4798      	blx	r3
 8005152:	2101      	movs	r1, #1
 8005154:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 8005158:	462b      	mov	r3, r5
 800515a:	440a      	add	r2, r1
 800515c:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8005160:	e639      	b.n	8004dd6 <d_print_mod+0x216>
 8005162:	2600      	movs	r6, #0
 8005164:	4619      	mov	r1, r3
 8005166:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 800516a:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 800516e:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8005172:	4798      	blx	r3
 8005174:	2101      	movs	r1, #1
 8005176:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 800517a:	4633      	mov	r3, r6
 800517c:	440a      	add	r2, r1
 800517e:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8005182:	e635      	b.n	8004df0 <d_print_mod+0x230>
 8005184:	2500      	movs	r5, #0
 8005186:	4619      	mov	r1, r3
 8005188:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	; 0x108
 800518c:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 8005190:	4798      	blx	r3
 8005192:	2101      	movs	r1, #1
 8005194:	2220      	movs	r2, #32
 8005196:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 800519a:	7022      	strb	r2, [r4, #0]
 800519c:	440b      	add	r3, r1
 800519e:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80051a2:	e63b      	b.n	8004e1c <d_print_mod+0x25c>
 80051a4:	2500      	movs	r5, #0
 80051a6:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 80051aa:	4620      	mov	r0, r4
 80051ac:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80051b0:	4798      	blx	r3
 80051b2:	2201      	movs	r2, #1
 80051b4:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80051b8:	4629      	mov	r1, r5
 80051ba:	4413      	add	r3, r2
 80051bc:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80051c0:	e62d      	b.n	8004e1e <d_print_mod+0x25e>
 80051c2:	2600      	movs	r6, #0
 80051c4:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 80051c8:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
 80051cc:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 80051d0:	4798      	blx	r3
 80051d2:	2201      	movs	r2, #1
 80051d4:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80051d8:	4631      	mov	r1, r6
 80051da:	4413      	add	r3, r2
 80051dc:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80051e0:	e78a      	b.n	80050f8 <d_print_mod+0x538>
 80051e2:	2500      	movs	r5, #0
 80051e4:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	; 0x108
 80051e8:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 80051ec:	4798      	blx	r3
 80051ee:	2201      	movs	r2, #1
 80051f0:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80051f4:	4629      	mov	r1, r5
 80051f6:	4413      	add	r3, r2
 80051f8:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80051fc:	e788      	b.n	8005110 <d_print_mod+0x550>
 80051fe:	bf00      	nop
 8005200:	0800de64 	.word	0x0800de64

08005204 <d_print_function_type>:
 8005204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005208:	4604      	mov	r4, r0
 800520a:	4617      	mov	r7, r2
 800520c:	461d      	mov	r5, r3
 800520e:	2b00      	cmp	r3, #0
 8005210:	d064      	beq.n	80052dc <d_print_function_type+0xd8>
 8005212:	689a      	ldr	r2, [r3, #8]
 8005214:	2a00      	cmp	r2, #0
 8005216:	d161      	bne.n	80052dc <d_print_function_type+0xd8>
 8005218:	685a      	ldr	r2, [r3, #4]
 800521a:	7811      	ldrb	r1, [r2, #0]
 800521c:	3919      	subs	r1, #25
 800521e:	2912      	cmp	r1, #18
 8005220:	d859      	bhi.n	80052d6 <d_print_function_type+0xd2>
 8005222:	e8df f001 	tbb	[pc, r1]
 8005226:	0a0a      	.short	0x0a0a
 8005228:	5858580a 	.word	0x5858580a
 800522c:	800a5858 	.word	0x800a5858
 8005230:	0a0a8080 	.word	0x0a0a8080
 8005234:	58585858 	.word	0x58585858
 8005238:	0a          	.byte	0x0a
 8005239:	00          	.byte	0x00
 800523a:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 800523e:	2b20      	cmp	r3, #32
 8005240:	d179      	bne.n	8005336 <d_print_function_type+0x132>
 8005242:	f8d4 6100 	ldr.w	r6, [r4, #256]	; 0x100
 8005246:	2eff      	cmp	r6, #255	; 0xff
 8005248:	f000 8083 	beq.w	8005352 <d_print_function_type+0x14e>
 800524c:	1c73      	adds	r3, r6, #1
 800524e:	f04f 0928 	mov.w	r9, #40	; 0x28
 8005252:	f04f 0a00 	mov.w	sl, #0
 8005256:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800525a:	f804 9006 	strb.w	r9, [r4, r6]
 800525e:	462a      	mov	r2, r5
 8005260:	f8d4 8114 	ldr.w	r8, [r4, #276]	; 0x114
 8005264:	2111      	movs	r1, #17
 8005266:	4620      	mov	r0, r4
 8005268:	4653      	mov	r3, sl
 800526a:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 800526e:	f8c4 a114 	str.w	sl, [r4, #276]	; 0x114
 8005272:	f000 f8b9 	bl	80053e8 <d_print_mod_list>
 8005276:	f8d4 2100 	ldr.w	r2, [r4, #256]	; 0x100
 800527a:	2aff      	cmp	r2, #255	; 0xff
 800527c:	f000 808a 	beq.w	8005394 <d_print_function_type+0x190>
 8005280:	2329      	movs	r3, #41	; 0x29
 8005282:	1c51      	adds	r1, r2, #1
 8005284:	29ff      	cmp	r1, #255	; 0xff
 8005286:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800528a:	54a3      	strb	r3, [r4, r2]
 800528c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005290:	d032      	beq.n	80052f8 <d_print_function_type+0xf4>
 8005292:	2328      	movs	r3, #40	; 0x28
 8005294:	1c4e      	adds	r6, r1, #1
 8005296:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 800529a:	5463      	strb	r3, [r4, r1]
 800529c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 80052a0:	693a      	ldr	r2, [r7, #16]
 80052a2:	b12a      	cbz	r2, 80052b0 <d_print_function_type+0xac>
 80052a4:	2111      	movs	r1, #17
 80052a6:	4620      	mov	r0, r4
 80052a8:	f7ff fc5c 	bl	8004b64 <d_print_comp>
 80052ac:	f8d4 6100 	ldr.w	r6, [r4, #256]	; 0x100
 80052b0:	2eff      	cmp	r6, #255	; 0xff
 80052b2:	d05f      	beq.n	8005374 <d_print_function_type+0x170>
 80052b4:	1c73      	adds	r3, r6, #1
 80052b6:	2729      	movs	r7, #41	; 0x29
 80052b8:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80052bc:	462a      	mov	r2, r5
 80052be:	55a7      	strb	r7, [r4, r6]
 80052c0:	2301      	movs	r3, #1
 80052c2:	2111      	movs	r1, #17
 80052c4:	4620      	mov	r0, r4
 80052c6:	f884 7104 	strb.w	r7, [r4, #260]	; 0x104
 80052ca:	f000 f88d 	bl	80053e8 <d_print_mod_list>
 80052ce:	f8c4 8114 	str.w	r8, [r4, #276]	; 0x114
 80052d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d19a      	bne.n	8005212 <d_print_function_type+0xe>
 80052dc:	2300      	movs	r3, #0
 80052de:	2111      	movs	r1, #17
 80052e0:	f8d4 8114 	ldr.w	r8, [r4, #276]	; 0x114
 80052e4:	462a      	mov	r2, r5
 80052e6:	4620      	mov	r0, r4
 80052e8:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
 80052ec:	f000 f87c 	bl	80053e8 <d_print_mod_list>
 80052f0:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80052f4:	29ff      	cmp	r1, #255	; 0xff
 80052f6:	d1cc      	bne.n	8005292 <d_print_function_type+0x8e>
 80052f8:	2300      	movs	r3, #0
 80052fa:	4620      	mov	r0, r4
 80052fc:	f884 30ff 	strb.w	r3, [r4, #255]	; 0xff
 8005300:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 8005304:	4798      	blx	r3
 8005306:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 800530a:	2601      	movs	r6, #1
 800530c:	3301      	adds	r3, #1
 800530e:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8005312:	2328      	movs	r3, #40	; 0x28
 8005314:	7023      	strb	r3, [r4, #0]
 8005316:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800531a:	693a      	ldr	r2, [r7, #16]
 800531c:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8005320:	2a00      	cmp	r2, #0
 8005322:	d1bf      	bne.n	80052a4 <d_print_function_type+0xa0>
 8005324:	e7c6      	b.n	80052b4 <d_print_function_type+0xb0>
 8005326:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 800532a:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 800532e:	2a28      	cmp	r2, #40	; 0x28
 8005330:	d087      	beq.n	8005242 <d_print_function_type+0x3e>
 8005332:	2b20      	cmp	r3, #32
 8005334:	d085      	beq.n	8005242 <d_print_function_type+0x3e>
 8005336:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800533a:	29ff      	cmp	r1, #255	; 0xff
 800533c:	d043      	beq.n	80053c6 <d_print_function_type+0x1c2>
 800533e:	2320      	movs	r3, #32
 8005340:	1c4e      	adds	r6, r1, #1
 8005342:	2eff      	cmp	r6, #255	; 0xff
 8005344:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 8005348:	5463      	strb	r3, [r4, r1]
 800534a:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800534e:	f47f af7d 	bne.w	800524c <d_print_function_type+0x48>
 8005352:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 8005356:	f04f 0800 	mov.w	r8, #0
 800535a:	4631      	mov	r1, r6
 800535c:	4620      	mov	r0, r4
 800535e:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 8005362:	4798      	blx	r3
 8005364:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8005368:	4646      	mov	r6, r8
 800536a:	3301      	adds	r3, #1
 800536c:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8005370:	2301      	movs	r3, #1
 8005372:	e76c      	b.n	800524e <d_print_function_type+0x4a>
 8005374:	2700      	movs	r7, #0
 8005376:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 800537a:	4631      	mov	r1, r6
 800537c:	4620      	mov	r0, r4
 800537e:	f884 70ff 	strb.w	r7, [r4, #255]	; 0xff
 8005382:	4798      	blx	r3
 8005384:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8005388:	463e      	mov	r6, r7
 800538a:	3301      	adds	r3, #1
 800538c:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8005390:	2301      	movs	r3, #1
 8005392:	e790      	b.n	80052b6 <d_print_function_type+0xb2>
 8005394:	4611      	mov	r1, r2
 8005396:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 800539a:	4620      	mov	r0, r4
 800539c:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 80053a0:	4798      	blx	r3
 80053a2:	f642 0229 	movw	r2, #10281	; 0x2829
 80053a6:	2602      	movs	r6, #2
 80053a8:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80053ac:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 80053b0:	8022      	strh	r2, [r4, #0]
 80053b2:	693a      	ldr	r2, [r7, #16]
 80053b4:	3301      	adds	r3, #1
 80053b6:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80053ba:	f8c4 6100 	str.w	r6, [r4, #256]	; 0x100
 80053be:	2a00      	cmp	r2, #0
 80053c0:	f47f af70 	bne.w	80052a4 <d_print_function_type+0xa0>
 80053c4:	e776      	b.n	80052b4 <d_print_function_type+0xb0>
 80053c6:	2600      	movs	r6, #0
 80053c8:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 80053cc:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80053d0:	4620      	mov	r0, r4
 80053d2:	4798      	blx	r3
 80053d4:	2220      	movs	r2, #32
 80053d6:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80053da:	2601      	movs	r6, #1
 80053dc:	3301      	adds	r3, #1
 80053de:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80053e2:	7022      	strb	r2, [r4, #0]
 80053e4:	e732      	b.n	800524c <d_print_function_type+0x48>
 80053e6:	bf00      	nop

080053e8 <d_print_mod_list>:
 80053e8:	2a00      	cmp	r2, #0
 80053ea:	f000 80c2 	beq.w	8005572 <d_print_mod_list+0x18a>
 80053ee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053f2:	4605      	mov	r5, r0
 80053f4:	4614      	mov	r4, r2
 80053f6:	461e      	mov	r6, r3
 80053f8:	2701      	movs	r7, #1
 80053fa:	b089      	sub	sp, #36	; 0x24
 80053fc:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
 8005400:	b9ca      	cbnz	r2, 8005436 <d_print_mod_list+0x4e>
 8005402:	68a2      	ldr	r2, [r4, #8]
 8005404:	bb0a      	cbnz	r2, 800544a <d_print_mod_list+0x62>
 8005406:	6862      	ldr	r2, [r4, #4]
 8005408:	7811      	ldrb	r1, [r2, #0]
 800540a:	b1be      	cbz	r6, 800543c <d_print_mod_list+0x54>
 800540c:	68e3      	ldr	r3, [r4, #12]
 800540e:	2929      	cmp	r1, #41	; 0x29
 8005410:	f8d5 8110 	ldr.w	r8, [r5, #272]	; 0x110
 8005414:	60a7      	str	r7, [r4, #8]
 8005416:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
 800541a:	d024      	beq.n	8005466 <d_print_mod_list+0x7e>
 800541c:	292a      	cmp	r1, #42	; 0x2a
 800541e:	d02c      	beq.n	800547a <d_print_mod_list+0x92>
 8005420:	2902      	cmp	r1, #2
 8005422:	d034      	beq.n	800548e <d_print_mod_list+0xa6>
 8005424:	2111      	movs	r1, #17
 8005426:	4628      	mov	r0, r5
 8005428:	f7ff fbca 	bl	8004bc0 <d_print_mod>
 800542c:	6824      	ldr	r4, [r4, #0]
 800542e:	f8c5 8110 	str.w	r8, [r5, #272]	; 0x110
 8005432:	2c00      	cmp	r4, #0
 8005434:	d1e2      	bne.n	80053fc <d_print_mod_list+0x14>
 8005436:	b009      	add	sp, #36	; 0x24
 8005438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800543c:	294d      	cmp	r1, #77	; 0x4d
 800543e:	d004      	beq.n	800544a <d_print_mod_list+0x62>
 8005440:	d807      	bhi.n	8005452 <d_print_mod_list+0x6a>
 8005442:	f1a1 031c 	sub.w	r3, r1, #28
 8005446:	2b04      	cmp	r3, #4
 8005448:	d8e0      	bhi.n	800540c <d_print_mod_list+0x24>
 800544a:	6824      	ldr	r4, [r4, #0]
 800544c:	2c00      	cmp	r4, #0
 800544e:	d1d5      	bne.n	80053fc <d_print_mod_list+0x14>
 8005450:	e7f1      	b.n	8005436 <d_print_mod_list+0x4e>
 8005452:	394f      	subs	r1, #79	; 0x4f
 8005454:	2901      	cmp	r1, #1
 8005456:	d9f8      	bls.n	800544a <d_print_mod_list+0x62>
 8005458:	68e3      	ldr	r3, [r4, #12]
 800545a:	f8d5 8110 	ldr.w	r8, [r5, #272]	; 0x110
 800545e:	60a7      	str	r7, [r4, #8]
 8005460:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
 8005464:	e7de      	b.n	8005424 <d_print_mod_list+0x3c>
 8005466:	2111      	movs	r1, #17
 8005468:	4628      	mov	r0, r5
 800546a:	6823      	ldr	r3, [r4, #0]
 800546c:	f7ff feca 	bl	8005204 <d_print_function_type>
 8005470:	f8c5 8110 	str.w	r8, [r5, #272]	; 0x110
 8005474:	b009      	add	sp, #36	; 0x24
 8005476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800547a:	2111      	movs	r1, #17
 800547c:	4628      	mov	r0, r5
 800547e:	6823      	ldr	r3, [r4, #0]
 8005480:	f000 f8d6 	bl	8005630 <d_print_array_type>
 8005484:	f8c5 8110 	str.w	r8, [r5, #272]	; 0x110
 8005488:	b009      	add	sp, #36	; 0x24
 800548a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800548e:	f04f 0900 	mov.w	r9, #0
 8005492:	f8d5 b114 	ldr.w	fp, [r5, #276]	; 0x114
 8005496:	4e62      	ldr	r6, [pc, #392]	; (8005620 <d_print_mod_list+0x238>)
 8005498:	2111      	movs	r1, #17
 800549a:	68d2      	ldr	r2, [r2, #12]
 800549c:	4628      	mov	r0, r5
 800549e:	f8c5 9114 	str.w	r9, [r5, #276]	; 0x114
 80054a2:	f7ff fb5f 	bl	8004b64 <d_print_comp>
 80054a6:	273a      	movs	r7, #58	; 0x3a
 80054a8:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 80054ac:	f106 0a01 	add.w	sl, r6, #1
 80054b0:	f8c5 b114 	str.w	fp, [r5, #276]	; 0x114
 80054b4:	e00a      	b.n	80054cc <d_print_mod_list+0xe4>
 80054b6:	460b      	mov	r3, r1
 80054b8:	3101      	adds	r1, #1
 80054ba:	4556      	cmp	r6, sl
 80054bc:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 80054c0:	54ef      	strb	r7, [r5, r3]
 80054c2:	f885 7104 	strb.w	r7, [r5, #260]	; 0x104
 80054c6:	d013      	beq.n	80054f0 <d_print_mod_list+0x108>
 80054c8:	f816 7f01 	ldrb.w	r7, [r6, #1]!
 80054cc:	29ff      	cmp	r1, #255	; 0xff
 80054ce:	d1f2      	bne.n	80054b6 <d_print_mod_list+0xce>
 80054d0:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 80054d4:	4628      	mov	r0, r5
 80054d6:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 80054da:	f885 90ff 	strb.w	r9, [r5, #255]	; 0xff
 80054de:	4798      	blx	r3
 80054e0:	f8d5 3128 	ldr.w	r3, [r5, #296]	; 0x128
 80054e4:	2101      	movs	r1, #1
 80054e6:	3301      	adds	r3, #1
 80054e8:	f8c5 3128 	str.w	r3, [r5, #296]	; 0x128
 80054ec:	2300      	movs	r3, #0
 80054ee:	e7e4      	b.n	80054ba <d_print_mod_list+0xd2>
 80054f0:	6863      	ldr	r3, [r4, #4]
 80054f2:	691c      	ldr	r4, [r3, #16]
 80054f4:	7823      	ldrb	r3, [r4, #0]
 80054f6:	2b47      	cmp	r3, #71	; 0x47
 80054f8:	d017      	beq.n	800552a <d_print_mod_list+0x142>
 80054fa:	2b4d      	cmp	r3, #77	; 0x4d
 80054fc:	f1a3 024f 	sub.w	r2, r3, #79	; 0x4f
 8005500:	f1a3 011c 	sub.w	r1, r3, #28
 8005504:	d00e      	beq.n	8005524 <d_print_mod_list+0x13c>
 8005506:	d80b      	bhi.n	8005520 <d_print_mod_list+0x138>
 8005508:	2904      	cmp	r1, #4
 800550a:	d90b      	bls.n	8005524 <d_print_mod_list+0x13c>
 800550c:	4622      	mov	r2, r4
 800550e:	2111      	movs	r1, #17
 8005510:	4628      	mov	r0, r5
 8005512:	f7ff fb27 	bl	8004b64 <d_print_comp>
 8005516:	f8c5 8110 	str.w	r8, [r5, #272]	; 0x110
 800551a:	b009      	add	sp, #36	; 0x24
 800551c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005520:	2a01      	cmp	r2, #1
 8005522:	d8f3      	bhi.n	800550c <d_print_mod_list+0x124>
 8005524:	68e4      	ldr	r4, [r4, #12]
 8005526:	7823      	ldrb	r3, [r4, #0]
 8005528:	e7e7      	b.n	80054fa <d_print_mod_list+0x112>
 800552a:	4f3e      	ldr	r7, [pc, #248]	; (8005624 <d_print_mod_list+0x23c>)
 800552c:	267b      	movs	r6, #123	; 0x7b
 800552e:	f04f 0900 	mov.w	r9, #0
 8005532:	f107 0a0c 	add.w	sl, r7, #12
 8005536:	e00a      	b.n	800554e <d_print_mod_list+0x166>
 8005538:	460b      	mov	r3, r1
 800553a:	3101      	adds	r1, #1
 800553c:	4557      	cmp	r7, sl
 800553e:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 8005542:	54ee      	strb	r6, [r5, r3]
 8005544:	f885 6104 	strb.w	r6, [r5, #260]	; 0x104
 8005548:	d014      	beq.n	8005574 <d_print_mod_list+0x18c>
 800554a:	f817 6f01 	ldrb.w	r6, [r7, #1]!
 800554e:	29ff      	cmp	r1, #255	; 0xff
 8005550:	d1f2      	bne.n	8005538 <d_print_mod_list+0x150>
 8005552:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8005556:	4628      	mov	r0, r5
 8005558:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 800555c:	f885 90ff 	strb.w	r9, [r5, #255]	; 0xff
 8005560:	4798      	blx	r3
 8005562:	f8d5 3128 	ldr.w	r3, [r5, #296]	; 0x128
 8005566:	2101      	movs	r1, #1
 8005568:	3301      	adds	r3, #1
 800556a:	f8c5 3128 	str.w	r3, [r5, #296]	; 0x128
 800556e:	2300      	movs	r3, #0
 8005570:	e7e4      	b.n	800553c <d_print_mod_list+0x154>
 8005572:	4770      	bx	lr
 8005574:	6922      	ldr	r2, [r4, #16]
 8005576:	492c      	ldr	r1, [pc, #176]	; (8005628 <d_print_mod_list+0x240>)
 8005578:	3201      	adds	r2, #1
 800557a:	a801      	add	r0, sp, #4
 800557c:	f004 feec 	bl	800a358 <siprintf>
 8005580:	a801      	add	r0, sp, #4
 8005582:	f000 fdd9 	bl	8006138 <strlen>
 8005586:	4682      	mov	sl, r0
 8005588:	b318      	cbz	r0, 80055d2 <d_print_mod_list+0x1ea>
 800558a:	ae01      	add	r6, sp, #4
 800558c:	f04f 0900 	mov.w	r9, #0
 8005590:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 8005594:	44b2      	add	sl, r6
 8005596:	e008      	b.n	80055aa <d_print_mod_list+0x1c2>
 8005598:	460b      	mov	r3, r1
 800559a:	3101      	adds	r1, #1
 800559c:	4556      	cmp	r6, sl
 800559e:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 80055a2:	54ef      	strb	r7, [r5, r3]
 80055a4:	f885 7104 	strb.w	r7, [r5, #260]	; 0x104
 80055a8:	d015      	beq.n	80055d6 <d_print_mod_list+0x1ee>
 80055aa:	29ff      	cmp	r1, #255	; 0xff
 80055ac:	f816 7b01 	ldrb.w	r7, [r6], #1
 80055b0:	d1f2      	bne.n	8005598 <d_print_mod_list+0x1b0>
 80055b2:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 80055b6:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 80055ba:	4628      	mov	r0, r5
 80055bc:	f885 90ff 	strb.w	r9, [r5, #255]	; 0xff
 80055c0:	4798      	blx	r3
 80055c2:	2101      	movs	r1, #1
 80055c4:	f8d5 2128 	ldr.w	r2, [r5, #296]	; 0x128
 80055c8:	2300      	movs	r3, #0
 80055ca:	440a      	add	r2, r1
 80055cc:	f8c5 2128 	str.w	r2, [r5, #296]	; 0x128
 80055d0:	e7e4      	b.n	800559c <d_print_mod_list+0x1b4>
 80055d2:	f8d5 1100 	ldr.w	r1, [r5, #256]	; 0x100
 80055d6:	4f15      	ldr	r7, [pc, #84]	; (800562c <d_print_mod_list+0x244>)
 80055d8:	267d      	movs	r6, #125	; 0x7d
 80055da:	f04f 0900 	mov.w	r9, #0
 80055de:	f107 0a02 	add.w	sl, r7, #2
 80055e2:	e00a      	b.n	80055fa <d_print_mod_list+0x212>
 80055e4:	460b      	mov	r3, r1
 80055e6:	3101      	adds	r1, #1
 80055e8:	45ba      	cmp	sl, r7
 80055ea:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
 80055ee:	54ee      	strb	r6, [r5, r3]
 80055f0:	f885 6104 	strb.w	r6, [r5, #260]	; 0x104
 80055f4:	d096      	beq.n	8005524 <d_print_mod_list+0x13c>
 80055f6:	f817 6f01 	ldrb.w	r6, [r7, #1]!
 80055fa:	29ff      	cmp	r1, #255	; 0xff
 80055fc:	d1f2      	bne.n	80055e4 <d_print_mod_list+0x1fc>
 80055fe:	f8d5 3108 	ldr.w	r3, [r5, #264]	; 0x108
 8005602:	4628      	mov	r0, r5
 8005604:	f8d5 210c 	ldr.w	r2, [r5, #268]	; 0x10c
 8005608:	f885 90ff 	strb.w	r9, [r5, #255]	; 0xff
 800560c:	4798      	blx	r3
 800560e:	f8d5 3128 	ldr.w	r3, [r5, #296]	; 0x128
 8005612:	2101      	movs	r1, #1
 8005614:	3301      	adds	r3, #1
 8005616:	f8c5 3128 	str.w	r3, [r5, #296]	; 0x128
 800561a:	2300      	movs	r3, #0
 800561c:	e7e4      	b.n	80055e8 <d_print_mod_list+0x200>
 800561e:	bf00      	nop
 8005620:	0800dba8 	.word	0x0800dba8
 8005624:	0800dbac 	.word	0x0800dbac
 8005628:	0800db38 	.word	0x0800db38
 800562c:	0800dbbc 	.word	0x0800dbbc

08005630 <d_print_array_type>:
 8005630:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005634:	4604      	mov	r4, r0
 8005636:	4616      	mov	r6, r2
 8005638:	b153      	cbz	r3, 8005650 <d_print_array_type+0x20>
 800563a:	461f      	mov	r7, r3
 800563c:	689d      	ldr	r5, [r3, #8]
 800563e:	b37d      	cbz	r5, 80056a0 <d_print_array_type+0x70>
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d1fa      	bne.n	800563c <d_print_array_type+0xc>
 8005646:	463a      	mov	r2, r7
 8005648:	2111      	movs	r1, #17
 800564a:	4620      	mov	r0, r4
 800564c:	f7ff fecc 	bl	80053e8 <d_print_mod_list>
 8005650:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8005654:	2bff      	cmp	r3, #255	; 0xff
 8005656:	f000 809d 	beq.w	8005794 <d_print_array_type+0x164>
 800565a:	2220      	movs	r2, #32
 800565c:	1c59      	adds	r1, r3, #1
 800565e:	29ff      	cmp	r1, #255	; 0xff
 8005660:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005664:	54e2      	strb	r2, [r4, r3]
 8005666:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800566a:	d027      	beq.n	80056bc <d_print_array_type+0x8c>
 800566c:	225b      	movs	r2, #91	; 0x5b
 800566e:	1c4b      	adds	r3, r1, #1
 8005670:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005674:	5462      	strb	r2, [r4, r1]
 8005676:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800567a:	68f2      	ldr	r2, [r6, #12]
 800567c:	b12a      	cbz	r2, 800568a <d_print_array_type+0x5a>
 800567e:	2111      	movs	r1, #17
 8005680:	4620      	mov	r0, r4
 8005682:	f7ff fa6f 	bl	8004b64 <d_print_comp>
 8005686:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 800568a:	2bff      	cmp	r3, #255	; 0xff
 800568c:	d02f      	beq.n	80056ee <d_print_array_type+0xbe>
 800568e:	1c59      	adds	r1, r3, #1
 8005690:	225d      	movs	r2, #93	; 0x5d
 8005692:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005696:	54e2      	strb	r2, [r4, r3]
 8005698:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 800569c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	781b      	ldrb	r3, [r3, #0]
 80056a4:	2b2a      	cmp	r3, #42	; 0x2a
 80056a6:	d132      	bne.n	800570e <d_print_array_type+0xde>
 80056a8:	2111      	movs	r1, #17
 80056aa:	462b      	mov	r3, r5
 80056ac:	463a      	mov	r2, r7
 80056ae:	4620      	mov	r0, r4
 80056b0:	f7ff fe9a 	bl	80053e8 <d_print_mod_list>
 80056b4:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 80056b8:	29ff      	cmp	r1, #255	; 0xff
 80056ba:	d1d7      	bne.n	800566c <d_print_array_type+0x3c>
 80056bc:	2500      	movs	r5, #0
 80056be:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80056c2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80056c6:	4620      	mov	r0, r4
 80056c8:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80056cc:	4798      	blx	r3
 80056ce:	215b      	movs	r1, #91	; 0x5b
 80056d0:	2301      	movs	r3, #1
 80056d2:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 80056d6:	7021      	strb	r1, [r4, #0]
 80056d8:	441a      	add	r2, r3
 80056da:	f884 1104 	strb.w	r1, [r4, #260]	; 0x104
 80056de:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 80056e2:	68f2      	ldr	r2, [r6, #12]
 80056e4:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80056e8:	2a00      	cmp	r2, #0
 80056ea:	d1c8      	bne.n	800567e <d_print_array_type+0x4e>
 80056ec:	e7cf      	b.n	800568e <d_print_array_type+0x5e>
 80056ee:	2500      	movs	r5, #0
 80056f0:	4619      	mov	r1, r3
 80056f2:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 80056f6:	4620      	mov	r0, r4
 80056f8:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80056fc:	4798      	blx	r3
 80056fe:	2101      	movs	r1, #1
 8005700:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 8005704:	462b      	mov	r3, r5
 8005706:	440a      	add	r2, r1
 8005708:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 800570c:	e7c0      	b.n	8005690 <d_print_array_type+0x60>
 800570e:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 80057f4 <d_print_array_type+0x1c4>
 8005712:	f04f 0920 	mov.w	r9, #32
 8005716:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800571a:	f108 0a01 	add.w	sl, r8, #1
 800571e:	e00c      	b.n	800573a <d_print_array_type+0x10a>
 8005720:	460b      	mov	r3, r1
 8005722:	45d0      	cmp	r8, sl
 8005724:	f101 0101 	add.w	r1, r1, #1
 8005728:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800572c:	f804 9003 	strb.w	r9, [r4, r3]
 8005730:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 8005734:	d01a      	beq.n	800576c <d_print_array_type+0x13c>
 8005736:	f818 9f01 	ldrb.w	r9, [r8, #1]!
 800573a:	29ff      	cmp	r1, #255	; 0xff
 800573c:	d1f0      	bne.n	8005720 <d_print_array_type+0xf0>
 800573e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005742:	4620      	mov	r0, r4
 8005744:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005748:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800574c:	4798      	blx	r3
 800574e:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8005752:	2101      	movs	r1, #1
 8005754:	3301      	adds	r3, #1
 8005756:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 800575a:	2300      	movs	r3, #0
 800575c:	45d0      	cmp	r8, sl
 800575e:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005762:	f804 9003 	strb.w	r9, [r4, r3]
 8005766:	f884 9104 	strb.w	r9, [r4, #260]	; 0x104
 800576a:	d1e4      	bne.n	8005736 <d_print_array_type+0x106>
 800576c:	2111      	movs	r1, #17
 800576e:	2300      	movs	r3, #0
 8005770:	463a      	mov	r2, r7
 8005772:	4620      	mov	r0, r4
 8005774:	f7ff fe38 	bl	80053e8 <d_print_mod_list>
 8005778:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800577c:	29ff      	cmp	r1, #255	; 0xff
 800577e:	d026      	beq.n	80057ce <d_print_array_type+0x19e>
 8005780:	2229      	movs	r2, #41	; 0x29
 8005782:	1c4b      	adds	r3, r1, #1
 8005784:	2bff      	cmp	r3, #255	; 0xff
 8005786:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 800578a:	5462      	strb	r2, [r4, r1]
 800578c:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005790:	f47f af63 	bne.w	800565a <d_print_array_type+0x2a>
 8005794:	2500      	movs	r5, #0
 8005796:	4619      	mov	r1, r3
 8005798:	4620      	mov	r0, r4
 800579a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 800579e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80057a2:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80057a6:	4798      	blx	r3
 80057a8:	f645 3020 	movw	r0, #23328	; 0x5b20
 80057ac:	215b      	movs	r1, #91	; 0x5b
 80057ae:	2302      	movs	r3, #2
 80057b0:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 80057b4:	8020      	strh	r0, [r4, #0]
 80057b6:	3201      	adds	r2, #1
 80057b8:	f884 1104 	strb.w	r1, [r4, #260]	; 0x104
 80057bc:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 80057c0:	68f2      	ldr	r2, [r6, #12]
 80057c2:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80057c6:	2a00      	cmp	r2, #0
 80057c8:	f47f af59 	bne.w	800567e <d_print_array_type+0x4e>
 80057cc:	e75f      	b.n	800568e <d_print_array_type+0x5e>
 80057ce:	2500      	movs	r5, #0
 80057d0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80057d4:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80057d8:	4620      	mov	r0, r4
 80057da:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80057de:	4798      	blx	r3
 80057e0:	2301      	movs	r3, #1
 80057e2:	2129      	movs	r1, #41	; 0x29
 80057e4:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 80057e8:	7021      	strb	r1, [r4, #0]
 80057ea:	441a      	add	r2, r3
 80057ec:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 80057f0:	e733      	b.n	800565a <d_print_array_type+0x2a>
 80057f2:	bf00      	nop
 80057f4:	0800ddac 	.word	0x0800ddac

080057f8 <d_print_conversion>:
 80057f8:	b570      	push	{r4, r5, r6, lr}
 80057fa:	f8d0 3148 	ldr.w	r3, [r0, #328]	; 0x148
 80057fe:	4604      	mov	r4, r0
 8005800:	4615      	mov	r5, r2
 8005802:	b082      	sub	sp, #8
 8005804:	b12b      	cbz	r3, 8005812 <d_print_conversion+0x1a>
 8005806:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 800580a:	9301      	str	r3, [sp, #4]
 800580c:	9200      	str	r2, [sp, #0]
 800580e:	f8c0 d110 	str.w	sp, [r0, #272]	; 0x110
 8005812:	68ea      	ldr	r2, [r5, #12]
 8005814:	2111      	movs	r1, #17
 8005816:	7813      	ldrb	r3, [r2, #0]
 8005818:	4620      	mov	r0, r4
 800581a:	2b04      	cmp	r3, #4
 800581c:	d009      	beq.n	8005832 <d_print_conversion+0x3a>
 800581e:	f7ff f9a1 	bl	8004b64 <d_print_comp>
 8005822:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
 8005826:	b113      	cbz	r3, 800582e <d_print_conversion+0x36>
 8005828:	9b00      	ldr	r3, [sp, #0]
 800582a:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 800582e:	b002      	add	sp, #8
 8005830:	bd70      	pop	{r4, r5, r6, pc}
 8005832:	68d2      	ldr	r2, [r2, #12]
 8005834:	f7ff f996 	bl	8004b64 <d_print_comp>
 8005838:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
 800583c:	b113      	cbz	r3, 8005844 <d_print_conversion+0x4c>
 800583e:	9b00      	ldr	r3, [sp, #0]
 8005840:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
 8005844:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8005848:	2b3c      	cmp	r3, #60	; 0x3c
 800584a:	d021      	beq.n	8005890 <d_print_conversion+0x98>
 800584c:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 8005850:	2bff      	cmp	r3, #255	; 0xff
 8005852:	d044      	beq.n	80058de <d_print_conversion+0xe6>
 8005854:	1c59      	adds	r1, r3, #1
 8005856:	223c      	movs	r2, #60	; 0x3c
 8005858:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800585c:	54e2      	strb	r2, [r4, r3]
 800585e:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 8005862:	68eb      	ldr	r3, [r5, #12]
 8005864:	2111      	movs	r1, #17
 8005866:	691a      	ldr	r2, [r3, #16]
 8005868:	4620      	mov	r0, r4
 800586a:	f7ff f97b 	bl	8004b64 <d_print_comp>
 800586e:	f894 3104 	ldrb.w	r3, [r4, #260]	; 0x104
 8005872:	2b3e      	cmp	r3, #62	; 0x3e
 8005874:	d027      	beq.n	80058c6 <d_print_conversion+0xce>
 8005876:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 800587a:	29ff      	cmp	r1, #255	; 0xff
 800587c:	d014      	beq.n	80058a8 <d_print_conversion+0xb0>
 800587e:	1c4a      	adds	r2, r1, #1
 8005880:	233e      	movs	r3, #62	; 0x3e
 8005882:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005886:	5463      	strb	r3, [r4, r1]
 8005888:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 800588c:	b002      	add	sp, #8
 800588e:	bd70      	pop	{r4, r5, r6, pc}
 8005890:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005894:	29ff      	cmp	r1, #255	; 0xff
 8005896:	d034      	beq.n	8005902 <d_print_conversion+0x10a>
 8005898:	2220      	movs	r2, #32
 800589a:	1c4b      	adds	r3, r1, #1
 800589c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 80058a0:	5462      	strb	r2, [r4, r1]
 80058a2:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80058a6:	e7d3      	b.n	8005850 <d_print_conversion+0x58>
 80058a8:	2500      	movs	r5, #0
 80058aa:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 80058ae:	4620      	mov	r0, r4
 80058b0:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 80058b4:	4798      	blx	r3
 80058b6:	2201      	movs	r2, #1
 80058b8:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 80058bc:	4629      	mov	r1, r5
 80058be:	4413      	add	r3, r2
 80058c0:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 80058c4:	e7dc      	b.n	8005880 <d_print_conversion+0x88>
 80058c6:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 80058ca:	2bff      	cmp	r3, #255	; 0xff
 80058cc:	d02b      	beq.n	8005926 <d_print_conversion+0x12e>
 80058ce:	2220      	movs	r2, #32
 80058d0:	1c59      	adds	r1, r3, #1
 80058d2:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80058d6:	54e2      	strb	r2, [r4, r3]
 80058d8:	f884 2104 	strb.w	r2, [r4, #260]	; 0x104
 80058dc:	e7cd      	b.n	800587a <d_print_conversion+0x82>
 80058de:	2600      	movs	r6, #0
 80058e0:	4619      	mov	r1, r3
 80058e2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 80058e6:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 80058ea:	4620      	mov	r0, r4
 80058ec:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 80058f0:	4798      	blx	r3
 80058f2:	2101      	movs	r1, #1
 80058f4:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 80058f8:	4633      	mov	r3, r6
 80058fa:	440a      	add	r2, r1
 80058fc:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8005900:	e7a9      	b.n	8005856 <d_print_conversion+0x5e>
 8005902:	2600      	movs	r6, #0
 8005904:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005908:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 800590c:	4620      	mov	r0, r4
 800590e:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8005912:	4798      	blx	r3
 8005914:	2301      	movs	r3, #1
 8005916:	2120      	movs	r1, #32
 8005918:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 800591c:	7021      	strb	r1, [r4, #0]
 800591e:	441a      	add	r2, r3
 8005920:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 8005924:	e796      	b.n	8005854 <d_print_conversion+0x5c>
 8005926:	2500      	movs	r5, #0
 8005928:	4619      	mov	r1, r3
 800592a:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 800592e:	4620      	mov	r0, r4
 8005930:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8005934:	4798      	blx	r3
 8005936:	2101      	movs	r1, #1
 8005938:	2220      	movs	r2, #32
 800593a:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 800593e:	7022      	strb	r2, [r4, #0]
 8005940:	440b      	add	r3, r1
 8005942:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8005946:	e79a      	b.n	800587e <d_print_conversion+0x86>

08005948 <d_print_expr_op>:
 8005948:	7811      	ldrb	r1, [r2, #0]
 800594a:	2932      	cmp	r1, #50	; 0x32
 800594c:	d002      	beq.n	8005954 <d_print_expr_op+0xc>
 800594e:	2111      	movs	r1, #17
 8005950:	f7ff b908 	b.w	8004b64 <d_print_comp>
 8005954:	68d3      	ldr	r3, [r2, #12]
 8005956:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800595a:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 800595e:	b367      	cbz	r7, 80059ba <d_print_expr_op+0x72>
 8005960:	442f      	add	r7, r5
 8005962:	4604      	mov	r4, r0
 8005964:	f04f 0800 	mov.w	r8, #0
 8005968:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 800596c:	3d01      	subs	r5, #1
 800596e:	3f01      	subs	r7, #1
 8005970:	e009      	b.n	8005986 <d_print_expr_op+0x3e>
 8005972:	460b      	mov	r3, r1
 8005974:	42bd      	cmp	r5, r7
 8005976:	f101 0101 	add.w	r1, r1, #1
 800597a:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 800597e:	54e6      	strb	r6, [r4, r3]
 8005980:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8005984:	d019      	beq.n	80059ba <d_print_expr_op+0x72>
 8005986:	29ff      	cmp	r1, #255	; 0xff
 8005988:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800598c:	d1f1      	bne.n	8005972 <d_print_expr_op+0x2a>
 800598e:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005992:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005996:	4620      	mov	r0, r4
 8005998:	f884 80ff 	strb.w	r8, [r4, #255]	; 0xff
 800599c:	4798      	blx	r3
 800599e:	2101      	movs	r1, #1
 80059a0:	2300      	movs	r3, #0
 80059a2:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 80059a6:	42bd      	cmp	r5, r7
 80059a8:	440a      	add	r2, r1
 80059aa:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 80059ae:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 80059b2:	54e6      	strb	r6, [r4, r3]
 80059b4:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 80059b8:	d1e5      	bne.n	8005986 <d_print_expr_op+0x3e>
 80059ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059be:	bf00      	nop

080059c0 <d_demangle_callback.constprop.0>:
 80059c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059c4:	b0e5      	sub	sp, #404	; 0x194
 80059c6:	f890 9000 	ldrb.w	r9, [r0]
 80059ca:	4604      	mov	r4, r0
 80059cc:	f1b9 0f5f 	cmp.w	r9, #95	; 0x5f
 80059d0:	460d      	mov	r5, r1
 80059d2:	4616      	mov	r6, r2
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	f000 80f2 	beq.w	8005bbe <d_demangle_callback.constprop.0+0x1fe>
 80059da:	2208      	movs	r2, #8
 80059dc:	4620      	mov	r0, r4
 80059de:	49c3      	ldr	r1, [pc, #780]	; (8005cec <d_demangle_callback.constprop.0+0x32c>)
 80059e0:	f006 fe22 	bl	800c628 <strncmp>
 80059e4:	b948      	cbnz	r0, 80059fa <d_demangle_callback.constprop.0+0x3a>
 80059e6:	7a23      	ldrb	r3, [r4, #8]
 80059e8:	2b2e      	cmp	r3, #46	; 0x2e
 80059ea:	f000 80d7 	beq.w	8005b9c <d_demangle_callback.constprop.0+0x1dc>
 80059ee:	2b5f      	cmp	r3, #95	; 0x5f
 80059f0:	f000 80d4 	beq.w	8005b9c <d_demangle_callback.constprop.0+0x1dc>
 80059f4:	2b24      	cmp	r3, #36	; 0x24
 80059f6:	f000 80d1 	beq.w	8005b9c <d_demangle_callback.constprop.0+0x1dc>
 80059fa:	f04f 0a00 	mov.w	sl, #0
 80059fe:	4620      	mov	r0, r4
 8005a00:	f000 fb9a 	bl	8006138 <strlen>
 8005a04:	2311      	movs	r3, #17
 8005a06:	2100      	movs	r1, #0
 8005a08:	0042      	lsls	r2, r0, #1
 8005a0a:	e9c7 3404 	strd	r3, r4, [r7, #16]
 8005a0e:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8005a12:	eb04 0300 	add.w	r3, r4, r0
 8005a16:	e9c7 110c 	strd	r1, r1, [r7, #48]	; 0x30
 8005a1a:	e9c7 110e 	strd	r1, r1, [r7, #56]	; 0x38
 8005a1e:	60bc      	str	r4, [r7, #8]
 8005a20:	61f9      	str	r1, [r7, #28]
 8005a22:	62b9      	str	r1, [r7, #40]	; 0x28
 8005a24:	6439      	str	r1, [r7, #64]	; 0x40
 8005a26:	62f8      	str	r0, [r7, #44]	; 0x2c
 8005a28:	60fb      	str	r3, [r7, #12]
 8005a2a:	623a      	str	r2, [r7, #32]
 8005a2c:	f200 80b0 	bhi.w	8005b90 <d_demangle_callback.constprop.0+0x1d0>
 8005a30:	46e8      	mov	r8, sp
 8005a32:	eb00 0c80 	add.w	ip, r0, r0, lsl #2
 8005a36:	0083      	lsls	r3, r0, #2
 8005a38:	eba8 00cc 	sub.w	r0, r8, ip, lsl #3
 8005a3c:	4685      	mov	sp, r0
 8005a3e:	46eb      	mov	fp, sp
 8005a40:	3307      	adds	r3, #7
 8005a42:	f023 0307 	bic.w	r3, r3, #7
 8005a46:	ebad 0d03 	sub.w	sp, sp, r3
 8005a4a:	f1ba 0f01 	cmp.w	sl, #1
 8005a4e:	f8c7 d024 	str.w	sp, [r7, #36]	; 0x24
 8005a52:	f8c7 b018 	str.w	fp, [r7, #24]
 8005a56:	f000 80b9 	beq.w	8005bcc <d_demangle_callback.constprop.0+0x20c>
 8005a5a:	f1aa 0302 	sub.w	r3, sl, #2
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	f200 80ba 	bhi.w	8005bd8 <d_demangle_callback.constprop.0+0x218>
 8005a64:	7ae3      	ldrb	r3, [r4, #11]
 8005a66:	f1ba 0f02 	cmp.w	sl, #2
 8005a6a:	bf0c      	ite	eq
 8005a6c:	f04f 0944 	moveq.w	r9, #68	; 0x44
 8005a70:	f04f 0945 	movne.w	r9, #69	; 0x45
 8005a74:	f104 0a0b 	add.w	sl, r4, #11
 8005a78:	2b5f      	cmp	r3, #95	; 0x5f
 8005a7a:	f8c7 a014 	str.w	sl, [r7, #20]
 8005a7e:	d103      	bne.n	8005a88 <d_demangle_callback.constprop.0+0xc8>
 8005a80:	7b23      	ldrb	r3, [r4, #12]
 8005a82:	2b5a      	cmp	r3, #90	; 0x5a
 8005a84:	f000 8125 	beq.w	8005cd2 <d_demangle_callback.constprop.0+0x312>
 8005a88:	2a00      	cmp	r2, #0
 8005a8a:	f340 80ad 	ble.w	8005be8 <d_demangle_callback.constprop.0+0x228>
 8005a8e:	4650      	mov	r0, sl
 8005a90:	f000 fb52 	bl	8006138 <strlen>
 8005a94:	2300      	movs	r3, #0
 8005a96:	2201      	movs	r2, #1
 8005a98:	e9cb 3301 	strd	r3, r3, [fp, #4]
 8005a9c:	61fa      	str	r2, [r7, #28]
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	f000 80a2 	beq.w	8005be8 <d_demangle_callback.constprop.0+0x228>
 8005aa4:	e9cb a003 	strd	sl, r0, [fp, #12]
 8005aa8:	f88b 3000 	strb.w	r3, [fp]
 8005aac:	4649      	mov	r1, r9
 8005aae:	2300      	movs	r3, #0
 8005ab0:	465a      	mov	r2, fp
 8005ab2:	f107 0008 	add.w	r0, r7, #8
 8005ab6:	f7fa fb49 	bl	800014c <d_make_comp>
 8005aba:	697c      	ldr	r4, [r7, #20]
 8005abc:	4681      	mov	r9, r0
 8005abe:	4620      	mov	r0, r4
 8005ac0:	f000 fb3a 	bl	8006138 <strlen>
 8005ac4:	1823      	adds	r3, r4, r0
 8005ac6:	617b      	str	r3, [r7, #20]
 8005ac8:	5c23      	ldrb	r3, [r4, r0]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	f040 8081 	bne.w	8005bd2 <d_demangle_callback.constprop.0+0x212>
 8005ad0:	f1b9 0f00 	cmp.w	r9, #0
 8005ad4:	d07d      	beq.n	8005bd2 <d_demangle_callback.constprop.0+0x212>
 8005ad6:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8005ada:	4649      	mov	r1, r9
 8005adc:	4620      	mov	r0, r4
 8005ade:	e9c4 3344 	strd	r3, r3, [r4, #272]	; 0x110
 8005ae2:	e9c4 3349 	strd	r3, r3, [r4, #292]	; 0x124
 8005ae6:	e9c4 3346 	strd	r3, r3, [r4, #280]	; 0x118
 8005aea:	e9c4 334b 	strd	r3, r3, [r4, #300]	; 0x12c
 8005aee:	e9c4 334d 	strd	r3, r3, [r4, #308]	; 0x134
 8005af2:	e9c4 334f 	strd	r3, r3, [r4, #316]	; 0x13c
 8005af6:	607b      	str	r3, [r7, #4]
 8005af8:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005afc:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005b00:	f8c4 3120 	str.w	r3, [r4, #288]	; 0x120
 8005b04:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144
 8005b08:	f8c4 5108 	str.w	r5, [r4, #264]	; 0x108
 8005b0c:	f8c4 610c 	str.w	r6, [r4, #268]	; 0x10c
 8005b10:	f7fa fbe2 	bl	80002d8 <d_count_templates_scopes>
 8005b14:	f8d4 211c 	ldr.w	r2, [r4, #284]	; 0x11c
 8005b18:	f8d4 1138 	ldr.w	r1, [r4, #312]	; 0x138
 8005b1c:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8005b20:	bfb8      	it	lt
 8005b22:	687b      	ldrlt	r3, [r7, #4]
 8005b24:	466e      	mov	r6, sp
 8005b26:	bfb8      	it	lt
 8005b28:	f8c4 311c 	strlt.w	r3, [r4, #284]	; 0x11c
 8005b2c:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
 8005b30:	2901      	cmp	r1, #1
 8005b32:	fb01 f303 	mul.w	r3, r1, r3
 8005b36:	bfb8      	it	lt
 8005b38:	2101      	movlt	r1, #1
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144
 8005b40:	eba6 01c1 	sub.w	r1, r6, r1, lsl #3
 8005b44:	bfb8      	it	lt
 8005b46:	2301      	movlt	r3, #1
 8005b48:	468d      	mov	sp, r1
 8005b4a:	eba1 03c3 	sub.w	r3, r1, r3, lsl #3
 8005b4e:	46ec      	mov	ip, sp
 8005b50:	2500      	movs	r5, #0
 8005b52:	469d      	mov	sp, r3
 8005b54:	464a      	mov	r2, r9
 8005b56:	2111      	movs	r1, #17
 8005b58:	4620      	mov	r0, r4
 8005b5a:	f8c4 d13c 	str.w	sp, [r4, #316]	; 0x13c
 8005b5e:	f8c4 c130 	str.w	ip, [r4, #304]	; 0x130
 8005b62:	f8c4 5148 	str.w	r5, [r4, #328]	; 0x148
 8005b66:	f7fe fffd 	bl	8004b64 <d_print_comp>
 8005b6a:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 8005b6e:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005b72:	46b5      	mov	sp, r6
 8005b74:	4620      	mov	r0, r4
 8005b76:	5465      	strb	r5, [r4, r1]
 8005b78:	4798      	blx	r3
 8005b7a:	f8d4 0118 	ldr.w	r0, [r4, #280]	; 0x118
 8005b7e:	46c5      	mov	sp, r8
 8005b80:	fab0 f080 	clz	r0, r0
 8005b84:	0940      	lsrs	r0, r0, #5
 8005b86:	f507 77ca 	add.w	r7, r7, #404	; 0x194
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b90:	4608      	mov	r0, r1
 8005b92:	f507 77ca 	add.w	r7, r7, #404	; 0x194
 8005b96:	46bd      	mov	sp, r7
 8005b98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b9c:	7a63      	ldrb	r3, [r4, #9]
 8005b9e:	2b44      	cmp	r3, #68	; 0x44
 8005ba0:	d002      	beq.n	8005ba8 <d_demangle_callback.constprop.0+0x1e8>
 8005ba2:	2b49      	cmp	r3, #73	; 0x49
 8005ba4:	f47f af29 	bne.w	80059fa <d_demangle_callback.constprop.0+0x3a>
 8005ba8:	7aa2      	ldrb	r2, [r4, #10]
 8005baa:	2a5f      	cmp	r2, #95	; 0x5f
 8005bac:	f47f af25 	bne.w	80059fa <d_demangle_callback.constprop.0+0x3a>
 8005bb0:	2b49      	cmp	r3, #73	; 0x49
 8005bb2:	bf0c      	ite	eq
 8005bb4:	f04f 0a02 	moveq.w	sl, #2
 8005bb8:	f04f 0a03 	movne.w	sl, #3
 8005bbc:	e71f      	b.n	80059fe <d_demangle_callback.constprop.0+0x3e>
 8005bbe:	7843      	ldrb	r3, [r0, #1]
 8005bc0:	2b5a      	cmp	r3, #90	; 0x5a
 8005bc2:	f47f af0a 	bne.w	80059da <d_demangle_callback.constprop.0+0x1a>
 8005bc6:	f04f 0a01 	mov.w	sl, #1
 8005bca:	e718      	b.n	80059fe <d_demangle_callback.constprop.0+0x3e>
 8005bcc:	f1b9 0f5f 	cmp.w	r9, #95	; 0x5f
 8005bd0:	d00d      	beq.n	8005bee <d_demangle_callback.constprop.0+0x22e>
 8005bd2:	2000      	movs	r0, #0
 8005bd4:	46c5      	mov	sp, r8
 8005bd6:	e7d6      	b.n	8005b86 <d_demangle_callback.constprop.0+0x1c6>
 8005bd8:	f107 0008 	add.w	r0, r7, #8
 8005bdc:	f7fa ff4a 	bl	8000a74 <d_type>
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	4681      	mov	r9, r0
 8005be4:	781b      	ldrb	r3, [r3, #0]
 8005be6:	e770      	b.n	8005aca <d_demangle_callback.constprop.0+0x10a>
 8005be8:	f04f 0b00 	mov.w	fp, #0
 8005bec:	e75e      	b.n	8005aac <d_demangle_callback.constprop.0+0xec>
 8005bee:	7863      	ldrb	r3, [r4, #1]
 8005bf0:	2b5a      	cmp	r3, #90	; 0x5a
 8005bf2:	d1ee      	bne.n	8005bd2 <d_demangle_callback.constprop.0+0x212>
 8005bf4:	78a3      	ldrb	r3, [r4, #2]
 8005bf6:	3402      	adds	r4, #2
 8005bf8:	2b47      	cmp	r3, #71	; 0x47
 8005bfa:	617c      	str	r4, [r7, #20]
 8005bfc:	d07f      	beq.n	8005cfe <d_demangle_callback.constprop.0+0x33e>
 8005bfe:	2b54      	cmp	r3, #84	; 0x54
 8005c00:	d07d      	beq.n	8005cfe <d_demangle_callback.constprop.0+0x33e>
 8005c02:	4651      	mov	r1, sl
 8005c04:	f107 0008 	add.w	r0, r7, #8
 8005c08:	f7fc f802 	bl	8001c10 <d_encoding.part.0>
 8005c0c:	4681      	mov	r9, r0
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	07db      	lsls	r3, r3, #31
 8005c12:	d571      	bpl.n	8005cf8 <d_demangle_callback.constprop.0+0x338>
 8005c14:	6979      	ldr	r1, [r7, #20]
 8005c16:	780b      	ldrb	r3, [r1, #0]
 8005c18:	2b2e      	cmp	r3, #46	; 0x2e
 8005c1a:	f47f af56 	bne.w	8005aca <d_demangle_callback.constprop.0+0x10a>
 8005c1e:	2400      	movs	r4, #0
 8005c20:	784b      	ldrb	r3, [r1, #1]
 8005c22:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005c26:	2a19      	cmp	r2, #25
 8005c28:	d947      	bls.n	8005cba <d_demangle_callback.constprop.0+0x2fa>
 8005c2a:	2b5f      	cmp	r3, #95	; 0x5f
 8005c2c:	d045      	beq.n	8005cba <d_demangle_callback.constprop.0+0x2fa>
 8005c2e:	3b30      	subs	r3, #48	; 0x30
 8005c30:	2b09      	cmp	r3, #9
 8005c32:	d861      	bhi.n	8005cf8 <d_demangle_callback.constprop.0+0x338>
 8005c34:	460b      	mov	r3, r1
 8005c36:	7808      	ldrb	r0, [r1, #0]
 8005c38:	282e      	cmp	r0, #46	; 0x2e
 8005c3a:	d117      	bne.n	8005c6c <d_demangle_callback.constprop.0+0x2ac>
 8005c3c:	f893 c001 	ldrb.w	ip, [r3, #1]
 8005c40:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8005c44:	f1bc 0f09 	cmp.w	ip, #9
 8005c48:	d810      	bhi.n	8005c6c <d_demangle_callback.constprop.0+0x2ac>
 8005c4a:	f893 c002 	ldrb.w	ip, [r3, #2]
 8005c4e:	3302      	adds	r3, #2
 8005c50:	f1ac 0230 	sub.w	r2, ip, #48	; 0x30
 8005c54:	2a09      	cmp	r2, #9
 8005c56:	d806      	bhi.n	8005c66 <d_demangle_callback.constprop.0+0x2a6>
 8005c58:	f813 cf01 	ldrb.w	ip, [r3, #1]!
 8005c5c:	f1ac 0e30 	sub.w	lr, ip, #48	; 0x30
 8005c60:	f1be 0f09 	cmp.w	lr, #9
 8005c64:	d9f8      	bls.n	8005c58 <d_demangle_callback.constprop.0+0x298>
 8005c66:	f1bc 0f2e 	cmp.w	ip, #46	; 0x2e
 8005c6a:	d0e7      	beq.n	8005c3c <d_demangle_callback.constprop.0+0x27c>
 8005c6c:	e9d7 2007 	ldrd	r2, r0, [r7, #28]
 8005c70:	4282      	cmp	r2, r0
 8005c72:	617b      	str	r3, [r7, #20]
 8005c74:	eba3 0c01 	sub.w	ip, r3, r1
 8005c78:	da1d      	bge.n	8005cb6 <d_demangle_callback.constprop.0+0x2f6>
 8005c7a:	69b8      	ldr	r0, [r7, #24]
 8005c7c:	eb02 0e82 	add.w	lr, r2, r2, lsl #2
 8005c80:	eb00 038e 	add.w	r3, r0, lr, lsl #2
 8005c84:	3201      	adds	r2, #1
 8005c86:	f1bc 0f00 	cmp.w	ip, #0
 8005c8a:	e9c3 4401 	strd	r4, r4, [r3, #4]
 8005c8e:	61fa      	str	r2, [r7, #28]
 8005c90:	dd11      	ble.n	8005cb6 <d_demangle_callback.constprop.0+0x2f6>
 8005c92:	e9c3 4401 	strd	r4, r4, [r3, #4]
 8005c96:	f800 402e 	strb.w	r4, [r0, lr, lsl #2]
 8005c9a:	e9c3 1c03 	strd	r1, ip, [r3, #12]
 8005c9e:	464a      	mov	r2, r9
 8005ca0:	214e      	movs	r1, #78	; 0x4e
 8005ca2:	f107 0008 	add.w	r0, r7, #8
 8005ca6:	f7fa fa51 	bl	800014c <d_make_comp>
 8005caa:	6979      	ldr	r1, [r7, #20]
 8005cac:	4681      	mov	r9, r0
 8005cae:	780b      	ldrb	r3, [r1, #0]
 8005cb0:	2b2e      	cmp	r3, #46	; 0x2e
 8005cb2:	d0b5      	beq.n	8005c20 <d_demangle_callback.constprop.0+0x260>
 8005cb4:	e709      	b.n	8005aca <d_demangle_callback.constprop.0+0x10a>
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	e7f1      	b.n	8005c9e <d_demangle_callback.constprop.0+0x2de>
 8005cba:	1c8a      	adds	r2, r1, #2
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	f812 0b01 	ldrb.w	r0, [r2], #1
 8005cc2:	f1a0 0c61 	sub.w	ip, r0, #97	; 0x61
 8005cc6:	f1bc 0f19 	cmp.w	ip, #25
 8005cca:	d9f7      	bls.n	8005cbc <d_demangle_callback.constprop.0+0x2fc>
 8005ccc:	285f      	cmp	r0, #95	; 0x5f
 8005cce:	d0f5      	beq.n	8005cbc <d_demangle_callback.constprop.0+0x2fc>
 8005cd0:	e7b2      	b.n	8005c38 <d_demangle_callback.constprop.0+0x278>
 8005cd2:	7b63      	ldrb	r3, [r4, #13]
 8005cd4:	340d      	adds	r4, #13
 8005cd6:	2b47      	cmp	r3, #71	; 0x47
 8005cd8:	617c      	str	r4, [r7, #20]
 8005cda:	f107 0008 	add.w	r0, r7, #8
 8005cde:	d007      	beq.n	8005cf0 <d_demangle_callback.constprop.0+0x330>
 8005ce0:	2b54      	cmp	r3, #84	; 0x54
 8005ce2:	d005      	beq.n	8005cf0 <d_demangle_callback.constprop.0+0x330>
 8005ce4:	f7fb ff94 	bl	8001c10 <d_encoding.part.0>
 8005ce8:	4683      	mov	fp, r0
 8005cea:	e6df      	b.n	8005aac <d_demangle_callback.constprop.0+0xec>
 8005cec:	0800db3c 	.word	0x0800db3c
 8005cf0:	f7fc f80c 	bl	8001d0c <d_special_name>
 8005cf4:	4683      	mov	fp, r0
 8005cf6:	e6d9      	b.n	8005aac <d_demangle_callback.constprop.0+0xec>
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	781b      	ldrb	r3, [r3, #0]
 8005cfc:	e6e5      	b.n	8005aca <d_demangle_callback.constprop.0+0x10a>
 8005cfe:	f107 0008 	add.w	r0, r7, #8
 8005d02:	f7fc f803 	bl	8001d0c <d_special_name>
 8005d06:	4681      	mov	r9, r0
 8005d08:	e781      	b.n	8005c0e <d_demangle_callback.constprop.0+0x24e>
 8005d0a:	bf00      	nop

08005d0c <d_print_subexpr>:
 8005d0c:	b570      	push	{r4, r5, r6, lr}
 8005d0e:	7813      	ldrb	r3, [r2, #0]
 8005d10:	4615      	mov	r5, r2
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	4604      	mov	r4, r0
 8005d16:	b082      	sub	sp, #8
 8005d18:	d903      	bls.n	8005d22 <d_print_subexpr+0x16>
 8005d1a:	2b31      	cmp	r3, #49	; 0x31
 8005d1c:	d001      	beq.n	8005d22 <d_print_subexpr+0x16>
 8005d1e:	2b06      	cmp	r3, #6
 8005d20:	d138      	bne.n	8005d94 <d_print_subexpr+0x88>
 8005d22:	2601      	movs	r6, #1
 8005d24:	686b      	ldr	r3, [r5, #4]
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	dc22      	bgt.n	8005d70 <d_print_subexpr+0x64>
 8005d2a:	f8d4 211c 	ldr.w	r2, [r4, #284]	; 0x11c
 8005d2e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8005d32:	dc1d      	bgt.n	8005d70 <d_print_subexpr+0x64>
 8005d34:	3301      	adds	r3, #1
 8005d36:	606b      	str	r3, [r5, #4]
 8005d38:	3201      	adds	r2, #1
 8005d3a:	f8d4 312c 	ldr.w	r3, [r4, #300]	; 0x12c
 8005d3e:	2111      	movs	r1, #17
 8005d40:	f8c4 211c 	str.w	r2, [r4, #284]	; 0x11c
 8005d44:	4620      	mov	r0, r4
 8005d46:	462a      	mov	r2, r5
 8005d48:	f8c4 d12c 	str.w	sp, [r4, #300]	; 0x12c
 8005d4c:	e9cd 5300 	strd	r5, r3, [sp]
 8005d50:	f7fc fe50 	bl	80029f4 <d_print_comp_inner>
 8005d54:	686a      	ldr	r2, [r5, #4]
 8005d56:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8005d5a:	9901      	ldr	r1, [sp, #4]
 8005d5c:	3a01      	subs	r2, #1
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	f8c4 112c 	str.w	r1, [r4, #300]	; 0x12c
 8005d64:	606a      	str	r2, [r5, #4]
 8005d66:	f8c4 311c 	str.w	r3, [r4, #284]	; 0x11c
 8005d6a:	b136      	cbz	r6, 8005d7a <d_print_subexpr+0x6e>
 8005d6c:	b002      	add	sp, #8
 8005d6e:	bd70      	pop	{r4, r5, r6, pc}
 8005d70:	2301      	movs	r3, #1
 8005d72:	f8c4 3118 	str.w	r3, [r4, #280]	; 0x118
 8005d76:	2e00      	cmp	r6, #0
 8005d78:	d1f8      	bne.n	8005d6c <d_print_subexpr+0x60>
 8005d7a:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005d7e:	29ff      	cmp	r1, #255	; 0xff
 8005d80:	d015      	beq.n	8005dae <d_print_subexpr+0xa2>
 8005d82:	1c4a      	adds	r2, r1, #1
 8005d84:	2329      	movs	r3, #41	; 0x29
 8005d86:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005d8a:	5463      	strb	r3, [r4, r1]
 8005d8c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005d90:	b002      	add	sp, #8
 8005d92:	bd70      	pop	{r4, r5, r6, pc}
 8005d94:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005d98:	29ff      	cmp	r1, #255	; 0xff
 8005d9a:	d016      	beq.n	8005dca <d_print_subexpr+0xbe>
 8005d9c:	1c4a      	adds	r2, r1, #1
 8005d9e:	2328      	movs	r3, #40	; 0x28
 8005da0:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005da4:	2600      	movs	r6, #0
 8005da6:	5463      	strb	r3, [r4, r1]
 8005da8:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005dac:	e7ba      	b.n	8005d24 <d_print_subexpr+0x18>
 8005dae:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 8005db2:	4620      	mov	r0, r4
 8005db4:	f884 60ff 	strb.w	r6, [r4, #255]	; 0xff
 8005db8:	4798      	blx	r3
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8005dc0:	4631      	mov	r1, r6
 8005dc2:	4413      	add	r3, r2
 8005dc4:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8005dc8:	e7dc      	b.n	8005d84 <d_print_subexpr+0x78>
 8005dca:	2600      	movs	r6, #0
 8005dcc:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	; 0x108
 8005dd0:	f880 60ff 	strb.w	r6, [r0, #255]	; 0xff
 8005dd4:	4798      	blx	r3
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8005ddc:	4631      	mov	r1, r6
 8005dde:	4413      	add	r3, r2
 8005de0:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8005de4:	e7db      	b.n	8005d9e <d_print_subexpr+0x92>
 8005de6:	bf00      	nop

08005de8 <d_maybe_print_fold_expression>:
 8005de8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dec:	68d3      	ldr	r3, [r2, #12]
 8005dee:	68db      	ldr	r3, [r3, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	7819      	ldrb	r1, [r3, #0]
 8005df4:	2966      	cmp	r1, #102	; 0x66
 8005df6:	d178      	bne.n	8005eea <d_maybe_print_fold_expression+0x102>
 8005df8:	6912      	ldr	r2, [r2, #16]
 8005dfa:	f8d0 7124 	ldr.w	r7, [r0, #292]	; 0x124
 8005dfe:	e9d2 8a03 	ldrd	r8, sl, [r2, #12]
 8005e02:	f89a 2000 	ldrb.w	r2, [sl]
 8005e06:	4604      	mov	r4, r0
 8005e08:	2a3c      	cmp	r2, #60	; 0x3c
 8005e0a:	f04f 32ff 	mov.w	r2, #4294967295
 8005e0e:	bf08      	it	eq
 8005e10:	e9da a903 	ldrdeq	sl, r9, [sl, #12]
 8005e14:	f8c0 2124 	str.w	r2, [r0, #292]	; 0x124
 8005e18:	785b      	ldrb	r3, [r3, #1]
 8005e1a:	bf18      	it	ne
 8005e1c:	f04f 0900 	movne.w	r9, #0
 8005e20:	2b6c      	cmp	r3, #108	; 0x6c
 8005e22:	f000 80a2 	beq.w	8005f6a <d_maybe_print_fold_expression+0x182>
 8005e26:	d863      	bhi.n	8005ef0 <d_maybe_print_fold_expression+0x108>
 8005e28:	2b4c      	cmp	r3, #76	; 0x4c
 8005e2a:	d001      	beq.n	8005e30 <d_maybe_print_fold_expression+0x48>
 8005e2c:	2b52      	cmp	r3, #82	; 0x52
 8005e2e:	d157      	bne.n	8005ee0 <d_maybe_print_fold_expression+0xf8>
 8005e30:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005e34:	29ff      	cmp	r1, #255	; 0xff
 8005e36:	f000 80eb 	beq.w	8006010 <d_maybe_print_fold_expression+0x228>
 8005e3a:	1c4b      	adds	r3, r1, #1
 8005e3c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005e40:	2328      	movs	r3, #40	; 0x28
 8005e42:	4652      	mov	r2, sl
 8005e44:	5463      	strb	r3, [r4, r1]
 8005e46:	4620      	mov	r0, r4
 8005e48:	2111      	movs	r1, #17
 8005e4a:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005e4e:	4d78      	ldr	r5, [pc, #480]	; (8006030 <d_maybe_print_fold_expression+0x248>)
 8005e50:	f7ff ff5c 	bl	8005d0c <d_print_subexpr>
 8005e54:	2111      	movs	r1, #17
 8005e56:	4642      	mov	r2, r8
 8005e58:	4620      	mov	r0, r4
 8005e5a:	f7ff fd75 	bl	8005948 <d_print_expr_op>
 8005e5e:	262e      	movs	r6, #46	; 0x2e
 8005e60:	f04f 0a00 	mov.w	sl, #0
 8005e64:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005e68:	f105 0b02 	add.w	fp, r5, #2
 8005e6c:	e00b      	b.n	8005e86 <d_maybe_print_fold_expression+0x9e>
 8005e6e:	460b      	mov	r3, r1
 8005e70:	45ab      	cmp	fp, r5
 8005e72:	f101 0101 	add.w	r1, r1, #1
 8005e76:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005e7a:	54e6      	strb	r6, [r4, r3]
 8005e7c:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8005e80:	d019      	beq.n	8005eb6 <d_maybe_print_fold_expression+0xce>
 8005e82:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005e86:	29ff      	cmp	r1, #255	; 0xff
 8005e88:	d1f1      	bne.n	8005e6e <d_maybe_print_fold_expression+0x86>
 8005e8a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005e8e:	4620      	mov	r0, r4
 8005e90:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005e94:	f884 a0ff 	strb.w	sl, [r4, #255]	; 0xff
 8005e98:	4798      	blx	r3
 8005e9a:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8005e9e:	2101      	movs	r1, #1
 8005ea0:	3301      	adds	r3, #1
 8005ea2:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	45ab      	cmp	fp, r5
 8005eaa:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005eae:	54e6      	strb	r6, [r4, r3]
 8005eb0:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8005eb4:	d1e5      	bne.n	8005e82 <d_maybe_print_fold_expression+0x9a>
 8005eb6:	4642      	mov	r2, r8
 8005eb8:	2111      	movs	r1, #17
 8005eba:	4620      	mov	r0, r4
 8005ebc:	f7ff fd44 	bl	8005948 <d_print_expr_op>
 8005ec0:	464a      	mov	r2, r9
 8005ec2:	2111      	movs	r1, #17
 8005ec4:	4620      	mov	r0, r4
 8005ec6:	f7ff ff21 	bl	8005d0c <d_print_subexpr>
 8005eca:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005ece:	29ff      	cmp	r1, #255	; 0xff
 8005ed0:	d07f      	beq.n	8005fd2 <d_maybe_print_fold_expression+0x1ea>
 8005ed2:	1c4a      	adds	r2, r1, #1
 8005ed4:	2329      	movs	r3, #41	; 0x29
 8005ed6:	f8c4 2100 	str.w	r2, [r4, #256]	; 0x100
 8005eda:	5463      	strb	r3, [r4, r1]
 8005edc:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005ee0:	2001      	movs	r0, #1
 8005ee2:	f8c4 7124 	str.w	r7, [r4, #292]	; 0x124
 8005ee6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eea:	2000      	movs	r0, #0
 8005eec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ef0:	2b72      	cmp	r3, #114	; 0x72
 8005ef2:	d1f5      	bne.n	8005ee0 <d_maybe_print_fold_expression+0xf8>
 8005ef4:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005ef8:	29ff      	cmp	r1, #255	; 0xff
 8005efa:	d07b      	beq.n	8005ff4 <d_maybe_print_fold_expression+0x20c>
 8005efc:	1c4b      	adds	r3, r1, #1
 8005efe:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8005f02:	2328      	movs	r3, #40	; 0x28
 8005f04:	4652      	mov	r2, sl
 8005f06:	5463      	strb	r3, [r4, r1]
 8005f08:	4620      	mov	r0, r4
 8005f0a:	2111      	movs	r1, #17
 8005f0c:	f884 3104 	strb.w	r3, [r4, #260]	; 0x104
 8005f10:	4d48      	ldr	r5, [pc, #288]	; (8006034 <d_maybe_print_fold_expression+0x24c>)
 8005f12:	f7ff fefb 	bl	8005d0c <d_print_subexpr>
 8005f16:	4642      	mov	r2, r8
 8005f18:	2111      	movs	r1, #17
 8005f1a:	4620      	mov	r0, r4
 8005f1c:	f7ff fd14 	bl	8005948 <d_print_expr_op>
 8005f20:	262e      	movs	r6, #46	; 0x2e
 8005f22:	f04f 0900 	mov.w	r9, #0
 8005f26:	f8d4 1100 	ldr.w	r1, [r4, #256]	; 0x100
 8005f2a:	f105 0803 	add.w	r8, r5, #3
 8005f2e:	e00a      	b.n	8005f46 <d_maybe_print_fold_expression+0x15e>
 8005f30:	460b      	mov	r3, r1
 8005f32:	3101      	adds	r1, #1
 8005f34:	4545      	cmp	r5, r8
 8005f36:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005f3a:	54e6      	strb	r6, [r4, r3]
 8005f3c:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8005f40:	d0ce      	beq.n	8005ee0 <d_maybe_print_fold_expression+0xf8>
 8005f42:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005f46:	29ff      	cmp	r1, #255	; 0xff
 8005f48:	d1f2      	bne.n	8005f30 <d_maybe_print_fold_expression+0x148>
 8005f4a:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005f4e:	4620      	mov	r0, r4
 8005f50:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005f54:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8005f58:	4798      	blx	r3
 8005f5a:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8005f5e:	2101      	movs	r1, #1
 8005f60:	3301      	adds	r3, #1
 8005f62:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8005f66:	2300      	movs	r3, #0
 8005f68:	e7e4      	b.n	8005f34 <d_maybe_print_fold_expression+0x14c>
 8005f6a:	4d33      	ldr	r5, [pc, #204]	; (8006038 <d_maybe_print_fold_expression+0x250>)
 8005f6c:	2628      	movs	r6, #40	; 0x28
 8005f6e:	f04f 0900 	mov.w	r9, #0
 8005f72:	f8d0 1100 	ldr.w	r1, [r0, #256]	; 0x100
 8005f76:	f105 0b03 	add.w	fp, r5, #3
 8005f7a:	e00b      	b.n	8005f94 <d_maybe_print_fold_expression+0x1ac>
 8005f7c:	460b      	mov	r3, r1
 8005f7e:	45ab      	cmp	fp, r5
 8005f80:	f101 0101 	add.w	r1, r1, #1
 8005f84:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005f88:	54e6      	strb	r6, [r4, r3]
 8005f8a:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8005f8e:	d019      	beq.n	8005fc4 <d_maybe_print_fold_expression+0x1dc>
 8005f90:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8005f94:	29ff      	cmp	r1, #255	; 0xff
 8005f96:	d1f1      	bne.n	8005f7c <d_maybe_print_fold_expression+0x194>
 8005f98:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005f9c:	4620      	mov	r0, r4
 8005f9e:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005fa2:	f884 90ff 	strb.w	r9, [r4, #255]	; 0xff
 8005fa6:	4798      	blx	r3
 8005fa8:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8005fac:	2101      	movs	r1, #1
 8005fae:	3301      	adds	r3, #1
 8005fb0:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	45ab      	cmp	fp, r5
 8005fb8:	f8c4 1100 	str.w	r1, [r4, #256]	; 0x100
 8005fbc:	54e6      	strb	r6, [r4, r3]
 8005fbe:	f884 6104 	strb.w	r6, [r4, #260]	; 0x104
 8005fc2:	d1e5      	bne.n	8005f90 <d_maybe_print_fold_expression+0x1a8>
 8005fc4:	4642      	mov	r2, r8
 8005fc6:	2111      	movs	r1, #17
 8005fc8:	4620      	mov	r0, r4
 8005fca:	f7ff fcbd 	bl	8005948 <d_print_expr_op>
 8005fce:	4652      	mov	r2, sl
 8005fd0:	e777      	b.n	8005ec2 <d_maybe_print_fold_expression+0xda>
 8005fd2:	2500      	movs	r5, #0
 8005fd4:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
 8005fd8:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
 8005fdc:	4620      	mov	r0, r4
 8005fde:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 8005fe2:	4798      	blx	r3
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	f8d4 3128 	ldr.w	r3, [r4, #296]	; 0x128
 8005fea:	4629      	mov	r1, r5
 8005fec:	4413      	add	r3, r2
 8005fee:	f8c4 3128 	str.w	r3, [r4, #296]	; 0x128
 8005ff2:	e76f      	b.n	8005ed4 <d_maybe_print_fold_expression+0xec>
 8005ff4:	2500      	movs	r5, #0
 8005ff6:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	; 0x108
 8005ffa:	f880 50ff 	strb.w	r5, [r0, #255]	; 0xff
 8005ffe:	4798      	blx	r3
 8006000:	2301      	movs	r3, #1
 8006002:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 8006006:	4629      	mov	r1, r5
 8006008:	441a      	add	r2, r3
 800600a:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 800600e:	e776      	b.n	8005efe <d_maybe_print_fold_expression+0x116>
 8006010:	2500      	movs	r5, #0
 8006012:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	; 0x108
 8006016:	4620      	mov	r0, r4
 8006018:	f884 50ff 	strb.w	r5, [r4, #255]	; 0xff
 800601c:	4798      	blx	r3
 800601e:	2301      	movs	r3, #1
 8006020:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 8006024:	4629      	mov	r1, r5
 8006026:	441a      	add	r2, r3
 8006028:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
 800602c:	e706      	b.n	8005e3c <d_maybe_print_fold_expression+0x54>
 800602e:	bf00      	nop
 8006030:	0800ddb0 	.word	0x0800ddb0
 8006034:	0800deac 	.word	0x0800deac
 8006038:	0800dea4 	.word	0x0800dea4

0800603c <__cxa_demangle>:
 800603c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006040:	461e      	mov	r6, r3
 8006042:	b084      	sub	sp, #16
 8006044:	2800      	cmp	r0, #0
 8006046:	d040      	beq.n	80060ca <__cxa_demangle+0x8e>
 8006048:	460c      	mov	r4, r1
 800604a:	4615      	mov	r5, r2
 800604c:	b109      	cbz	r1, 8006052 <__cxa_demangle+0x16>
 800604e:	2a00      	cmp	r2, #0
 8006050:	d03b      	beq.n	80060ca <__cxa_demangle+0x8e>
 8006052:	2300      	movs	r3, #0
 8006054:	466a      	mov	r2, sp
 8006056:	4929      	ldr	r1, [pc, #164]	; (80060fc <__cxa_demangle+0xc0>)
 8006058:	e9cd 3300 	strd	r3, r3, [sp]
 800605c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006060:	f7ff fcae 	bl	80059c0 <d_demangle_callback.constprop.0>
 8006064:	2800      	cmp	r0, #0
 8006066:	d039      	beq.n	80060dc <__cxa_demangle+0xa0>
 8006068:	9b03      	ldr	r3, [sp, #12]
 800606a:	9f00      	ldr	r7, [sp, #0]
 800606c:	b9d3      	cbnz	r3, 80060a4 <__cxa_demangle+0x68>
 800606e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006072:	2f00      	cmp	r7, #0
 8006074:	d038      	beq.n	80060e8 <__cxa_demangle+0xac>
 8006076:	b32c      	cbz	r4, 80060c4 <__cxa_demangle+0x88>
 8006078:	4638      	mov	r0, r7
 800607a:	f000 f85d 	bl	8006138 <strlen>
 800607e:	682b      	ldr	r3, [r5, #0]
 8006080:	4298      	cmp	r0, r3
 8006082:	d219      	bcs.n	80060b8 <__cxa_demangle+0x7c>
 8006084:	4639      	mov	r1, r7
 8006086:	1c42      	adds	r2, r0, #1
 8006088:	4620      	mov	r0, r4
 800608a:	f006 f871 	bl	800c170 <memcpy>
 800608e:	4638      	mov	r0, r7
 8006090:	f005 fe1a 	bl	800bcc8 <free>
 8006094:	4627      	mov	r7, r4
 8006096:	b10e      	cbz	r6, 800609c <__cxa_demangle+0x60>
 8006098:	2300      	movs	r3, #0
 800609a:	6033      	str	r3, [r6, #0]
 800609c:	4638      	mov	r0, r7
 800609e:	b004      	add	sp, #16
 80060a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060a4:	f04f 0801 	mov.w	r8, #1
 80060a8:	2f00      	cmp	r7, #0
 80060aa:	d1e4      	bne.n	8006076 <__cxa_demangle+0x3a>
 80060ac:	b1d6      	cbz	r6, 80060e4 <__cxa_demangle+0xa8>
 80060ae:	f04f 33ff 	mov.w	r3, #4294967295
 80060b2:	2700      	movs	r7, #0
 80060b4:	6033      	str	r3, [r6, #0]
 80060b6:	e7f1      	b.n	800609c <__cxa_demangle+0x60>
 80060b8:	4620      	mov	r0, r4
 80060ba:	f005 fe05 	bl	800bcc8 <free>
 80060be:	f8c5 8000 	str.w	r8, [r5]
 80060c2:	e7e8      	b.n	8006096 <__cxa_demangle+0x5a>
 80060c4:	2d00      	cmp	r5, #0
 80060c6:	d1fa      	bne.n	80060be <__cxa_demangle+0x82>
 80060c8:	e7e5      	b.n	8006096 <__cxa_demangle+0x5a>
 80060ca:	b15e      	cbz	r6, 80060e4 <__cxa_demangle+0xa8>
 80060cc:	2700      	movs	r7, #0
 80060ce:	f06f 0302 	mvn.w	r3, #2
 80060d2:	4638      	mov	r0, r7
 80060d4:	6033      	str	r3, [r6, #0]
 80060d6:	b004      	add	sp, #16
 80060d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060dc:	9800      	ldr	r0, [sp, #0]
 80060de:	f005 fdf3 	bl	800bcc8 <free>
 80060e2:	b936      	cbnz	r6, 80060f2 <__cxa_demangle+0xb6>
 80060e4:	2700      	movs	r7, #0
 80060e6:	e7d9      	b.n	800609c <__cxa_demangle+0x60>
 80060e8:	2e00      	cmp	r6, #0
 80060ea:	d0fb      	beq.n	80060e4 <__cxa_demangle+0xa8>
 80060ec:	f1b8 0f01 	cmp.w	r8, #1
 80060f0:	d0dd      	beq.n	80060ae <__cxa_demangle+0x72>
 80060f2:	f06f 0301 	mvn.w	r3, #1
 80060f6:	2700      	movs	r7, #0
 80060f8:	6033      	str	r3, [r6, #0]
 80060fa:	e7cf      	b.n	800609c <__cxa_demangle+0x60>
 80060fc:	0800041d 	.word	0x0800041d

08006100 <__gcclibcxx_demangle_callback>:
 8006100:	b160      	cbz	r0, 800611c <__gcclibcxx_demangle_callback+0x1c>
 8006102:	b508      	push	{r3, lr}
 8006104:	b139      	cbz	r1, 8006116 <__gcclibcxx_demangle_callback+0x16>
 8006106:	f7ff fc5b 	bl	80059c0 <d_demangle_callback.constprop.0>
 800610a:	2800      	cmp	r0, #0
 800610c:	bf14      	ite	ne
 800610e:	2000      	movne	r0, #0
 8006110:	f06f 0001 	mvneq.w	r0, #1
 8006114:	bd08      	pop	{r3, pc}
 8006116:	f06f 0002 	mvn.w	r0, #2
 800611a:	bd08      	pop	{r3, pc}
 800611c:	f06f 0002 	mvn.w	r0, #2
 8006120:	4770      	bx	lr
 8006122:	bf00      	nop

08006124 <strcmp>:
 8006124:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006128:	f811 3b01 	ldrb.w	r3, [r1], #1
 800612c:	2a01      	cmp	r2, #1
 800612e:	bf28      	it	cs
 8006130:	429a      	cmpcs	r2, r3
 8006132:	d0f7      	beq.n	8006124 <strcmp>
 8006134:	1ad0      	subs	r0, r2, r3
 8006136:	4770      	bx	lr

08006138 <strlen>:
 8006138:	4603      	mov	r3, r0
 800613a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800613e:	2a00      	cmp	r2, #0
 8006140:	d1fb      	bne.n	800613a <strlen+0x2>
 8006142:	1a18      	subs	r0, r3, r0
 8006144:	3801      	subs	r0, #1
 8006146:	4770      	bx	lr

08006148 <__aeabi_d2f>:
 8006148:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800614c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8006150:	bf24      	itt	cs
 8006152:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8006156:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800615a:	d90d      	bls.n	8006178 <__aeabi_d2f+0x30>
 800615c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8006160:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8006164:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8006168:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800616c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8006170:	bf08      	it	eq
 8006172:	f020 0001 	biceq.w	r0, r0, #1
 8006176:	4770      	bx	lr
 8006178:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800617c:	d121      	bne.n	80061c2 <__aeabi_d2f+0x7a>
 800617e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8006182:	bfbc      	itt	lt
 8006184:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8006188:	4770      	bxlt	lr
 800618a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800618e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8006192:	f1c2 0218 	rsb	r2, r2, #24
 8006196:	f1c2 0c20 	rsb	ip, r2, #32
 800619a:	fa10 f30c 	lsls.w	r3, r0, ip
 800619e:	fa20 f002 	lsr.w	r0, r0, r2
 80061a2:	bf18      	it	ne
 80061a4:	f040 0001 	orrne.w	r0, r0, #1
 80061a8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80061ac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80061b0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80061b4:	ea40 000c 	orr.w	r0, r0, ip
 80061b8:	fa23 f302 	lsr.w	r3, r3, r2
 80061bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80061c0:	e7cc      	b.n	800615c <__aeabi_d2f+0x14>
 80061c2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80061c6:	d107      	bne.n	80061d8 <__aeabi_d2f+0x90>
 80061c8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80061cc:	bf1e      	ittt	ne
 80061ce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80061d2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80061d6:	4770      	bxne	lr
 80061d8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80061dc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80061e0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop

080061e8 <__aeabi_frsub>:
 80061e8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80061ec:	e002      	b.n	80061f4 <__addsf3>
 80061ee:	bf00      	nop

080061f0 <__aeabi_fsub>:
 80061f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080061f4 <__addsf3>:
 80061f4:	0042      	lsls	r2, r0, #1
 80061f6:	bf1f      	itttt	ne
 80061f8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80061fc:	ea92 0f03 	teqne	r2, r3
 8006200:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8006204:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8006208:	d06a      	beq.n	80062e0 <__addsf3+0xec>
 800620a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800620e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8006212:	bfc1      	itttt	gt
 8006214:	18d2      	addgt	r2, r2, r3
 8006216:	4041      	eorgt	r1, r0
 8006218:	4048      	eorgt	r0, r1
 800621a:	4041      	eorgt	r1, r0
 800621c:	bfb8      	it	lt
 800621e:	425b      	neglt	r3, r3
 8006220:	2b19      	cmp	r3, #25
 8006222:	bf88      	it	hi
 8006224:	4770      	bxhi	lr
 8006226:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800622a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800622e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8006232:	bf18      	it	ne
 8006234:	4240      	negne	r0, r0
 8006236:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800623a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800623e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8006242:	bf18      	it	ne
 8006244:	4249      	negne	r1, r1
 8006246:	ea92 0f03 	teq	r2, r3
 800624a:	d03f      	beq.n	80062cc <__addsf3+0xd8>
 800624c:	f1a2 0201 	sub.w	r2, r2, #1
 8006250:	fa41 fc03 	asr.w	ip, r1, r3
 8006254:	eb10 000c 	adds.w	r0, r0, ip
 8006258:	f1c3 0320 	rsb	r3, r3, #32
 800625c:	fa01 f103 	lsl.w	r1, r1, r3
 8006260:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8006264:	d502      	bpl.n	800626c <__addsf3+0x78>
 8006266:	4249      	negs	r1, r1
 8006268:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800626c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8006270:	d313      	bcc.n	800629a <__addsf3+0xa6>
 8006272:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8006276:	d306      	bcc.n	8006286 <__addsf3+0x92>
 8006278:	0840      	lsrs	r0, r0, #1
 800627a:	ea4f 0131 	mov.w	r1, r1, rrx
 800627e:	f102 0201 	add.w	r2, r2, #1
 8006282:	2afe      	cmp	r2, #254	; 0xfe
 8006284:	d251      	bcs.n	800632a <__addsf3+0x136>
 8006286:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800628a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800628e:	bf08      	it	eq
 8006290:	f020 0001 	biceq.w	r0, r0, #1
 8006294:	ea40 0003 	orr.w	r0, r0, r3
 8006298:	4770      	bx	lr
 800629a:	0049      	lsls	r1, r1, #1
 800629c:	eb40 0000 	adc.w	r0, r0, r0
 80062a0:	3a01      	subs	r2, #1
 80062a2:	bf28      	it	cs
 80062a4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80062a8:	d2ed      	bcs.n	8006286 <__addsf3+0x92>
 80062aa:	fab0 fc80 	clz	ip, r0
 80062ae:	f1ac 0c08 	sub.w	ip, ip, #8
 80062b2:	ebb2 020c 	subs.w	r2, r2, ip
 80062b6:	fa00 f00c 	lsl.w	r0, r0, ip
 80062ba:	bfaa      	itet	ge
 80062bc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80062c0:	4252      	neglt	r2, r2
 80062c2:	4318      	orrge	r0, r3
 80062c4:	bfbc      	itt	lt
 80062c6:	40d0      	lsrlt	r0, r2
 80062c8:	4318      	orrlt	r0, r3
 80062ca:	4770      	bx	lr
 80062cc:	f092 0f00 	teq	r2, #0
 80062d0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80062d4:	bf06      	itte	eq
 80062d6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80062da:	3201      	addeq	r2, #1
 80062dc:	3b01      	subne	r3, #1
 80062de:	e7b5      	b.n	800624c <__addsf3+0x58>
 80062e0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80062e4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80062e8:	bf18      	it	ne
 80062ea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80062ee:	d021      	beq.n	8006334 <__addsf3+0x140>
 80062f0:	ea92 0f03 	teq	r2, r3
 80062f4:	d004      	beq.n	8006300 <__addsf3+0x10c>
 80062f6:	f092 0f00 	teq	r2, #0
 80062fa:	bf08      	it	eq
 80062fc:	4608      	moveq	r0, r1
 80062fe:	4770      	bx	lr
 8006300:	ea90 0f01 	teq	r0, r1
 8006304:	bf1c      	itt	ne
 8006306:	2000      	movne	r0, #0
 8006308:	4770      	bxne	lr
 800630a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800630e:	d104      	bne.n	800631a <__addsf3+0x126>
 8006310:	0040      	lsls	r0, r0, #1
 8006312:	bf28      	it	cs
 8006314:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8006318:	4770      	bx	lr
 800631a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800631e:	bf3c      	itt	cc
 8006320:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8006324:	4770      	bxcc	lr
 8006326:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800632a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800632e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8006332:	4770      	bx	lr
 8006334:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8006338:	bf16      	itet	ne
 800633a:	4608      	movne	r0, r1
 800633c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8006340:	4601      	movne	r1, r0
 8006342:	0242      	lsls	r2, r0, #9
 8006344:	bf06      	itte	eq
 8006346:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800634a:	ea90 0f01 	teqeq	r0, r1
 800634e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8006352:	4770      	bx	lr

08006354 <__aeabi_ui2f>:
 8006354:	f04f 0300 	mov.w	r3, #0
 8006358:	e004      	b.n	8006364 <__aeabi_i2f+0x8>
 800635a:	bf00      	nop

0800635c <__aeabi_i2f>:
 800635c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8006360:	bf48      	it	mi
 8006362:	4240      	negmi	r0, r0
 8006364:	ea5f 0c00 	movs.w	ip, r0
 8006368:	bf08      	it	eq
 800636a:	4770      	bxeq	lr
 800636c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8006370:	4601      	mov	r1, r0
 8006372:	f04f 0000 	mov.w	r0, #0
 8006376:	e01c      	b.n	80063b2 <__aeabi_l2f+0x2a>

08006378 <__aeabi_ul2f>:
 8006378:	ea50 0201 	orrs.w	r2, r0, r1
 800637c:	bf08      	it	eq
 800637e:	4770      	bxeq	lr
 8006380:	f04f 0300 	mov.w	r3, #0
 8006384:	e00a      	b.n	800639c <__aeabi_l2f+0x14>
 8006386:	bf00      	nop

08006388 <__aeabi_l2f>:
 8006388:	ea50 0201 	orrs.w	r2, r0, r1
 800638c:	bf08      	it	eq
 800638e:	4770      	bxeq	lr
 8006390:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8006394:	d502      	bpl.n	800639c <__aeabi_l2f+0x14>
 8006396:	4240      	negs	r0, r0
 8006398:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800639c:	ea5f 0c01 	movs.w	ip, r1
 80063a0:	bf02      	ittt	eq
 80063a2:	4684      	moveq	ip, r0
 80063a4:	4601      	moveq	r1, r0
 80063a6:	2000      	moveq	r0, #0
 80063a8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80063ac:	bf08      	it	eq
 80063ae:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80063b2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80063b6:	fabc f28c 	clz	r2, ip
 80063ba:	3a08      	subs	r2, #8
 80063bc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80063c0:	db10      	blt.n	80063e4 <__aeabi_l2f+0x5c>
 80063c2:	fa01 fc02 	lsl.w	ip, r1, r2
 80063c6:	4463      	add	r3, ip
 80063c8:	fa00 fc02 	lsl.w	ip, r0, r2
 80063cc:	f1c2 0220 	rsb	r2, r2, #32
 80063d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80063d4:	fa20 f202 	lsr.w	r2, r0, r2
 80063d8:	eb43 0002 	adc.w	r0, r3, r2
 80063dc:	bf08      	it	eq
 80063de:	f020 0001 	biceq.w	r0, r0, #1
 80063e2:	4770      	bx	lr
 80063e4:	f102 0220 	add.w	r2, r2, #32
 80063e8:	fa01 fc02 	lsl.w	ip, r1, r2
 80063ec:	f1c2 0220 	rsb	r2, r2, #32
 80063f0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80063f4:	fa21 f202 	lsr.w	r2, r1, r2
 80063f8:	eb43 0002 	adc.w	r0, r3, r2
 80063fc:	bf08      	it	eq
 80063fe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8006402:	4770      	bx	lr

08006404 <__aeabi_fmul>:
 8006404:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8006408:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800640c:	bf1e      	ittt	ne
 800640e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8006412:	ea92 0f0c 	teqne	r2, ip
 8006416:	ea93 0f0c 	teqne	r3, ip
 800641a:	d06f      	beq.n	80064fc <__aeabi_fmul+0xf8>
 800641c:	441a      	add	r2, r3
 800641e:	ea80 0c01 	eor.w	ip, r0, r1
 8006422:	0240      	lsls	r0, r0, #9
 8006424:	bf18      	it	ne
 8006426:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800642a:	d01e      	beq.n	800646a <__aeabi_fmul+0x66>
 800642c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006430:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8006434:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8006438:	fba0 3101 	umull	r3, r1, r0, r1
 800643c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8006440:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8006444:	bf3e      	ittt	cc
 8006446:	0049      	lslcc	r1, r1, #1
 8006448:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800644c:	005b      	lslcc	r3, r3, #1
 800644e:	ea40 0001 	orr.w	r0, r0, r1
 8006452:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8006456:	2afd      	cmp	r2, #253	; 0xfd
 8006458:	d81d      	bhi.n	8006496 <__aeabi_fmul+0x92>
 800645a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800645e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8006462:	bf08      	it	eq
 8006464:	f020 0001 	biceq.w	r0, r0, #1
 8006468:	4770      	bx	lr
 800646a:	f090 0f00 	teq	r0, #0
 800646e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8006472:	bf08      	it	eq
 8006474:	0249      	lsleq	r1, r1, #9
 8006476:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800647a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800647e:	3a7f      	subs	r2, #127	; 0x7f
 8006480:	bfc2      	ittt	gt
 8006482:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8006486:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800648a:	4770      	bxgt	lr
 800648c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8006490:	f04f 0300 	mov.w	r3, #0
 8006494:	3a01      	subs	r2, #1
 8006496:	dc5d      	bgt.n	8006554 <__aeabi_fmul+0x150>
 8006498:	f112 0f19 	cmn.w	r2, #25
 800649c:	bfdc      	itt	le
 800649e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80064a2:	4770      	bxle	lr
 80064a4:	f1c2 0200 	rsb	r2, r2, #0
 80064a8:	0041      	lsls	r1, r0, #1
 80064aa:	fa21 f102 	lsr.w	r1, r1, r2
 80064ae:	f1c2 0220 	rsb	r2, r2, #32
 80064b2:	fa00 fc02 	lsl.w	ip, r0, r2
 80064b6:	ea5f 0031 	movs.w	r0, r1, rrx
 80064ba:	f140 0000 	adc.w	r0, r0, #0
 80064be:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80064c2:	bf08      	it	eq
 80064c4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80064c8:	4770      	bx	lr
 80064ca:	f092 0f00 	teq	r2, #0
 80064ce:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80064d2:	bf02      	ittt	eq
 80064d4:	0040      	lsleq	r0, r0, #1
 80064d6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80064da:	3a01      	subeq	r2, #1
 80064dc:	d0f9      	beq.n	80064d2 <__aeabi_fmul+0xce>
 80064de:	ea40 000c 	orr.w	r0, r0, ip
 80064e2:	f093 0f00 	teq	r3, #0
 80064e6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80064ea:	bf02      	ittt	eq
 80064ec:	0049      	lsleq	r1, r1, #1
 80064ee:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80064f2:	3b01      	subeq	r3, #1
 80064f4:	d0f9      	beq.n	80064ea <__aeabi_fmul+0xe6>
 80064f6:	ea41 010c 	orr.w	r1, r1, ip
 80064fa:	e78f      	b.n	800641c <__aeabi_fmul+0x18>
 80064fc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8006500:	ea92 0f0c 	teq	r2, ip
 8006504:	bf18      	it	ne
 8006506:	ea93 0f0c 	teqne	r3, ip
 800650a:	d00a      	beq.n	8006522 <__aeabi_fmul+0x11e>
 800650c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8006510:	bf18      	it	ne
 8006512:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8006516:	d1d8      	bne.n	80064ca <__aeabi_fmul+0xc6>
 8006518:	ea80 0001 	eor.w	r0, r0, r1
 800651c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8006520:	4770      	bx	lr
 8006522:	f090 0f00 	teq	r0, #0
 8006526:	bf17      	itett	ne
 8006528:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800652c:	4608      	moveq	r0, r1
 800652e:	f091 0f00 	teqne	r1, #0
 8006532:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8006536:	d014      	beq.n	8006562 <__aeabi_fmul+0x15e>
 8006538:	ea92 0f0c 	teq	r2, ip
 800653c:	d101      	bne.n	8006542 <__aeabi_fmul+0x13e>
 800653e:	0242      	lsls	r2, r0, #9
 8006540:	d10f      	bne.n	8006562 <__aeabi_fmul+0x15e>
 8006542:	ea93 0f0c 	teq	r3, ip
 8006546:	d103      	bne.n	8006550 <__aeabi_fmul+0x14c>
 8006548:	024b      	lsls	r3, r1, #9
 800654a:	bf18      	it	ne
 800654c:	4608      	movne	r0, r1
 800654e:	d108      	bne.n	8006562 <__aeabi_fmul+0x15e>
 8006550:	ea80 0001 	eor.w	r0, r0, r1
 8006554:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8006558:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800655c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8006560:	4770      	bx	lr
 8006562:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8006566:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800656a:	4770      	bx	lr

0800656c <__aeabi_fdiv>:
 800656c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8006570:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8006574:	bf1e      	ittt	ne
 8006576:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800657a:	ea92 0f0c 	teqne	r2, ip
 800657e:	ea93 0f0c 	teqne	r3, ip
 8006582:	d069      	beq.n	8006658 <__aeabi_fdiv+0xec>
 8006584:	eba2 0203 	sub.w	r2, r2, r3
 8006588:	ea80 0c01 	eor.w	ip, r0, r1
 800658c:	0249      	lsls	r1, r1, #9
 800658e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8006592:	d037      	beq.n	8006604 <__aeabi_fdiv+0x98>
 8006594:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006598:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 800659c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80065a0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80065a4:	428b      	cmp	r3, r1
 80065a6:	bf38      	it	cc
 80065a8:	005b      	lslcc	r3, r3, #1
 80065aa:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80065ae:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80065b2:	428b      	cmp	r3, r1
 80065b4:	bf24      	itt	cs
 80065b6:	1a5b      	subcs	r3, r3, r1
 80065b8:	ea40 000c 	orrcs.w	r0, r0, ip
 80065bc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80065c0:	bf24      	itt	cs
 80065c2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80065c6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80065ca:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80065ce:	bf24      	itt	cs
 80065d0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 80065d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80065d8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 80065dc:	bf24      	itt	cs
 80065de:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 80065e2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80065e6:	011b      	lsls	r3, r3, #4
 80065e8:	bf18      	it	ne
 80065ea:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 80065ee:	d1e0      	bne.n	80065b2 <__aeabi_fdiv+0x46>
 80065f0:	2afd      	cmp	r2, #253	; 0xfd
 80065f2:	f63f af50 	bhi.w	8006496 <__aeabi_fmul+0x92>
 80065f6:	428b      	cmp	r3, r1
 80065f8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80065fc:	bf08      	it	eq
 80065fe:	f020 0001 	biceq.w	r0, r0, #1
 8006602:	4770      	bx	lr
 8006604:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8006608:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800660c:	327f      	adds	r2, #127	; 0x7f
 800660e:	bfc2      	ittt	gt
 8006610:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8006614:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8006618:	4770      	bxgt	lr
 800661a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800661e:	f04f 0300 	mov.w	r3, #0
 8006622:	3a01      	subs	r2, #1
 8006624:	e737      	b.n	8006496 <__aeabi_fmul+0x92>
 8006626:	f092 0f00 	teq	r2, #0
 800662a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800662e:	bf02      	ittt	eq
 8006630:	0040      	lsleq	r0, r0, #1
 8006632:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8006636:	3a01      	subeq	r2, #1
 8006638:	d0f9      	beq.n	800662e <__aeabi_fdiv+0xc2>
 800663a:	ea40 000c 	orr.w	r0, r0, ip
 800663e:	f093 0f00 	teq	r3, #0
 8006642:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8006646:	bf02      	ittt	eq
 8006648:	0049      	lsleq	r1, r1, #1
 800664a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800664e:	3b01      	subeq	r3, #1
 8006650:	d0f9      	beq.n	8006646 <__aeabi_fdiv+0xda>
 8006652:	ea41 010c 	orr.w	r1, r1, ip
 8006656:	e795      	b.n	8006584 <__aeabi_fdiv+0x18>
 8006658:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800665c:	ea92 0f0c 	teq	r2, ip
 8006660:	d108      	bne.n	8006674 <__aeabi_fdiv+0x108>
 8006662:	0242      	lsls	r2, r0, #9
 8006664:	f47f af7d 	bne.w	8006562 <__aeabi_fmul+0x15e>
 8006668:	ea93 0f0c 	teq	r3, ip
 800666c:	f47f af70 	bne.w	8006550 <__aeabi_fmul+0x14c>
 8006670:	4608      	mov	r0, r1
 8006672:	e776      	b.n	8006562 <__aeabi_fmul+0x15e>
 8006674:	ea93 0f0c 	teq	r3, ip
 8006678:	d104      	bne.n	8006684 <__aeabi_fdiv+0x118>
 800667a:	024b      	lsls	r3, r1, #9
 800667c:	f43f af4c 	beq.w	8006518 <__aeabi_fmul+0x114>
 8006680:	4608      	mov	r0, r1
 8006682:	e76e      	b.n	8006562 <__aeabi_fmul+0x15e>
 8006684:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8006688:	bf18      	it	ne
 800668a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800668e:	d1ca      	bne.n	8006626 <__aeabi_fdiv+0xba>
 8006690:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8006694:	f47f af5c 	bne.w	8006550 <__aeabi_fmul+0x14c>
 8006698:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800669c:	f47f af3c 	bne.w	8006518 <__aeabi_fmul+0x114>
 80066a0:	e75f      	b.n	8006562 <__aeabi_fmul+0x15e>
 80066a2:	bf00      	nop

080066a4 <__gesf2>:
 80066a4:	f04f 3cff 	mov.w	ip, #4294967295
 80066a8:	e006      	b.n	80066b8 <__cmpsf2+0x4>
 80066aa:	bf00      	nop

080066ac <__lesf2>:
 80066ac:	f04f 0c01 	mov.w	ip, #1
 80066b0:	e002      	b.n	80066b8 <__cmpsf2+0x4>
 80066b2:	bf00      	nop

080066b4 <__cmpsf2>:
 80066b4:	f04f 0c01 	mov.w	ip, #1
 80066b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80066bc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80066c0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80066c4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80066c8:	bf18      	it	ne
 80066ca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80066ce:	d011      	beq.n	80066f4 <__cmpsf2+0x40>
 80066d0:	b001      	add	sp, #4
 80066d2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80066d6:	bf18      	it	ne
 80066d8:	ea90 0f01 	teqne	r0, r1
 80066dc:	bf58      	it	pl
 80066de:	ebb2 0003 	subspl.w	r0, r2, r3
 80066e2:	bf88      	it	hi
 80066e4:	17c8      	asrhi	r0, r1, #31
 80066e6:	bf38      	it	cc
 80066e8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80066ec:	bf18      	it	ne
 80066ee:	f040 0001 	orrne.w	r0, r0, #1
 80066f2:	4770      	bx	lr
 80066f4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80066f8:	d102      	bne.n	8006700 <__cmpsf2+0x4c>
 80066fa:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80066fe:	d105      	bne.n	800670c <__cmpsf2+0x58>
 8006700:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8006704:	d1e4      	bne.n	80066d0 <__cmpsf2+0x1c>
 8006706:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800670a:	d0e1      	beq.n	80066d0 <__cmpsf2+0x1c>
 800670c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8006710:	4770      	bx	lr
 8006712:	bf00      	nop

08006714 <__aeabi_cfrcmple>:
 8006714:	4684      	mov	ip, r0
 8006716:	4608      	mov	r0, r1
 8006718:	4661      	mov	r1, ip
 800671a:	e7ff      	b.n	800671c <__aeabi_cfcmpeq>

0800671c <__aeabi_cfcmpeq>:
 800671c:	b50f      	push	{r0, r1, r2, r3, lr}
 800671e:	f7ff ffc9 	bl	80066b4 <__cmpsf2>
 8006722:	2800      	cmp	r0, #0
 8006724:	bf48      	it	mi
 8006726:	f110 0f00 	cmnmi.w	r0, #0
 800672a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800672c <__aeabi_fcmpeq>:
 800672c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006730:	f7ff fff4 	bl	800671c <__aeabi_cfcmpeq>
 8006734:	bf0c      	ite	eq
 8006736:	2001      	moveq	r0, #1
 8006738:	2000      	movne	r0, #0
 800673a:	f85d fb08 	ldr.w	pc, [sp], #8
 800673e:	bf00      	nop

08006740 <__aeabi_fcmplt>:
 8006740:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006744:	f7ff ffea 	bl	800671c <__aeabi_cfcmpeq>
 8006748:	bf34      	ite	cc
 800674a:	2001      	movcc	r0, #1
 800674c:	2000      	movcs	r0, #0
 800674e:	f85d fb08 	ldr.w	pc, [sp], #8
 8006752:	bf00      	nop

08006754 <__aeabi_fcmple>:
 8006754:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006758:	f7ff ffe0 	bl	800671c <__aeabi_cfcmpeq>
 800675c:	bf94      	ite	ls
 800675e:	2001      	movls	r0, #1
 8006760:	2000      	movhi	r0, #0
 8006762:	f85d fb08 	ldr.w	pc, [sp], #8
 8006766:	bf00      	nop

08006768 <__aeabi_fcmpge>:
 8006768:	f84d ed08 	str.w	lr, [sp, #-8]!
 800676c:	f7ff ffd2 	bl	8006714 <__aeabi_cfrcmple>
 8006770:	bf94      	ite	ls
 8006772:	2001      	movls	r0, #1
 8006774:	2000      	movhi	r0, #0
 8006776:	f85d fb08 	ldr.w	pc, [sp], #8
 800677a:	bf00      	nop

0800677c <__aeabi_fcmpgt>:
 800677c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006780:	f7ff ffc8 	bl	8006714 <__aeabi_cfrcmple>
 8006784:	bf34      	ite	cc
 8006786:	2001      	movcc	r0, #1
 8006788:	2000      	movcs	r0, #0
 800678a:	f85d fb08 	ldr.w	pc, [sp], #8
 800678e:	bf00      	nop

08006790 <__aeabi_f2iz>:
 8006790:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8006794:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8006798:	d30f      	bcc.n	80067ba <__aeabi_f2iz+0x2a>
 800679a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800679e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80067a2:	d90d      	bls.n	80067c0 <__aeabi_f2iz+0x30>
 80067a4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80067a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80067ac:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80067b0:	fa23 f002 	lsr.w	r0, r3, r2
 80067b4:	bf18      	it	ne
 80067b6:	4240      	negne	r0, r0
 80067b8:	4770      	bx	lr
 80067ba:	f04f 0000 	mov.w	r0, #0
 80067be:	4770      	bx	lr
 80067c0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80067c4:	d101      	bne.n	80067ca <__aeabi_f2iz+0x3a>
 80067c6:	0242      	lsls	r2, r0, #9
 80067c8:	d105      	bne.n	80067d6 <__aeabi_f2iz+0x46>
 80067ca:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80067ce:	bf08      	it	eq
 80067d0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80067d4:	4770      	bx	lr
 80067d6:	f04f 0000 	mov.w	r0, #0
 80067da:	4770      	bx	lr

080067dc <selfrel_offset31>:
 80067dc:	6803      	ldr	r3, [r0, #0]
 80067de:	005a      	lsls	r2, r3, #1
 80067e0:	bf4c      	ite	mi
 80067e2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80067e6:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 80067ea:	4418      	add	r0, r3
 80067ec:	4770      	bx	lr
 80067ee:	bf00      	nop

080067f0 <search_EIT_table>:
 80067f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067f4:	b339      	cbz	r1, 8006846 <search_EIT_table+0x56>
 80067f6:	1e4f      	subs	r7, r1, #1
 80067f8:	4604      	mov	r4, r0
 80067fa:	4615      	mov	r5, r2
 80067fc:	463e      	mov	r6, r7
 80067fe:	f04f 0800 	mov.w	r8, #0
 8006802:	eb08 0106 	add.w	r1, r8, r6
 8006806:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 800680a:	1049      	asrs	r1, r1, #1
 800680c:	eb04 09c1 	add.w	r9, r4, r1, lsl #3
 8006810:	4648      	mov	r0, r9
 8006812:	f7ff ffe3 	bl	80067dc <selfrel_offset31>
 8006816:	4603      	mov	r3, r0
 8006818:	00c8      	lsls	r0, r1, #3
 800681a:	3008      	adds	r0, #8
 800681c:	428f      	cmp	r7, r1
 800681e:	4420      	add	r0, r4
 8006820:	d00b      	beq.n	800683a <search_EIT_table+0x4a>
 8006822:	42ab      	cmp	r3, r5
 8006824:	d80b      	bhi.n	800683e <search_EIT_table+0x4e>
 8006826:	f7ff ffd9 	bl	80067dc <selfrel_offset31>
 800682a:	3801      	subs	r0, #1
 800682c:	42a8      	cmp	r0, r5
 800682e:	f101 0801 	add.w	r8, r1, #1
 8006832:	d3e6      	bcc.n	8006802 <search_EIT_table+0x12>
 8006834:	4648      	mov	r0, r9
 8006836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800683a:	42ab      	cmp	r3, r5
 800683c:	d9fa      	bls.n	8006834 <search_EIT_table+0x44>
 800683e:	4588      	cmp	r8, r1
 8006840:	d001      	beq.n	8006846 <search_EIT_table+0x56>
 8006842:	1e4e      	subs	r6, r1, #1
 8006844:	e7dd      	b.n	8006802 <search_EIT_table+0x12>
 8006846:	f04f 0900 	mov.w	r9, #0
 800684a:	4648      	mov	r0, r9
 800684c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08006850 <__gnu_unwind_get_pr_addr>:
 8006850:	2801      	cmp	r0, #1
 8006852:	d007      	beq.n	8006864 <__gnu_unwind_get_pr_addr+0x14>
 8006854:	2802      	cmp	r0, #2
 8006856:	d007      	beq.n	8006868 <__gnu_unwind_get_pr_addr+0x18>
 8006858:	4b04      	ldr	r3, [pc, #16]	; (800686c <__gnu_unwind_get_pr_addr+0x1c>)
 800685a:	2800      	cmp	r0, #0
 800685c:	bf0c      	ite	eq
 800685e:	4618      	moveq	r0, r3
 8006860:	2000      	movne	r0, #0
 8006862:	4770      	bx	lr
 8006864:	4802      	ldr	r0, [pc, #8]	; (8006870 <__gnu_unwind_get_pr_addr+0x20>)
 8006866:	4770      	bx	lr
 8006868:	4802      	ldr	r0, [pc, #8]	; (8006874 <__gnu_unwind_get_pr_addr+0x24>)
 800686a:	4770      	bx	lr
 800686c:	08006f41 	.word	0x08006f41
 8006870:	08006f45 	.word	0x08006f45
 8006874:	08006f49 	.word	0x08006f49

08006878 <get_eit_entry>:
 8006878:	b530      	push	{r4, r5, lr}
 800687a:	4b24      	ldr	r3, [pc, #144]	; (800690c <get_eit_entry+0x94>)
 800687c:	4604      	mov	r4, r0
 800687e:	b083      	sub	sp, #12
 8006880:	1e8d      	subs	r5, r1, #2
 8006882:	b33b      	cbz	r3, 80068d4 <get_eit_entry+0x5c>
 8006884:	4628      	mov	r0, r5
 8006886:	a901      	add	r1, sp, #4
 8006888:	f3af 8000 	nop.w
 800688c:	b1e8      	cbz	r0, 80068ca <get_eit_entry+0x52>
 800688e:	9901      	ldr	r1, [sp, #4]
 8006890:	462a      	mov	r2, r5
 8006892:	f7ff ffad 	bl	80067f0 <search_EIT_table>
 8006896:	4601      	mov	r1, r0
 8006898:	b1b8      	cbz	r0, 80068ca <get_eit_entry+0x52>
 800689a:	f7ff ff9f 	bl	80067dc <selfrel_offset31>
 800689e:	684b      	ldr	r3, [r1, #4]
 80068a0:	64a0      	str	r0, [r4, #72]	; 0x48
 80068a2:	2b01      	cmp	r3, #1
 80068a4:	d02e      	beq.n	8006904 <get_eit_entry+0x8c>
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	db27      	blt.n	80068fa <get_eit_entry+0x82>
 80068aa:	1d08      	adds	r0, r1, #4
 80068ac:	f7ff ff96 	bl	80067dc <selfrel_offset31>
 80068b0:	2300      	movs	r3, #0
 80068b2:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 80068b6:	6803      	ldr	r3, [r0, #0]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	db12      	blt.n	80068e2 <get_eit_entry+0x6a>
 80068bc:	f7ff ff8e 	bl	80067dc <selfrel_offset31>
 80068c0:	4603      	mov	r3, r0
 80068c2:	2000      	movs	r0, #0
 80068c4:	6123      	str	r3, [r4, #16]
 80068c6:	b003      	add	sp, #12
 80068c8:	bd30      	pop	{r4, r5, pc}
 80068ca:	2300      	movs	r3, #0
 80068cc:	2009      	movs	r0, #9
 80068ce:	6123      	str	r3, [r4, #16]
 80068d0:	b003      	add	sp, #12
 80068d2:	bd30      	pop	{r4, r5, pc}
 80068d4:	4b0e      	ldr	r3, [pc, #56]	; (8006910 <get_eit_entry+0x98>)
 80068d6:	490f      	ldr	r1, [pc, #60]	; (8006914 <get_eit_entry+0x9c>)
 80068d8:	4618      	mov	r0, r3
 80068da:	1ac9      	subs	r1, r1, r3
 80068dc:	10c9      	asrs	r1, r1, #3
 80068de:	9101      	str	r1, [sp, #4]
 80068e0:	e7d6      	b.n	8006890 <get_eit_entry+0x18>
 80068e2:	f3c3 6003 	ubfx	r0, r3, #24, #4
 80068e6:	f7ff ffb3 	bl	8006850 <__gnu_unwind_get_pr_addr>
 80068ea:	2800      	cmp	r0, #0
 80068ec:	4603      	mov	r3, r0
 80068ee:	bf14      	ite	ne
 80068f0:	2000      	movne	r0, #0
 80068f2:	2009      	moveq	r0, #9
 80068f4:	6123      	str	r3, [r4, #16]
 80068f6:	b003      	add	sp, #12
 80068f8:	bd30      	pop	{r4, r5, pc}
 80068fa:	2301      	movs	r3, #1
 80068fc:	1d08      	adds	r0, r1, #4
 80068fe:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8006902:	e7d8      	b.n	80068b6 <get_eit_entry+0x3e>
 8006904:	2300      	movs	r3, #0
 8006906:	2005      	movs	r0, #5
 8006908:	6123      	str	r3, [r4, #16]
 800690a:	e7dc      	b.n	80068c6 <get_eit_entry+0x4e>
 800690c:	00000000 	.word	0x00000000
 8006910:	0800e4c8 	.word	0x0800e4c8
 8006914:	0800e658 	.word	0x0800e658

08006918 <restore_non_core_regs>:
 8006918:	6803      	ldr	r3, [r0, #0]
 800691a:	b510      	push	{r4, lr}
 800691c:	07da      	lsls	r2, r3, #31
 800691e:	4604      	mov	r4, r0
 8006920:	d406      	bmi.n	8006930 <restore_non_core_regs+0x18>
 8006922:	079b      	lsls	r3, r3, #30
 8006924:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8006928:	d509      	bpl.n	800693e <restore_non_core_regs+0x26>
 800692a:	f000 fc5d 	bl	80071e8 <__gnu_Unwind_Restore_VFP_D>
 800692e:	6823      	ldr	r3, [r4, #0]
 8006930:	0759      	lsls	r1, r3, #29
 8006932:	d509      	bpl.n	8006948 <restore_non_core_regs+0x30>
 8006934:	071a      	lsls	r2, r3, #28
 8006936:	d50e      	bpl.n	8006956 <restore_non_core_regs+0x3e>
 8006938:	06db      	lsls	r3, r3, #27
 800693a:	d513      	bpl.n	8006964 <restore_non_core_regs+0x4c>
 800693c:	bd10      	pop	{r4, pc}
 800693e:	f000 fc4b 	bl	80071d8 <__gnu_Unwind_Restore_VFP>
 8006942:	6823      	ldr	r3, [r4, #0]
 8006944:	0759      	lsls	r1, r3, #29
 8006946:	d4f5      	bmi.n	8006934 <restore_non_core_regs+0x1c>
 8006948:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800694c:	f000 fc54 	bl	80071f8 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8006950:	6823      	ldr	r3, [r4, #0]
 8006952:	071a      	lsls	r2, r3, #28
 8006954:	d4f0      	bmi.n	8006938 <restore_non_core_regs+0x20>
 8006956:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800695a:	f000 fc55 	bl	8007208 <__gnu_Unwind_Restore_WMMXD>
 800695e:	6823      	ldr	r3, [r4, #0]
 8006960:	06db      	lsls	r3, r3, #27
 8006962:	d4eb      	bmi.n	800693c <restore_non_core_regs+0x24>
 8006964:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8006968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800696c:	f000 bc90 	b.w	8007290 <__gnu_Unwind_Restore_WMMXC>

08006970 <__gnu_unwind_24bit.constprop.0>:
 8006970:	2009      	movs	r0, #9
 8006972:	4770      	bx	lr

08006974 <_Unwind_decode_typeinfo_ptr.constprop.0>:
 8006974:	4603      	mov	r3, r0
 8006976:	6800      	ldr	r0, [r0, #0]
 8006978:	b100      	cbz	r0, 800697c <_Unwind_decode_typeinfo_ptr.constprop.0+0x8>
 800697a:	4418      	add	r0, r3
 800697c:	4770      	bx	lr
 800697e:	bf00      	nop

08006980 <_Unwind_DebugHook>:
 8006980:	4770      	bx	lr
 8006982:	bf00      	nop

08006984 <unwind_phase2>:
 8006984:	b570      	push	{r4, r5, r6, lr}
 8006986:	4604      	mov	r4, r0
 8006988:	460e      	mov	r6, r1
 800698a:	4620      	mov	r0, r4
 800698c:	6c31      	ldr	r1, [r6, #64]	; 0x40
 800698e:	f7ff ff73 	bl	8006878 <get_eit_entry>
 8006992:	4605      	mov	r5, r0
 8006994:	b998      	cbnz	r0, 80069be <unwind_phase2+0x3a>
 8006996:	f8d6 c040 	ldr.w	ip, [r6, #64]	; 0x40
 800699a:	4632      	mov	r2, r6
 800699c:	4621      	mov	r1, r4
 800699e:	2001      	movs	r0, #1
 80069a0:	6923      	ldr	r3, [r4, #16]
 80069a2:	f8c4 c014 	str.w	ip, [r4, #20]
 80069a6:	4798      	blx	r3
 80069a8:	2808      	cmp	r0, #8
 80069aa:	d0ee      	beq.n	800698a <unwind_phase2+0x6>
 80069ac:	2807      	cmp	r0, #7
 80069ae:	d106      	bne.n	80069be <unwind_phase2+0x3a>
 80069b0:	4628      	mov	r0, r5
 80069b2:	6c31      	ldr	r1, [r6, #64]	; 0x40
 80069b4:	f7ff ffe4 	bl	8006980 <_Unwind_DebugHook>
 80069b8:	1d30      	adds	r0, r6, #4
 80069ba:	f000 fc01 	bl	80071c0 <__restore_core_regs>
 80069be:	f005 f919 	bl	800bbf4 <abort>
 80069c2:	bf00      	nop

080069c4 <unwind_phase2_forced>:
 80069c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069c8:	f04f 0a00 	mov.w	sl, #0
 80069cc:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80069d0:	f10d 0e0c 	add.w	lr, sp, #12
 80069d4:	f101 0c04 	add.w	ip, r1, #4
 80069d8:	68c7      	ldr	r7, [r0, #12]
 80069da:	f8d0 8018 	ldr.w	r8, [r0, #24]
 80069de:	4606      	mov	r6, r0
 80069e0:	4614      	mov	r4, r2
 80069e2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80069e6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80069ea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80069ee:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80069f2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80069f6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80069fa:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80069fe:	ad02      	add	r5, sp, #8
 8006a00:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8006a04:	f8c5 a000 	str.w	sl, [r5]
 8006a08:	e021      	b.n	8006a4e <unwind_phase2_forced+0x8a>
 8006a0a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8006a0c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8006a10:	4629      	mov	r1, r5
 8006a12:	6173      	str	r3, [r6, #20]
 8006a14:	a87a      	add	r0, sp, #488	; 0x1e8
 8006a16:	f005 fbab 	bl	800c170 <memcpy>
 8006a1a:	4631      	mov	r1, r6
 8006a1c:	4650      	mov	r0, sl
 8006a1e:	6933      	ldr	r3, [r6, #16]
 8006a20:	aa7a      	add	r2, sp, #488	; 0x1e8
 8006a22:	4798      	blx	r3
 8006a24:	9c88      	ldr	r4, [sp, #544]	; 0x220
 8006a26:	4682      	mov	sl, r0
 8006a28:	646c      	str	r4, [r5, #68]	; 0x44
 8006a2a:	4633      	mov	r3, r6
 8006a2c:	4632      	mov	r2, r6
 8006a2e:	4649      	mov	r1, r9
 8006a30:	2001      	movs	r0, #1
 8006a32:	e9cd 5800 	strd	r5, r8, [sp]
 8006a36:	47b8      	blx	r7
 8006a38:	4604      	mov	r4, r0
 8006a3a:	b9f0      	cbnz	r0, 8006a7a <unwind_phase2_forced+0xb6>
 8006a3c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8006a40:	4628      	mov	r0, r5
 8006a42:	a97a      	add	r1, sp, #488	; 0x1e8
 8006a44:	f005 fb94 	bl	800c170 <memcpy>
 8006a48:	f1ba 0f08 	cmp.w	sl, #8
 8006a4c:	d11b      	bne.n	8006a86 <unwind_phase2_forced+0xc2>
 8006a4e:	4630      	mov	r0, r6
 8006a50:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8006a52:	f7ff ff11 	bl	8006878 <get_eit_entry>
 8006a56:	f104 0909 	add.w	r9, r4, #9
 8006a5a:	fa5f fa89 	uxtb.w	sl, r9
 8006a5e:	4604      	mov	r4, r0
 8006a60:	2800      	cmp	r0, #0
 8006a62:	d0d2      	beq.n	8006a0a <unwind_phase2_forced+0x46>
 8006a64:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 8006a66:	4633      	mov	r3, r6
 8006a68:	6469      	str	r1, [r5, #68]	; 0x44
 8006a6a:	4632      	mov	r2, r6
 8006a6c:	2001      	movs	r0, #1
 8006a6e:	e9cd 5800 	strd	r5, r8, [sp]
 8006a72:	f04a 0110 	orr.w	r1, sl, #16
 8006a76:	47b8      	blx	r7
 8006a78:	b100      	cbz	r0, 8006a7c <unwind_phase2_forced+0xb8>
 8006a7a:	2409      	movs	r4, #9
 8006a7c:	4620      	mov	r0, r4
 8006a7e:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8006a82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a86:	f1ba 0f07 	cmp.w	sl, #7
 8006a8a:	d1f6      	bne.n	8006a7a <unwind_phase2_forced+0xb6>
 8006a8c:	4620      	mov	r0, r4
 8006a8e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8006a90:	f7ff ff76 	bl	8006980 <_Unwind_DebugHook>
 8006a94:	a803      	add	r0, sp, #12
 8006a96:	f000 fb93 	bl	80071c0 <__restore_core_regs>
 8006a9a:	bf00      	nop

08006a9c <_Unwind_GetCFA>:
 8006a9c:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8006a9e:	4770      	bx	lr

08006aa0 <__gnu_Unwind_RaiseException>:
 8006aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006aa2:	f04f 37ff 	mov.w	r7, #4294967295
 8006aa6:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8006aa8:	b0f9      	sub	sp, #484	; 0x1e4
 8006aaa:	640b      	str	r3, [r1, #64]	; 0x40
 8006aac:	ac01      	add	r4, sp, #4
 8006aae:	f101 0c04 	add.w	ip, r1, #4
 8006ab2:	460e      	mov	r6, r1
 8006ab4:	4605      	mov	r5, r0
 8006ab6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006aba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006abc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006ac0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ac2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006ac6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006ac8:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8006acc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8006ad0:	9700      	str	r7, [sp, #0]
 8006ad2:	e006      	b.n	8006ae2 <__gnu_Unwind_RaiseException+0x42>
 8006ad4:	466a      	mov	r2, sp
 8006ad6:	4629      	mov	r1, r5
 8006ad8:	692b      	ldr	r3, [r5, #16]
 8006ada:	4798      	blx	r3
 8006adc:	2808      	cmp	r0, #8
 8006ade:	4604      	mov	r4, r0
 8006ae0:	d108      	bne.n	8006af4 <__gnu_Unwind_RaiseException+0x54>
 8006ae2:	4628      	mov	r0, r5
 8006ae4:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006ae6:	f7ff fec7 	bl	8006878 <get_eit_entry>
 8006aea:	2800      	cmp	r0, #0
 8006aec:	d0f2      	beq.n	8006ad4 <__gnu_Unwind_RaiseException+0x34>
 8006aee:	2009      	movs	r0, #9
 8006af0:	b079      	add	sp, #484	; 0x1e4
 8006af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006af4:	4668      	mov	r0, sp
 8006af6:	f7ff ff0f 	bl	8006918 <restore_non_core_regs>
 8006afa:	2c06      	cmp	r4, #6
 8006afc:	d1f7      	bne.n	8006aee <__gnu_Unwind_RaiseException+0x4e>
 8006afe:	4631      	mov	r1, r6
 8006b00:	4628      	mov	r0, r5
 8006b02:	f7ff ff3f 	bl	8006984 <unwind_phase2>
 8006b06:	bf00      	nop

08006b08 <__gnu_Unwind_ForcedUnwind>:
 8006b08:	b410      	push	{r4}
 8006b0a:	4614      	mov	r4, r2
 8006b0c:	6184      	str	r4, [r0, #24]
 8006b0e:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
 8006b10:	60c1      	str	r1, [r0, #12]
 8006b12:	2200      	movs	r2, #0
 8006b14:	641c      	str	r4, [r3, #64]	; 0x40
 8006b16:	4619      	mov	r1, r3
 8006b18:	bc10      	pop	{r4}
 8006b1a:	e753      	b.n	80069c4 <unwind_phase2_forced>

08006b1c <__gnu_Unwind_Resume>:
 8006b1c:	b570      	push	{r4, r5, r6, lr}
 8006b1e:	6943      	ldr	r3, [r0, #20]
 8006b20:	68c6      	ldr	r6, [r0, #12]
 8006b22:	640b      	str	r3, [r1, #64]	; 0x40
 8006b24:	b9ae      	cbnz	r6, 8006b52 <__gnu_Unwind_Resume+0x36>
 8006b26:	460a      	mov	r2, r1
 8006b28:	6903      	ldr	r3, [r0, #16]
 8006b2a:	4604      	mov	r4, r0
 8006b2c:	460d      	mov	r5, r1
 8006b2e:	4601      	mov	r1, r0
 8006b30:	2002      	movs	r0, #2
 8006b32:	4798      	blx	r3
 8006b34:	2807      	cmp	r0, #7
 8006b36:	d005      	beq.n	8006b44 <__gnu_Unwind_Resume+0x28>
 8006b38:	2808      	cmp	r0, #8
 8006b3a:	d10f      	bne.n	8006b5c <__gnu_Unwind_Resume+0x40>
 8006b3c:	4629      	mov	r1, r5
 8006b3e:	4620      	mov	r0, r4
 8006b40:	f7ff ff20 	bl	8006984 <unwind_phase2>
 8006b44:	4630      	mov	r0, r6
 8006b46:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8006b48:	f7ff ff1a 	bl	8006980 <_Unwind_DebugHook>
 8006b4c:	1d28      	adds	r0, r5, #4
 8006b4e:	f000 fb37 	bl	80071c0 <__restore_core_regs>
 8006b52:	2201      	movs	r2, #1
 8006b54:	f7ff ff36 	bl	80069c4 <unwind_phase2_forced>
 8006b58:	f005 f84c 	bl	800bbf4 <abort>
 8006b5c:	f005 f84a 	bl	800bbf4 <abort>

08006b60 <__gnu_Unwind_Resume_or_Rethrow>:
 8006b60:	68c2      	ldr	r2, [r0, #12]
 8006b62:	b12a      	cbz	r2, 8006b70 <__gnu_Unwind_Resume_or_Rethrow+0x10>
 8006b64:	f8d1 c03c 	ldr.w	ip, [r1, #60]	; 0x3c
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f8c1 c040 	str.w	ip, [r1, #64]	; 0x40
 8006b6e:	e729      	b.n	80069c4 <unwind_phase2_forced>
 8006b70:	e796      	b.n	8006aa0 <__gnu_Unwind_RaiseException>
 8006b72:	bf00      	nop

08006b74 <_Unwind_Complete>:
 8006b74:	4770      	bx	lr
 8006b76:	bf00      	nop

08006b78 <_Unwind_DeleteException>:
 8006b78:	6883      	ldr	r3, [r0, #8]
 8006b7a:	4601      	mov	r1, r0
 8006b7c:	b10b      	cbz	r3, 8006b82 <_Unwind_DeleteException+0xa>
 8006b7e:	2001      	movs	r0, #1
 8006b80:	4718      	bx	r3
 8006b82:	4770      	bx	lr

08006b84 <_Unwind_VRS_Get>:
 8006b84:	2901      	cmp	r1, #1
 8006b86:	d012      	beq.n	8006bae <_Unwind_VRS_Get+0x2a>
 8006b88:	d809      	bhi.n	8006b9e <_Unwind_VRS_Get+0x1a>
 8006b8a:	b973      	cbnz	r3, 8006baa <_Unwind_VRS_Get+0x26>
 8006b8c:	2a0f      	cmp	r2, #15
 8006b8e:	d80c      	bhi.n	8006baa <_Unwind_VRS_Get+0x26>
 8006b90:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8006b94:	6842      	ldr	r2, [r0, #4]
 8006b96:	4618      	mov	r0, r3
 8006b98:	9b00      	ldr	r3, [sp, #0]
 8006b9a:	601a      	str	r2, [r3, #0]
 8006b9c:	4770      	bx	lr
 8006b9e:	3903      	subs	r1, #3
 8006ba0:	2901      	cmp	r1, #1
 8006ba2:	bf94      	ite	ls
 8006ba4:	2001      	movls	r0, #1
 8006ba6:	2002      	movhi	r0, #2
 8006ba8:	4770      	bx	lr
 8006baa:	2002      	movs	r0, #2
 8006bac:	4770      	bx	lr
 8006bae:	4608      	mov	r0, r1
 8006bb0:	4770      	bx	lr
 8006bb2:	bf00      	nop

08006bb4 <_Unwind_GetGR>:
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	b500      	push	{lr}
 8006bb8:	b085      	sub	sp, #20
 8006bba:	460a      	mov	r2, r1
 8006bbc:	a903      	add	r1, sp, #12
 8006bbe:	9100      	str	r1, [sp, #0]
 8006bc0:	4619      	mov	r1, r3
 8006bc2:	f7ff ffdf 	bl	8006b84 <_Unwind_VRS_Get>
 8006bc6:	9803      	ldr	r0, [sp, #12]
 8006bc8:	b005      	add	sp, #20
 8006bca:	f85d fb04 	ldr.w	pc, [sp], #4
 8006bce:	bf00      	nop

08006bd0 <_Unwind_VRS_Set>:
 8006bd0:	2901      	cmp	r1, #1
 8006bd2:	d012      	beq.n	8006bfa <_Unwind_VRS_Set+0x2a>
 8006bd4:	d809      	bhi.n	8006bea <_Unwind_VRS_Set+0x1a>
 8006bd6:	b973      	cbnz	r3, 8006bf6 <_Unwind_VRS_Set+0x26>
 8006bd8:	2a0f      	cmp	r2, #15
 8006bda:	d80c      	bhi.n	8006bf6 <_Unwind_VRS_Set+0x26>
 8006bdc:	9900      	ldr	r1, [sp, #0]
 8006bde:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8006be2:	6809      	ldr	r1, [r1, #0]
 8006be4:	4618      	mov	r0, r3
 8006be6:	6051      	str	r1, [r2, #4]
 8006be8:	4770      	bx	lr
 8006bea:	3903      	subs	r1, #3
 8006bec:	2901      	cmp	r1, #1
 8006bee:	bf94      	ite	ls
 8006bf0:	2001      	movls	r0, #1
 8006bf2:	2002      	movhi	r0, #2
 8006bf4:	4770      	bx	lr
 8006bf6:	2002      	movs	r0, #2
 8006bf8:	4770      	bx	lr
 8006bfa:	4608      	mov	r0, r1
 8006bfc:	4770      	bx	lr
 8006bfe:	bf00      	nop

08006c00 <_Unwind_SetGR>:
 8006c00:	2300      	movs	r3, #0
 8006c02:	b510      	push	{r4, lr}
 8006c04:	b084      	sub	sp, #16
 8006c06:	ac03      	add	r4, sp, #12
 8006c08:	9203      	str	r2, [sp, #12]
 8006c0a:	9400      	str	r4, [sp, #0]
 8006c0c:	460a      	mov	r2, r1
 8006c0e:	4619      	mov	r1, r3
 8006c10:	f7ff ffde 	bl	8006bd0 <_Unwind_VRS_Set>
 8006c14:	b004      	add	sp, #16
 8006c16:	bd10      	pop	{r4, pc}

08006c18 <__gnu_Unwind_Backtrace>:
 8006c18:	b570      	push	{r4, r5, r6, lr}
 8006c1a:	f04f 36ff 	mov.w	r6, #4294967295
 8006c1e:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8006c20:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 8006c24:	6413      	str	r3, [r2, #64]	; 0x40
 8006c26:	f10d 0e5c 	add.w	lr, sp, #92	; 0x5c
 8006c2a:	f102 0c04 	add.w	ip, r2, #4
 8006c2e:	4605      	mov	r5, r0
 8006c30:	460c      	mov	r4, r1
 8006c32:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006c36:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8006c3a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006c3e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8006c42:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8006c46:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8006c4a:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8006c4e:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8006c52:	9616      	str	r6, [sp, #88]	; 0x58
 8006c54:	e012      	b.n	8006c7c <__gnu_Unwind_Backtrace+0x64>
 8006c56:	210c      	movs	r1, #12
 8006c58:	a816      	add	r0, sp, #88	; 0x58
 8006c5a:	466a      	mov	r2, sp
 8006c5c:	f7ff ffd0 	bl	8006c00 <_Unwind_SetGR>
 8006c60:	4621      	mov	r1, r4
 8006c62:	a816      	add	r0, sp, #88	; 0x58
 8006c64:	47a8      	blx	r5
 8006c66:	b978      	cbnz	r0, 8006c88 <__gnu_Unwind_Backtrace+0x70>
 8006c68:	4669      	mov	r1, sp
 8006c6a:	2008      	movs	r0, #8
 8006c6c:	9b04      	ldr	r3, [sp, #16]
 8006c6e:	aa16      	add	r2, sp, #88	; 0x58
 8006c70:	4798      	blx	r3
 8006c72:	2805      	cmp	r0, #5
 8006c74:	4606      	mov	r6, r0
 8006c76:	d008      	beq.n	8006c8a <__gnu_Unwind_Backtrace+0x72>
 8006c78:	2809      	cmp	r0, #9
 8006c7a:	d005      	beq.n	8006c88 <__gnu_Unwind_Backtrace+0x70>
 8006c7c:	4668      	mov	r0, sp
 8006c7e:	9926      	ldr	r1, [sp, #152]	; 0x98
 8006c80:	f7ff fdfa 	bl	8006878 <get_eit_entry>
 8006c84:	2800      	cmp	r0, #0
 8006c86:	d0e6      	beq.n	8006c56 <__gnu_Unwind_Backtrace+0x3e>
 8006c88:	2609      	movs	r6, #9
 8006c8a:	a816      	add	r0, sp, #88	; 0x58
 8006c8c:	f7ff fe44 	bl	8006918 <restore_non_core_regs>
 8006c90:	4630      	mov	r0, r6
 8006c92:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
 8006c96:	bd70      	pop	{r4, r5, r6, pc}

08006c98 <__gnu_unwind_pr_common>:
 8006c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c9c:	461e      	mov	r6, r3
 8006c9e:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 8006ca0:	b089      	sub	sp, #36	; 0x24
 8006ca2:	f854 3b04 	ldr.w	r3, [r4], #4
 8006ca6:	460d      	mov	r5, r1
 8006ca8:	4617      	mov	r7, r2
 8006caa:	f000 0803 	and.w	r8, r0, #3
 8006cae:	9406      	str	r4, [sp, #24]
 8006cb0:	2e00      	cmp	r6, #0
 8006cb2:	d079      	beq.n	8006da8 <__gnu_unwind_pr_common+0x110>
 8006cb4:	2202      	movs	r2, #2
 8006cb6:	f88d 201c 	strb.w	r2, [sp, #28]
 8006cba:	0c1a      	lsrs	r2, r3, #16
 8006cbc:	f88d 201d 	strb.w	r2, [sp, #29]
 8006cc0:	041b      	lsls	r3, r3, #16
 8006cc2:	b2d2      	uxtb	r2, r2
 8006cc4:	9305      	str	r3, [sp, #20]
 8006cc6:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8006cca:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8006ccc:	f1b8 0f02 	cmp.w	r8, #2
 8006cd0:	bf08      	it	eq
 8006cd2:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 8006cd4:	f013 0301 	ands.w	r3, r3, #1
 8006cd8:	d00c      	beq.n	8006cf4 <__gnu_unwind_pr_common+0x5c>
 8006cda:	4638      	mov	r0, r7
 8006cdc:	a905      	add	r1, sp, #20
 8006cde:	f000 fb71 	bl	80073c4 <__gnu_unwind_execute>
 8006ce2:	b918      	cbnz	r0, 8006cec <__gnu_unwind_pr_common+0x54>
 8006ce4:	2008      	movs	r0, #8
 8006ce6:	b009      	add	sp, #36	; 0x24
 8006ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cec:	2009      	movs	r0, #9
 8006cee:	b009      	add	sp, #36	; 0x24
 8006cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cf4:	f8d4 a000 	ldr.w	sl, [r4]
 8006cf8:	f1ba 0f00 	cmp.w	sl, #0
 8006cfc:	d0ed      	beq.n	8006cda <__gnu_unwind_pr_common+0x42>
 8006cfe:	9301      	str	r3, [sp, #4]
 8006d00:	f000 0308 	and.w	r3, r0, #8
 8006d04:	9302      	str	r3, [sp, #8]
 8006d06:	2e02      	cmp	r6, #2
 8006d08:	d04a      	beq.n	8006da0 <__gnu_unwind_pr_common+0x108>
 8006d0a:	f8b4 a000 	ldrh.w	sl, [r4]
 8006d0e:	f8b4 9002 	ldrh.w	r9, [r4, #2]
 8006d12:	3404      	adds	r4, #4
 8006d14:	6caa      	ldr	r2, [r5, #72]	; 0x48
 8006d16:	210f      	movs	r1, #15
 8006d18:	4638      	mov	r0, r7
 8006d1a:	f029 0b01 	bic.w	fp, r9, #1
 8006d1e:	4493      	add	fp, r2
 8006d20:	f7ff ff48 	bl	8006bb4 <_Unwind_GetGR>
 8006d24:	4583      	cmp	fp, r0
 8006d26:	d839      	bhi.n	8006d9c <__gnu_unwind_pr_common+0x104>
 8006d28:	f02a 0201 	bic.w	r2, sl, #1
 8006d2c:	445a      	add	r2, fp
 8006d2e:	4282      	cmp	r2, r0
 8006d30:	bf94      	ite	ls
 8006d32:	2000      	movls	r0, #0
 8006d34:	2001      	movhi	r0, #1
 8006d36:	ea4f 0349 	mov.w	r3, r9, lsl #1
 8006d3a:	f003 0302 	and.w	r3, r3, #2
 8006d3e:	f00a 0a01 	and.w	sl, sl, #1
 8006d42:	ea43 030a 	orr.w	r3, r3, sl
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d049      	beq.n	8006dde <__gnu_unwind_pr_common+0x146>
 8006d4a:	2b02      	cmp	r3, #2
 8006d4c:	d032      	beq.n	8006db4 <__gnu_unwind_pr_common+0x11c>
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d1cc      	bne.n	8006cec <__gnu_unwind_pr_common+0x54>
 8006d52:	f1b8 0f00 	cmp.w	r8, #0
 8006d56:	d002      	beq.n	8006d5e <__gnu_unwind_pr_common+0xc6>
 8006d58:	2800      	cmp	r0, #0
 8006d5a:	f040 80ce 	bne.w	8006efa <__gnu_unwind_pr_common+0x262>
 8006d5e:	3404      	adds	r4, #4
 8006d60:	f8d4 a000 	ldr.w	sl, [r4]
 8006d64:	f1ba 0f00 	cmp.w	sl, #0
 8006d68:	d1cd      	bne.n	8006d06 <__gnu_unwind_pr_common+0x6e>
 8006d6a:	4638      	mov	r0, r7
 8006d6c:	a905      	add	r1, sp, #20
 8006d6e:	f000 fb29 	bl	80073c4 <__gnu_unwind_execute>
 8006d72:	2800      	cmp	r0, #0
 8006d74:	d1ba      	bne.n	8006cec <__gnu_unwind_pr_common+0x54>
 8006d76:	9b01      	ldr	r3, [sp, #4]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d0b3      	beq.n	8006ce4 <__gnu_unwind_pr_common+0x4c>
 8006d7c:	210f      	movs	r1, #15
 8006d7e:	4638      	mov	r0, r7
 8006d80:	f7ff ff18 	bl	8006bb4 <_Unwind_GetGR>
 8006d84:	210e      	movs	r1, #14
 8006d86:	4602      	mov	r2, r0
 8006d88:	4638      	mov	r0, r7
 8006d8a:	f7ff ff39 	bl	8006c00 <_Unwind_SetGR>
 8006d8e:	4638      	mov	r0, r7
 8006d90:	210f      	movs	r1, #15
 8006d92:	4a6a      	ldr	r2, [pc, #424]	; (8006f3c <__gnu_unwind_pr_common+0x2a4>)
 8006d94:	f7ff ff34 	bl	8006c00 <_Unwind_SetGR>
 8006d98:	2007      	movs	r0, #7
 8006d9a:	e7a8      	b.n	8006cee <__gnu_unwind_pr_common+0x56>
 8006d9c:	2000      	movs	r0, #0
 8006d9e:	e7ca      	b.n	8006d36 <__gnu_unwind_pr_common+0x9e>
 8006da0:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8006da4:	3408      	adds	r4, #8
 8006da6:	e7b5      	b.n	8006d14 <__gnu_unwind_pr_common+0x7c>
 8006da8:	021b      	lsls	r3, r3, #8
 8006daa:	9305      	str	r3, [sp, #20]
 8006dac:	2303      	movs	r3, #3
 8006dae:	f8ad 301c 	strh.w	r3, [sp, #28]
 8006db2:	e78a      	b.n	8006cca <__gnu_unwind_pr_common+0x32>
 8006db4:	6823      	ldr	r3, [r4, #0]
 8006db6:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8006dba:	f1b8 0f00 	cmp.w	r8, #0
 8006dbe:	d145      	bne.n	8006e4c <__gnu_unwind_pr_common+0x1b4>
 8006dc0:	b128      	cbz	r0, 8006dce <__gnu_unwind_pr_common+0x136>
 8006dc2:	9a02      	ldr	r2, [sp, #8]
 8006dc4:	2a00      	cmp	r2, #0
 8006dc6:	d05c      	beq.n	8006e82 <__gnu_unwind_pr_common+0x1ea>
 8006dc8:	f1bb 0f00 	cmp.w	fp, #0
 8006dcc:	d074      	beq.n	8006eb8 <__gnu_unwind_pr_common+0x220>
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	da00      	bge.n	8006dd4 <__gnu_unwind_pr_common+0x13c>
 8006dd2:	3404      	adds	r4, #4
 8006dd4:	f10b 0b01 	add.w	fp, fp, #1
 8006dd8:	eb04 048b 	add.w	r4, r4, fp, lsl #2
 8006ddc:	e7c0      	b.n	8006d60 <__gnu_unwind_pr_common+0xc8>
 8006dde:	f1b8 0f00 	cmp.w	r8, #0
 8006de2:	d119      	bne.n	8006e18 <__gnu_unwind_pr_common+0x180>
 8006de4:	b1b0      	cbz	r0, 8006e14 <__gnu_unwind_pr_common+0x17c>
 8006de6:	6863      	ldr	r3, [r4, #4]
 8006de8:	6822      	ldr	r2, [r4, #0]
 8006dea:	1c99      	adds	r1, r3, #2
 8006dec:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8006df0:	f43f af7c 	beq.w	8006cec <__gnu_unwind_pr_common+0x54>
 8006df4:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8006df8:	3301      	adds	r3, #1
 8006dfa:	9104      	str	r1, [sp, #16]
 8006dfc:	f000 8091 	beq.w	8006f22 <__gnu_unwind_pr_common+0x28a>
 8006e00:	1d20      	adds	r0, r4, #4
 8006e02:	f7ff fdb7 	bl	8006974 <_Unwind_decode_typeinfo_ptr.constprop.0>
 8006e06:	ab04      	add	r3, sp, #16
 8006e08:	4601      	mov	r1, r0
 8006e0a:	4628      	mov	r0, r5
 8006e0c:	f004 f9d2 	bl	800b1b4 <__cxa_type_match>
 8006e10:	2800      	cmp	r0, #0
 8006e12:	d15c      	bne.n	8006ece <__gnu_unwind_pr_common+0x236>
 8006e14:	3408      	adds	r4, #8
 8006e16:	e7a3      	b.n	8006d60 <__gnu_unwind_pr_common+0xc8>
 8006e18:	210d      	movs	r1, #13
 8006e1a:	4638      	mov	r0, r7
 8006e1c:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8006e20:	f7ff fec8 	bl	8006bb4 <_Unwind_GetGR>
 8006e24:	4581      	cmp	r9, r0
 8006e26:	d1f5      	bne.n	8006e14 <__gnu_unwind_pr_common+0x17c>
 8006e28:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8006e2a:	429c      	cmp	r4, r3
 8006e2c:	d1f2      	bne.n	8006e14 <__gnu_unwind_pr_common+0x17c>
 8006e2e:	4620      	mov	r0, r4
 8006e30:	f7ff fcd4 	bl	80067dc <selfrel_offset31>
 8006e34:	210f      	movs	r1, #15
 8006e36:	4602      	mov	r2, r0
 8006e38:	4638      	mov	r0, r7
 8006e3a:	f7ff fee1 	bl	8006c00 <_Unwind_SetGR>
 8006e3e:	4638      	mov	r0, r7
 8006e40:	462a      	mov	r2, r5
 8006e42:	2100      	movs	r1, #0
 8006e44:	f7ff fedc 	bl	8006c00 <_Unwind_SetGR>
 8006e48:	2007      	movs	r0, #7
 8006e4a:	e750      	b.n	8006cee <__gnu_unwind_pr_common+0x56>
 8006e4c:	210d      	movs	r1, #13
 8006e4e:	4638      	mov	r0, r7
 8006e50:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8006e54:	f7ff feae 	bl	8006bb4 <_Unwind_GetGR>
 8006e58:	4581      	cmp	r9, r0
 8006e5a:	d001      	beq.n	8006e60 <__gnu_unwind_pr_common+0x1c8>
 8006e5c:	6823      	ldr	r3, [r4, #0]
 8006e5e:	e7b6      	b.n	8006dce <__gnu_unwind_pr_common+0x136>
 8006e60:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8006e62:	429c      	cmp	r4, r3
 8006e64:	d1fa      	bne.n	8006e5c <__gnu_unwind_pr_common+0x1c4>
 8006e66:	2304      	movs	r3, #4
 8006e68:	2200      	movs	r2, #0
 8006e6a:	e9c5 230b 	strd	r2, r3, [r5, #44]	; 0x2c
 8006e6e:	18e3      	adds	r3, r4, r3
 8006e70:	f8c5 b028 	str.w	fp, [r5, #40]	; 0x28
 8006e74:	636b      	str	r3, [r5, #52]	; 0x34
 8006e76:	6823      	ldr	r3, [r4, #0]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	db5a      	blt.n	8006f32 <__gnu_unwind_pr_common+0x29a>
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	9301      	str	r3, [sp, #4]
 8006e80:	e7a8      	b.n	8006dd4 <__gnu_unwind_pr_common+0x13c>
 8006e82:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8006e86:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e8a:	4691      	mov	r9, r2
 8006e8c:	46b0      	mov	r8, r6
 8006e8e:	f104 0a04 	add.w	sl, r4, #4
 8006e92:	461e      	mov	r6, r3
 8006e94:	e00e      	b.n	8006eb4 <__gnu_unwind_pr_common+0x21c>
 8006e96:	4650      	mov	r0, sl
 8006e98:	9604      	str	r6, [sp, #16]
 8006e9a:	f7ff fd6b 	bl	8006974 <_Unwind_decode_typeinfo_ptr.constprop.0>
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	4601      	mov	r1, r0
 8006ea2:	ab04      	add	r3, sp, #16
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	f109 0901 	add.w	r9, r9, #1
 8006eaa:	f10a 0a04 	add.w	sl, sl, #4
 8006eae:	f004 f981 	bl	800b1b4 <__cxa_type_match>
 8006eb2:	b9e8      	cbnz	r0, 8006ef0 <__gnu_unwind_pr_common+0x258>
 8006eb4:	45d9      	cmp	r9, fp
 8006eb6:	d1ee      	bne.n	8006e96 <__gnu_unwind_pr_common+0x1fe>
 8006eb8:	210d      	movs	r1, #13
 8006eba:	4638      	mov	r0, r7
 8006ebc:	f7ff fe7a 	bl	8006bb4 <_Unwind_GetGR>
 8006ec0:	4603      	mov	r3, r0
 8006ec2:	9a04      	ldr	r2, [sp, #16]
 8006ec4:	2006      	movs	r0, #6
 8006ec6:	e9c5 2409 	strd	r2, r4, [r5, #36]	; 0x24
 8006eca:	622b      	str	r3, [r5, #32]
 8006ecc:	e70f      	b.n	8006cee <__gnu_unwind_pr_common+0x56>
 8006ece:	4681      	mov	r9, r0
 8006ed0:	210d      	movs	r1, #13
 8006ed2:	4638      	mov	r0, r7
 8006ed4:	f7ff fe6e 	bl	8006bb4 <_Unwind_GetGR>
 8006ed8:	f1b9 0f02 	cmp.w	r9, #2
 8006edc:	6228      	str	r0, [r5, #32]
 8006ede:	d125      	bne.n	8006f2c <__gnu_unwind_pr_common+0x294>
 8006ee0:	462b      	mov	r3, r5
 8006ee2:	9a04      	ldr	r2, [sp, #16]
 8006ee4:	f843 2f2c 	str.w	r2, [r3, #44]!
 8006ee8:	626b      	str	r3, [r5, #36]	; 0x24
 8006eea:	2006      	movs	r0, #6
 8006eec:	62ac      	str	r4, [r5, #40]	; 0x28
 8006eee:	e6fe      	b.n	8006cee <__gnu_unwind_pr_common+0x56>
 8006ef0:	4646      	mov	r6, r8
 8006ef2:	6823      	ldr	r3, [r4, #0]
 8006ef4:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006ef8:	e769      	b.n	8006dce <__gnu_unwind_pr_common+0x136>
 8006efa:	4620      	mov	r0, r4
 8006efc:	f7ff fc6e 	bl	80067dc <selfrel_offset31>
 8006f00:	4602      	mov	r2, r0
 8006f02:	3404      	adds	r4, #4
 8006f04:	63ac      	str	r4, [r5, #56]	; 0x38
 8006f06:	4628      	mov	r0, r5
 8006f08:	4614      	mov	r4, r2
 8006f0a:	f004 f9ad 	bl	800b268 <__cxa_begin_cleanup>
 8006f0e:	2800      	cmp	r0, #0
 8006f10:	f43f aeec 	beq.w	8006cec <__gnu_unwind_pr_common+0x54>
 8006f14:	4638      	mov	r0, r7
 8006f16:	4622      	mov	r2, r4
 8006f18:	210f      	movs	r1, #15
 8006f1a:	f7ff fe71 	bl	8006c00 <_Unwind_SetGR>
 8006f1e:	2007      	movs	r0, #7
 8006f20:	e6e5      	b.n	8006cee <__gnu_unwind_pr_common+0x56>
 8006f22:	210d      	movs	r1, #13
 8006f24:	4638      	mov	r0, r7
 8006f26:	f7ff fe45 	bl	8006bb4 <_Unwind_GetGR>
 8006f2a:	6228      	str	r0, [r5, #32]
 8006f2c:	9b04      	ldr	r3, [sp, #16]
 8006f2e:	626b      	str	r3, [r5, #36]	; 0x24
 8006f30:	e7db      	b.n	8006eea <__gnu_unwind_pr_common+0x252>
 8006f32:	f10b 0001 	add.w	r0, fp, #1
 8006f36:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8006f3a:	e779      	b.n	8006e30 <__gnu_unwind_pr_common+0x198>
 8006f3c:	0800b399 	.word	0x0800b399

08006f40 <__aeabi_unwind_cpp_pr0>:
 8006f40:	2300      	movs	r3, #0
 8006f42:	e6a9      	b.n	8006c98 <__gnu_unwind_pr_common>

08006f44 <__aeabi_unwind_cpp_pr1>:
 8006f44:	2301      	movs	r3, #1
 8006f46:	e6a7      	b.n	8006c98 <__gnu_unwind_pr_common>

08006f48 <__aeabi_unwind_cpp_pr2>:
 8006f48:	2302      	movs	r3, #2
 8006f4a:	e6a5      	b.n	8006c98 <__gnu_unwind_pr_common>

08006f4c <_Unwind_VRS_Pop>:
 8006f4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006f50:	4606      	mov	r6, r0
 8006f52:	4615      	mov	r5, r2
 8006f54:	461c      	mov	r4, r3
 8006f56:	b0c3      	sub	sp, #268	; 0x10c
 8006f58:	2904      	cmp	r1, #4
 8006f5a:	f200 80b8 	bhi.w	80070ce <_Unwind_VRS_Pop+0x182>
 8006f5e:	e8df f001 	tbb	[pc, r1]
 8006f62:	569c      	.short	0x569c
 8006f64:	2db6      	.short	0x2db6
 8006f66:	03          	.byte	0x03
 8006f67:	00          	.byte	0x00
 8006f68:	2c00      	cmp	r4, #0
 8006f6a:	f040 80b0 	bne.w	80070ce <_Unwind_VRS_Pop+0x182>
 8006f6e:	2a10      	cmp	r2, #16
 8006f70:	f200 80ad 	bhi.w	80070ce <_Unwind_VRS_Pop+0x182>
 8006f74:	6803      	ldr	r3, [r0, #0]
 8006f76:	06d8      	lsls	r0, r3, #27
 8006f78:	f100 80f1 	bmi.w	800715e <_Unwind_VRS_Pop+0x212>
 8006f7c:	af20      	add	r7, sp, #128	; 0x80
 8006f7e:	4638      	mov	r0, r7
 8006f80:	f000 f990 	bl	80072a4 <__gnu_Unwind_Save_WMMXC>
 8006f84:	2401      	movs	r4, #1
 8006f86:	4638      	mov	r0, r7
 8006f88:	2300      	movs	r3, #0
 8006f8a:	6bb1      	ldr	r1, [r6, #56]	; 0x38
 8006f8c:	fa04 f203 	lsl.w	r2, r4, r3
 8006f90:	422a      	tst	r2, r5
 8006f92:	f103 0301 	add.w	r3, r3, #1
 8006f96:	d005      	beq.n	8006fa4 <_Unwind_VRS_Pop+0x58>
 8006f98:	460a      	mov	r2, r1
 8006f9a:	f852 cb04 	ldr.w	ip, [r2], #4
 8006f9e:	4611      	mov	r1, r2
 8006fa0:	f8c0 c000 	str.w	ip, [r0]
 8006fa4:	2b04      	cmp	r3, #4
 8006fa6:	f100 0004 	add.w	r0, r0, #4
 8006faa:	d1ef      	bne.n	8006f8c <_Unwind_VRS_Pop+0x40>
 8006fac:	4638      	mov	r0, r7
 8006fae:	63b1      	str	r1, [r6, #56]	; 0x38
 8006fb0:	f000 f96e 	bl	8007290 <__gnu_Unwind_Restore_WMMXC>
 8006fb4:	2000      	movs	r0, #0
 8006fb6:	b043      	add	sp, #268	; 0x10c
 8006fb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006fbc:	2c03      	cmp	r4, #3
 8006fbe:	f040 8086 	bne.w	80070ce <_Unwind_VRS_Pop+0x182>
 8006fc2:	b294      	uxth	r4, r2
 8006fc4:	eb04 4312 	add.w	r3, r4, r2, lsr #16
 8006fc8:	2b10      	cmp	r3, #16
 8006fca:	ea4f 4512 	mov.w	r5, r2, lsr #16
 8006fce:	d87e      	bhi.n	80070ce <_Unwind_VRS_Pop+0x182>
 8006fd0:	6803      	ldr	r3, [r0, #0]
 8006fd2:	071f      	lsls	r7, r3, #28
 8006fd4:	f100 80cb 	bmi.w	800716e <_Unwind_VRS_Pop+0x222>
 8006fd8:	af20      	add	r7, sp, #128	; 0x80
 8006fda:	4638      	mov	r0, r7
 8006fdc:	f000 f936 	bl	800724c <__gnu_Unwind_Save_WMMXD>
 8006fe0:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 8006fe2:	eb07 01c5 	add.w	r1, r7, r5, lsl #3
 8006fe6:	b154      	cbz	r4, 8006ffe <_Unwind_VRS_Pop+0xb2>
 8006fe8:	460b      	mov	r3, r1
 8006fea:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8006fee:	1ad0      	subs	r0, r2, r3
 8006ff0:	00e4      	lsls	r4, r4, #3
 8006ff2:	581d      	ldr	r5, [r3, r0]
 8006ff4:	f843 5b04 	str.w	r5, [r3], #4
 8006ff8:	428b      	cmp	r3, r1
 8006ffa:	d1fa      	bne.n	8006ff2 <_Unwind_VRS_Pop+0xa6>
 8006ffc:	4422      	add	r2, r4
 8006ffe:	4638      	mov	r0, r7
 8007000:	63b2      	str	r2, [r6, #56]	; 0x38
 8007002:	f000 f901 	bl	8007208 <__gnu_Unwind_Restore_WMMXD>
 8007006:	2000      	movs	r0, #0
 8007008:	b043      	add	sp, #268	; 0x10c
 800700a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800700e:	2c01      	cmp	r4, #1
 8007010:	ea4f 4812 	mov.w	r8, r2, lsr #16
 8007014:	b295      	uxth	r5, r2
 8007016:	d056      	beq.n	80070c6 <_Unwind_VRS_Pop+0x17a>
 8007018:	2c05      	cmp	r4, #5
 800701a:	d158      	bne.n	80070ce <_Unwind_VRS_Pop+0x182>
 800701c:	eb08 0905 	add.w	r9, r8, r5
 8007020:	f1b9 0f20 	cmp.w	r9, #32
 8007024:	d853      	bhi.n	80070ce <_Unwind_VRS_Pop+0x182>
 8007026:	f1b8 0f0f 	cmp.w	r8, #15
 800702a:	d973      	bls.n	8007114 <_Unwind_VRS_Pop+0x1c8>
 800702c:	46a9      	mov	r9, r5
 800702e:	2d00      	cmp	r5, #0
 8007030:	f040 8084 	bne.w	800713c <_Unwind_VRS_Pop+0x1f0>
 8007034:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8007036:	b365      	cbz	r5, 8007092 <_Unwind_VRS_Pop+0x146>
 8007038:	af20      	add	r7, sp, #128	; 0x80
 800703a:	f04f 0900 	mov.w	r9, #0
 800703e:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 8007042:	3f04      	subs	r7, #4
 8007044:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007048:	f853 1b04 	ldr.w	r1, [r3], #4
 800704c:	42ab      	cmp	r3, r5
 800704e:	f847 1f04 	str.w	r1, [r7, #4]!
 8007052:	d1f9      	bne.n	8007048 <_Unwind_VRS_Pop+0xfc>
 8007054:	f1b9 0f00 	cmp.w	r9, #0
 8007058:	d00f      	beq.n	800707a <_Unwind_VRS_Pop+0x12e>
 800705a:	466f      	mov	r7, sp
 800705c:	4641      	mov	r1, r8
 800705e:	2910      	cmp	r1, #16
 8007060:	bf38      	it	cc
 8007062:	2110      	movcc	r1, #16
 8007064:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8007068:	3984      	subs	r1, #132	; 0x84
 800706a:	eb03 05c9 	add.w	r5, r3, r9, lsl #3
 800706e:	f853 0b04 	ldr.w	r0, [r3], #4
 8007072:	42ab      	cmp	r3, r5
 8007074:	f841 0f04 	str.w	r0, [r1, #4]!
 8007078:	d1f9      	bne.n	800706e <_Unwind_VRS_Pop+0x122>
 800707a:	2c01      	cmp	r4, #1
 800707c:	d07f      	beq.n	800717e <_Unwind_VRS_Pop+0x232>
 800707e:	f1b8 0f0f 	cmp.w	r8, #15
 8007082:	63b5      	str	r5, [r6, #56]	; 0x38
 8007084:	d942      	bls.n	800710c <_Unwind_VRS_Pop+0x1c0>
 8007086:	f1b9 0f00 	cmp.w	r9, #0
 800708a:	d002      	beq.n	8007092 <_Unwind_VRS_Pop+0x146>
 800708c:	4668      	mov	r0, sp
 800708e:	f000 f8b3 	bl	80071f8 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8007092:	2000      	movs	r0, #0
 8007094:	b043      	add	sp, #268	; 0x10c
 8007096:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800709a:	b9c4      	cbnz	r4, 80070ce <_Unwind_VRS_Pop+0x182>
 800709c:	4623      	mov	r3, r4
 800709e:	2401      	movs	r4, #1
 80070a0:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80070a2:	1d37      	adds	r7, r6, #4
 80070a4:	b2a8      	uxth	r0, r5
 80070a6:	fa04 f103 	lsl.w	r1, r4, r3
 80070aa:	4201      	tst	r1, r0
 80070ac:	bf1c      	itt	ne
 80070ae:	f852 1b04 	ldrne.w	r1, [r2], #4
 80070b2:	f847 1023 	strne.w	r1, [r7, r3, lsl #2]
 80070b6:	3301      	adds	r3, #1
 80070b8:	2b10      	cmp	r3, #16
 80070ba:	d1f4      	bne.n	80070a6 <_Unwind_VRS_Pop+0x15a>
 80070bc:	f415 5000 	ands.w	r0, r5, #8192	; 0x2000
 80070c0:	d1e7      	bne.n	8007092 <_Unwind_VRS_Pop+0x146>
 80070c2:	63b2      	str	r2, [r6, #56]	; 0x38
 80070c4:	e004      	b.n	80070d0 <_Unwind_VRS_Pop+0x184>
 80070c6:	eb08 0305 	add.w	r3, r8, r5
 80070ca:	2b10      	cmp	r3, #16
 80070cc:	d903      	bls.n	80070d6 <_Unwind_VRS_Pop+0x18a>
 80070ce:	2002      	movs	r0, #2
 80070d0:	b043      	add	sp, #268	; 0x10c
 80070d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80070d6:	f1b8 0f0f 	cmp.w	r8, #15
 80070da:	d8f8      	bhi.n	80070ce <_Unwind_VRS_Pop+0x182>
 80070dc:	6833      	ldr	r3, [r6, #0]
 80070de:	07da      	lsls	r2, r3, #31
 80070e0:	d506      	bpl.n	80070f0 <_Unwind_VRS_Pop+0x1a4>
 80070e2:	4630      	mov	r0, r6
 80070e4:	f023 0303 	bic.w	r3, r3, #3
 80070e8:	f840 3b48 	str.w	r3, [r0], #72
 80070ec:	f000 f878 	bl	80071e0 <__gnu_Unwind_Save_VFP>
 80070f0:	af20      	add	r7, sp, #128	; 0x80
 80070f2:	4638      	mov	r0, r7
 80070f4:	f000 f874 	bl	80071e0 <__gnu_Unwind_Save_VFP>
 80070f8:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80070fa:	2d00      	cmp	r5, #0
 80070fc:	d19d      	bne.n	800703a <_Unwind_VRS_Pop+0xee>
 80070fe:	461d      	mov	r5, r3
 8007100:	3504      	adds	r5, #4
 8007102:	4638      	mov	r0, r7
 8007104:	63b5      	str	r5, [r6, #56]	; 0x38
 8007106:	f000 f867 	bl	80071d8 <__gnu_Unwind_Restore_VFP>
 800710a:	e7c2      	b.n	8007092 <_Unwind_VRS_Pop+0x146>
 800710c:	a820      	add	r0, sp, #128	; 0x80
 800710e:	f000 f86b 	bl	80071e8 <__gnu_Unwind_Restore_VFP_D>
 8007112:	e7b8      	b.n	8007086 <_Unwind_VRS_Pop+0x13a>
 8007114:	f1b9 0f10 	cmp.w	r9, #16
 8007118:	d93f      	bls.n	800719a <_Unwind_VRS_Pop+0x24e>
 800711a:	f1a9 0910 	sub.w	r9, r9, #16
 800711e:	6833      	ldr	r3, [r6, #0]
 8007120:	07d9      	lsls	r1, r3, #31
 8007122:	d508      	bpl.n	8007136 <_Unwind_VRS_Pop+0x1ea>
 8007124:	4630      	mov	r0, r6
 8007126:	f023 0301 	bic.w	r3, r3, #1
 800712a:	f043 0302 	orr.w	r3, r3, #2
 800712e:	f840 3b48 	str.w	r3, [r0], #72
 8007132:	f000 f85d 	bl	80071f0 <__gnu_Unwind_Save_VFP_D>
 8007136:	f1b9 0f00 	cmp.w	r9, #0
 800713a:	d031      	beq.n	80071a0 <_Unwind_VRS_Pop+0x254>
 800713c:	6833      	ldr	r3, [r6, #0]
 800713e:	075a      	lsls	r2, r3, #29
 8007140:	d41f      	bmi.n	8007182 <_Unwind_VRS_Pop+0x236>
 8007142:	f1b8 0f0f 	cmp.w	r8, #15
 8007146:	d924      	bls.n	8007192 <_Unwind_VRS_Pop+0x246>
 8007148:	466f      	mov	r7, sp
 800714a:	f1c8 0510 	rsb	r5, r8, #16
 800714e:	4638      	mov	r0, r7
 8007150:	f000 f856 	bl	8007200 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8007154:	2d00      	cmp	r5, #0
 8007156:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8007158:	dd80      	ble.n	800705c <_Unwind_VRS_Pop+0x110>
 800715a:	af20      	add	r7, sp, #128	; 0x80
 800715c:	e76f      	b.n	800703e <_Unwind_VRS_Pop+0xf2>
 800715e:	f023 0310 	bic.w	r3, r3, #16
 8007162:	6033      	str	r3, [r6, #0]
 8007164:	f506 70e8 	add.w	r0, r6, #464	; 0x1d0
 8007168:	f000 f89c 	bl	80072a4 <__gnu_Unwind_Save_WMMXC>
 800716c:	e706      	b.n	8006f7c <_Unwind_VRS_Pop+0x30>
 800716e:	f023 0308 	bic.w	r3, r3, #8
 8007172:	6003      	str	r3, [r0, #0]
 8007174:	f500 70a8 	add.w	r0, r0, #336	; 0x150
 8007178:	f000 f868 	bl	800724c <__gnu_Unwind_Save_WMMXD>
 800717c:	e72c      	b.n	8006fd8 <_Unwind_VRS_Pop+0x8c>
 800717e:	af20      	add	r7, sp, #128	; 0x80
 8007180:	e7be      	b.n	8007100 <_Unwind_VRS_Pop+0x1b4>
 8007182:	4630      	mov	r0, r6
 8007184:	f023 0304 	bic.w	r3, r3, #4
 8007188:	f840 3bd0 	str.w	r3, [r0], #208
 800718c:	f000 f838 	bl	8007200 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8007190:	e7d7      	b.n	8007142 <_Unwind_VRS_Pop+0x1f6>
 8007192:	a820      	add	r0, sp, #128	; 0x80
 8007194:	f000 f82c 	bl	80071f0 <__gnu_Unwind_Save_VFP_D>
 8007198:	e7d6      	b.n	8007148 <_Unwind_VRS_Pop+0x1fc>
 800719a:	f04f 0900 	mov.w	r9, #0
 800719e:	e7be      	b.n	800711e <_Unwind_VRS_Pop+0x1d2>
 80071a0:	f1b8 0f0f 	cmp.w	r8, #15
 80071a4:	f63f af46 	bhi.w	8007034 <_Unwind_VRS_Pop+0xe8>
 80071a8:	af20      	add	r7, sp, #128	; 0x80
 80071aa:	4638      	mov	r0, r7
 80071ac:	f000 f820 	bl	80071f0 <__gnu_Unwind_Save_VFP_D>
 80071b0:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80071b2:	2d00      	cmp	r5, #0
 80071b4:	f47f af41 	bne.w	800703a <_Unwind_VRS_Pop+0xee>
 80071b8:	4638      	mov	r0, r7
 80071ba:	f000 f815 	bl	80071e8 <__gnu_Unwind_Restore_VFP_D>
 80071be:	e768      	b.n	8007092 <_Unwind_VRS_Pop+0x146>

080071c0 <__restore_core_regs>:
 80071c0:	f100 0134 	add.w	r1, r0, #52	; 0x34
 80071c4:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 80071c8:	469c      	mov	ip, r3
 80071ca:	46a6      	mov	lr, r4
 80071cc:	f84c 5d04 	str.w	r5, [ip, #-4]!
 80071d0:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80071d4:	46e5      	mov	sp, ip
 80071d6:	bd00      	pop	{pc}

080071d8 <__gnu_Unwind_Restore_VFP>:
 80071d8:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 80071dc:	4770      	bx	lr
 80071de:	bf00      	nop

080071e0 <__gnu_Unwind_Save_VFP>:
 80071e0:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 80071e4:	4770      	bx	lr
 80071e6:	bf00      	nop

080071e8 <__gnu_Unwind_Restore_VFP_D>:
 80071e8:	ec90 0b20 	vldmia	r0, {d0-d15}
 80071ec:	4770      	bx	lr
 80071ee:	bf00      	nop

080071f0 <__gnu_Unwind_Save_VFP_D>:
 80071f0:	ec80 0b20 	vstmia	r0, {d0-d15}
 80071f4:	4770      	bx	lr
 80071f6:	bf00      	nop

080071f8 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80071f8:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80071fc:	4770      	bx	lr
 80071fe:	bf00      	nop

08007200 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8007200:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8007204:	4770      	bx	lr
 8007206:	bf00      	nop

08007208 <__gnu_Unwind_Restore_WMMXD>:
 8007208:	ecf0 0102 	ldfe	f0, [r0], #8
 800720c:	ecf0 1102 	ldfe	f1, [r0], #8
 8007210:	ecf0 2102 	ldfe	f2, [r0], #8
 8007214:	ecf0 3102 	ldfe	f3, [r0], #8
 8007218:	ecf0 4102 	ldfe	f4, [r0], #8
 800721c:	ecf0 5102 	ldfe	f5, [r0], #8
 8007220:	ecf0 6102 	ldfe	f6, [r0], #8
 8007224:	ecf0 7102 	ldfe	f7, [r0], #8
 8007228:	ecf0 8102 	ldfp	f0, [r0], #8
 800722c:	ecf0 9102 	ldfp	f1, [r0], #8
 8007230:	ecf0 a102 	ldfp	f2, [r0], #8
 8007234:	ecf0 b102 	ldfp	f3, [r0], #8
 8007238:	ecf0 c102 	ldfp	f4, [r0], #8
 800723c:	ecf0 d102 	ldfp	f5, [r0], #8
 8007240:	ecf0 e102 	ldfp	f6, [r0], #8
 8007244:	ecf0 f102 	ldfp	f7, [r0], #8
 8007248:	4770      	bx	lr
 800724a:	bf00      	nop

0800724c <__gnu_Unwind_Save_WMMXD>:
 800724c:	ece0 0102 	stfe	f0, [r0], #8
 8007250:	ece0 1102 	stfe	f1, [r0], #8
 8007254:	ece0 2102 	stfe	f2, [r0], #8
 8007258:	ece0 3102 	stfe	f3, [r0], #8
 800725c:	ece0 4102 	stfe	f4, [r0], #8
 8007260:	ece0 5102 	stfe	f5, [r0], #8
 8007264:	ece0 6102 	stfe	f6, [r0], #8
 8007268:	ece0 7102 	stfe	f7, [r0], #8
 800726c:	ece0 8102 	stfp	f0, [r0], #8
 8007270:	ece0 9102 	stfp	f1, [r0], #8
 8007274:	ece0 a102 	stfp	f2, [r0], #8
 8007278:	ece0 b102 	stfp	f3, [r0], #8
 800727c:	ece0 c102 	stfp	f4, [r0], #8
 8007280:	ece0 d102 	stfp	f5, [r0], #8
 8007284:	ece0 e102 	stfp	f6, [r0], #8
 8007288:	ece0 f102 	stfp	f7, [r0], #8
 800728c:	4770      	bx	lr
 800728e:	bf00      	nop

08007290 <__gnu_Unwind_Restore_WMMXC>:
 8007290:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8007294:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8007298:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 800729c:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 80072a0:	4770      	bx	lr
 80072a2:	bf00      	nop

080072a4 <__gnu_Unwind_Save_WMMXC>:
 80072a4:	fca0 8101 	stc2	1, cr8, [r0], #4
 80072a8:	fca0 9101 	stc2	1, cr9, [r0], #4
 80072ac:	fca0 a101 	stc2	1, cr10, [r0], #4
 80072b0:	fca0 b101 	stc2	1, cr11, [r0], #4
 80072b4:	4770      	bx	lr
 80072b6:	bf00      	nop

080072b8 <_Unwind_RaiseException>:
 80072b8:	46ec      	mov	ip, sp
 80072ba:	b500      	push	{lr}
 80072bc:	e92d 5000 	stmdb	sp!, {ip, lr}
 80072c0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80072c4:	f04f 0300 	mov.w	r3, #0
 80072c8:	e92d 000c 	stmdb	sp!, {r2, r3}
 80072cc:	a901      	add	r1, sp, #4
 80072ce:	f7ff fbe7 	bl	8006aa0 <__gnu_Unwind_RaiseException>
 80072d2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80072d6:	b012      	add	sp, #72	; 0x48
 80072d8:	4770      	bx	lr
 80072da:	bf00      	nop

080072dc <_Unwind_Resume>:
 80072dc:	46ec      	mov	ip, sp
 80072de:	b500      	push	{lr}
 80072e0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80072e4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80072e8:	f04f 0300 	mov.w	r3, #0
 80072ec:	e92d 000c 	stmdb	sp!, {r2, r3}
 80072f0:	a901      	add	r1, sp, #4
 80072f2:	f7ff fc13 	bl	8006b1c <__gnu_Unwind_Resume>
 80072f6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80072fa:	b012      	add	sp, #72	; 0x48
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop

08007300 <_Unwind_Resume_or_Rethrow>:
 8007300:	46ec      	mov	ip, sp
 8007302:	b500      	push	{lr}
 8007304:	e92d 5000 	stmdb	sp!, {ip, lr}
 8007308:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800730c:	f04f 0300 	mov.w	r3, #0
 8007310:	e92d 000c 	stmdb	sp!, {r2, r3}
 8007314:	a901      	add	r1, sp, #4
 8007316:	f7ff fc23 	bl	8006b60 <__gnu_Unwind_Resume_or_Rethrow>
 800731a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800731e:	b012      	add	sp, #72	; 0x48
 8007320:	4770      	bx	lr
 8007322:	bf00      	nop

08007324 <_Unwind_ForcedUnwind>:
 8007324:	46ec      	mov	ip, sp
 8007326:	b500      	push	{lr}
 8007328:	e92d 5000 	stmdb	sp!, {ip, lr}
 800732c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8007330:	f04f 0300 	mov.w	r3, #0
 8007334:	e92d 000c 	stmdb	sp!, {r2, r3}
 8007338:	ab01      	add	r3, sp, #4
 800733a:	f7ff fbe5 	bl	8006b08 <__gnu_Unwind_ForcedUnwind>
 800733e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8007342:	b012      	add	sp, #72	; 0x48
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop

08007348 <_Unwind_Backtrace>:
 8007348:	46ec      	mov	ip, sp
 800734a:	b500      	push	{lr}
 800734c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8007350:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8007354:	f04f 0300 	mov.w	r3, #0
 8007358:	e92d 000c 	stmdb	sp!, {r2, r3}
 800735c:	aa01      	add	r2, sp, #4
 800735e:	f7ff fc5b 	bl	8006c18 <__gnu_Unwind_Backtrace>
 8007362:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8007366:	b012      	add	sp, #72	; 0x48
 8007368:	4770      	bx	lr
 800736a:	bf00      	nop

0800736c <next_unwind_byte>:
 800736c:	7a02      	ldrb	r2, [r0, #8]
 800736e:	4603      	mov	r3, r0
 8007370:	b97a      	cbnz	r2, 8007392 <next_unwind_byte+0x26>
 8007372:	7a42      	ldrb	r2, [r0, #9]
 8007374:	b1a2      	cbz	r2, 80073a0 <next_unwind_byte+0x34>
 8007376:	f04f 0c03 	mov.w	ip, #3
 800737a:	6841      	ldr	r1, [r0, #4]
 800737c:	3a01      	subs	r2, #1
 800737e:	7242      	strb	r2, [r0, #9]
 8007380:	6808      	ldr	r0, [r1, #0]
 8007382:	1d0a      	adds	r2, r1, #4
 8007384:	605a      	str	r2, [r3, #4]
 8007386:	0202      	lsls	r2, r0, #8
 8007388:	f883 c008 	strb.w	ip, [r3, #8]
 800738c:	0e00      	lsrs	r0, r0, #24
 800738e:	601a      	str	r2, [r3, #0]
 8007390:	4770      	bx	lr
 8007392:	6800      	ldr	r0, [r0, #0]
 8007394:	3a01      	subs	r2, #1
 8007396:	721a      	strb	r2, [r3, #8]
 8007398:	0202      	lsls	r2, r0, #8
 800739a:	601a      	str	r2, [r3, #0]
 800739c:	0e00      	lsrs	r0, r0, #24
 800739e:	4770      	bx	lr
 80073a0:	20b0      	movs	r0, #176	; 0xb0
 80073a2:	4770      	bx	lr

080073a4 <_Unwind_GetGR.constprop.0>:
 80073a4:	2300      	movs	r3, #0
 80073a6:	b500      	push	{lr}
 80073a8:	b085      	sub	sp, #20
 80073aa:	a903      	add	r1, sp, #12
 80073ac:	9100      	str	r1, [sp, #0]
 80073ae:	220c      	movs	r2, #12
 80073b0:	4619      	mov	r1, r3
 80073b2:	f7ff fbe7 	bl	8006b84 <_Unwind_VRS_Get>
 80073b6:	9803      	ldr	r0, [sp, #12]
 80073b8:	b005      	add	sp, #20
 80073ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80073be:	bf00      	nop

080073c0 <unwind_UCB_from_context>:
 80073c0:	e7f0      	b.n	80073a4 <_Unwind_GetGR.constprop.0>
 80073c2:	bf00      	nop

080073c4 <__gnu_unwind_execute>:
 80073c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80073c8:	f04f 0800 	mov.w	r8, #0
 80073cc:	4605      	mov	r5, r0
 80073ce:	460e      	mov	r6, r1
 80073d0:	b085      	sub	sp, #20
 80073d2:	4630      	mov	r0, r6
 80073d4:	f7ff ffca 	bl	800736c <next_unwind_byte>
 80073d8:	28b0      	cmp	r0, #176	; 0xb0
 80073da:	4604      	mov	r4, r0
 80073dc:	f000 80ba 	beq.w	8007554 <__gnu_unwind_execute+0x190>
 80073e0:	0607      	lsls	r7, r0, #24
 80073e2:	d520      	bpl.n	8007426 <__gnu_unwind_execute+0x62>
 80073e4:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 80073e8:	2b80      	cmp	r3, #128	; 0x80
 80073ea:	d04d      	beq.n	8007488 <__gnu_unwind_execute+0xc4>
 80073ec:	2b90      	cmp	r3, #144	; 0x90
 80073ee:	d036      	beq.n	800745e <__gnu_unwind_execute+0x9a>
 80073f0:	2ba0      	cmp	r3, #160	; 0xa0
 80073f2:	d060      	beq.n	80074b6 <__gnu_unwind_execute+0xf2>
 80073f4:	2bb0      	cmp	r3, #176	; 0xb0
 80073f6:	d073      	beq.n	80074e0 <__gnu_unwind_execute+0x11c>
 80073f8:	2bc0      	cmp	r3, #192	; 0xc0
 80073fa:	f000 808a 	beq.w	8007512 <__gnu_unwind_execute+0x14e>
 80073fe:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8007402:	2bd0      	cmp	r3, #208	; 0xd0
 8007404:	d10b      	bne.n	800741e <__gnu_unwind_execute+0x5a>
 8007406:	f000 0207 	and.w	r2, r0, #7
 800740a:	3201      	adds	r2, #1
 800740c:	2305      	movs	r3, #5
 800740e:	2101      	movs	r1, #1
 8007410:	4628      	mov	r0, r5
 8007412:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8007416:	f7ff fd99 	bl	8006f4c <_Unwind_VRS_Pop>
 800741a:	2800      	cmp	r0, #0
 800741c:	d0d9      	beq.n	80073d2 <__gnu_unwind_execute+0xe>
 800741e:	2009      	movs	r0, #9
 8007420:	b005      	add	sp, #20
 8007422:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007426:	0083      	lsls	r3, r0, #2
 8007428:	b2db      	uxtb	r3, r3
 800742a:	1d1f      	adds	r7, r3, #4
 800742c:	2300      	movs	r3, #0
 800742e:	f10d 090c 	add.w	r9, sp, #12
 8007432:	4619      	mov	r1, r3
 8007434:	220d      	movs	r2, #13
 8007436:	4628      	mov	r0, r5
 8007438:	f8cd 9000 	str.w	r9, [sp]
 800743c:	f7ff fba2 	bl	8006b84 <_Unwind_VRS_Get>
 8007440:	9b03      	ldr	r3, [sp, #12]
 8007442:	0660      	lsls	r0, r4, #25
 8007444:	bf4c      	ite	mi
 8007446:	1bdf      	submi	r7, r3, r7
 8007448:	18ff      	addpl	r7, r7, r3
 800744a:	2300      	movs	r3, #0
 800744c:	220d      	movs	r2, #13
 800744e:	4628      	mov	r0, r5
 8007450:	4619      	mov	r1, r3
 8007452:	f8cd 9000 	str.w	r9, [sp]
 8007456:	9703      	str	r7, [sp, #12]
 8007458:	f7ff fbba 	bl	8006bd0 <_Unwind_VRS_Set>
 800745c:	e7b9      	b.n	80073d2 <__gnu_unwind_execute+0xe>
 800745e:	f000 030d 	and.w	r3, r0, #13
 8007462:	2b0d      	cmp	r3, #13
 8007464:	d0db      	beq.n	800741e <__gnu_unwind_execute+0x5a>
 8007466:	2300      	movs	r3, #0
 8007468:	af03      	add	r7, sp, #12
 800746a:	4619      	mov	r1, r3
 800746c:	f000 020f 	and.w	r2, r0, #15
 8007470:	9700      	str	r7, [sp, #0]
 8007472:	4628      	mov	r0, r5
 8007474:	f7ff fb86 	bl	8006b84 <_Unwind_VRS_Get>
 8007478:	2300      	movs	r3, #0
 800747a:	220d      	movs	r2, #13
 800747c:	4628      	mov	r0, r5
 800747e:	4619      	mov	r1, r3
 8007480:	9700      	str	r7, [sp, #0]
 8007482:	f7ff fba5 	bl	8006bd0 <_Unwind_VRS_Set>
 8007486:	e7a4      	b.n	80073d2 <__gnu_unwind_execute+0xe>
 8007488:	4630      	mov	r0, r6
 800748a:	f7ff ff6f 	bl	800736c <next_unwind_byte>
 800748e:	0224      	lsls	r4, r4, #8
 8007490:	4320      	orrs	r0, r4
 8007492:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8007496:	d0c2      	beq.n	800741e <__gnu_unwind_execute+0x5a>
 8007498:	2300      	movs	r3, #0
 800749a:	0104      	lsls	r4, r0, #4
 800749c:	4619      	mov	r1, r3
 800749e:	4628      	mov	r0, r5
 80074a0:	b2a2      	uxth	r2, r4
 80074a2:	f7ff fd53 	bl	8006f4c <_Unwind_VRS_Pop>
 80074a6:	2800      	cmp	r0, #0
 80074a8:	d1b9      	bne.n	800741e <__gnu_unwind_execute+0x5a>
 80074aa:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 80074ae:	bf18      	it	ne
 80074b0:	f04f 0801 	movne.w	r8, #1
 80074b4:	e78d      	b.n	80073d2 <__gnu_unwind_execute+0xe>
 80074b6:	43c3      	mvns	r3, r0
 80074b8:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 80074bc:	f003 0307 	and.w	r3, r3, #7
 80074c0:	411a      	asrs	r2, r3
 80074c2:	2300      	movs	r3, #0
 80074c4:	0701      	lsls	r1, r0, #28
 80074c6:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 80074ca:	bf48      	it	mi
 80074cc:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 80074d0:	4628      	mov	r0, r5
 80074d2:	4619      	mov	r1, r3
 80074d4:	f7ff fd3a 	bl	8006f4c <_Unwind_VRS_Pop>
 80074d8:	2800      	cmp	r0, #0
 80074da:	f43f af7a 	beq.w	80073d2 <__gnu_unwind_execute+0xe>
 80074de:	e79e      	b.n	800741e <__gnu_unwind_execute+0x5a>
 80074e0:	28b1      	cmp	r0, #177	; 0xb1
 80074e2:	d03c      	beq.n	800755e <__gnu_unwind_execute+0x19a>
 80074e4:	28b2      	cmp	r0, #178	; 0xb2
 80074e6:	f000 80b0 	beq.w	800764a <__gnu_unwind_execute+0x286>
 80074ea:	28b3      	cmp	r0, #179	; 0xb3
 80074ec:	d04a      	beq.n	8007584 <__gnu_unwind_execute+0x1c0>
 80074ee:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 80074f2:	2bb4      	cmp	r3, #180	; 0xb4
 80074f4:	d093      	beq.n	800741e <__gnu_unwind_execute+0x5a>
 80074f6:	2301      	movs	r3, #1
 80074f8:	f000 0207 	and.w	r2, r0, #7
 80074fc:	441a      	add	r2, r3
 80074fe:	4628      	mov	r0, r5
 8007500:	4619      	mov	r1, r3
 8007502:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8007506:	f7ff fd21 	bl	8006f4c <_Unwind_VRS_Pop>
 800750a:	2800      	cmp	r0, #0
 800750c:	f43f af61 	beq.w	80073d2 <__gnu_unwind_execute+0xe>
 8007510:	e785      	b.n	800741e <__gnu_unwind_execute+0x5a>
 8007512:	28c6      	cmp	r0, #198	; 0xc6
 8007514:	d04f      	beq.n	80075b6 <__gnu_unwind_execute+0x1f2>
 8007516:	28c7      	cmp	r0, #199	; 0xc7
 8007518:	d061      	beq.n	80075de <__gnu_unwind_execute+0x21a>
 800751a:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 800751e:	2bc0      	cmp	r3, #192	; 0xc0
 8007520:	d070      	beq.n	8007604 <__gnu_unwind_execute+0x240>
 8007522:	28c8      	cmp	r0, #200	; 0xc8
 8007524:	d07c      	beq.n	8007620 <__gnu_unwind_execute+0x25c>
 8007526:	28c9      	cmp	r0, #201	; 0xc9
 8007528:	f47f af79 	bne.w	800741e <__gnu_unwind_execute+0x5a>
 800752c:	4630      	mov	r0, r6
 800752e:	f7ff ff1d 	bl	800736c <next_unwind_byte>
 8007532:	2305      	movs	r3, #5
 8007534:	4602      	mov	r2, r0
 8007536:	2101      	movs	r1, #1
 8007538:	4628      	mov	r0, r5
 800753a:	0314      	lsls	r4, r2, #12
 800753c:	f002 020f 	and.w	r2, r2, #15
 8007540:	f404 2470 	and.w	r4, r4, #983040	; 0xf0000
 8007544:	440a      	add	r2, r1
 8007546:	4322      	orrs	r2, r4
 8007548:	f7ff fd00 	bl	8006f4c <_Unwind_VRS_Pop>
 800754c:	2800      	cmp	r0, #0
 800754e:	f43f af40 	beq.w	80073d2 <__gnu_unwind_execute+0xe>
 8007552:	e764      	b.n	800741e <__gnu_unwind_execute+0x5a>
 8007554:	f1b8 0f00 	cmp.w	r8, #0
 8007558:	d01c      	beq.n	8007594 <__gnu_unwind_execute+0x1d0>
 800755a:	2000      	movs	r0, #0
 800755c:	e760      	b.n	8007420 <__gnu_unwind_execute+0x5c>
 800755e:	4630      	mov	r0, r6
 8007560:	f7ff ff04 	bl	800736c <next_unwind_byte>
 8007564:	4602      	mov	r2, r0
 8007566:	2800      	cmp	r0, #0
 8007568:	f43f af59 	beq.w	800741e <__gnu_unwind_execute+0x5a>
 800756c:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8007570:	f47f af55 	bne.w	800741e <__gnu_unwind_execute+0x5a>
 8007574:	4619      	mov	r1, r3
 8007576:	4628      	mov	r0, r5
 8007578:	f7ff fce8 	bl	8006f4c <_Unwind_VRS_Pop>
 800757c:	2800      	cmp	r0, #0
 800757e:	f43f af28 	beq.w	80073d2 <__gnu_unwind_execute+0xe>
 8007582:	e74c      	b.n	800741e <__gnu_unwind_execute+0x5a>
 8007584:	4630      	mov	r0, r6
 8007586:	f7ff fef1 	bl	800736c <next_unwind_byte>
 800758a:	2301      	movs	r3, #1
 800758c:	4602      	mov	r2, r0
 800758e:	4619      	mov	r1, r3
 8007590:	4628      	mov	r0, r5
 8007592:	e7d2      	b.n	800753a <__gnu_unwind_execute+0x176>
 8007594:	ac03      	add	r4, sp, #12
 8007596:	4643      	mov	r3, r8
 8007598:	220e      	movs	r2, #14
 800759a:	4641      	mov	r1, r8
 800759c:	4628      	mov	r0, r5
 800759e:	9400      	str	r4, [sp, #0]
 80075a0:	f7ff faf0 	bl	8006b84 <_Unwind_VRS_Get>
 80075a4:	4643      	mov	r3, r8
 80075a6:	220f      	movs	r2, #15
 80075a8:	4628      	mov	r0, r5
 80075aa:	4641      	mov	r1, r8
 80075ac:	9400      	str	r4, [sp, #0]
 80075ae:	f7ff fb0f 	bl	8006bd0 <_Unwind_VRS_Set>
 80075b2:	4640      	mov	r0, r8
 80075b4:	e734      	b.n	8007420 <__gnu_unwind_execute+0x5c>
 80075b6:	4630      	mov	r0, r6
 80075b8:	f7ff fed8 	bl	800736c <next_unwind_byte>
 80075bc:	4602      	mov	r2, r0
 80075be:	2303      	movs	r3, #3
 80075c0:	0314      	lsls	r4, r2, #12
 80075c2:	f002 020f 	and.w	r2, r2, #15
 80075c6:	f404 2470 	and.w	r4, r4, #983040	; 0xf0000
 80075ca:	3201      	adds	r2, #1
 80075cc:	4628      	mov	r0, r5
 80075ce:	4619      	mov	r1, r3
 80075d0:	4322      	orrs	r2, r4
 80075d2:	f7ff fcbb 	bl	8006f4c <_Unwind_VRS_Pop>
 80075d6:	2800      	cmp	r0, #0
 80075d8:	f43f aefb 	beq.w	80073d2 <__gnu_unwind_execute+0xe>
 80075dc:	e71f      	b.n	800741e <__gnu_unwind_execute+0x5a>
 80075de:	4630      	mov	r0, r6
 80075e0:	f7ff fec4 	bl	800736c <next_unwind_byte>
 80075e4:	4602      	mov	r2, r0
 80075e6:	2800      	cmp	r0, #0
 80075e8:	f43f af19 	beq.w	800741e <__gnu_unwind_execute+0x5a>
 80075ec:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 80075f0:	f47f af15 	bne.w	800741e <__gnu_unwind_execute+0x5a>
 80075f4:	2104      	movs	r1, #4
 80075f6:	4628      	mov	r0, r5
 80075f8:	f7ff fca8 	bl	8006f4c <_Unwind_VRS_Pop>
 80075fc:	2800      	cmp	r0, #0
 80075fe:	f43f aee8 	beq.w	80073d2 <__gnu_unwind_execute+0xe>
 8007602:	e70c      	b.n	800741e <__gnu_unwind_execute+0x5a>
 8007604:	2303      	movs	r3, #3
 8007606:	f000 020f 	and.w	r2, r0, #15
 800760a:	3201      	adds	r2, #1
 800760c:	4628      	mov	r0, r5
 800760e:	4619      	mov	r1, r3
 8007610:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8007614:	f7ff fc9a 	bl	8006f4c <_Unwind_VRS_Pop>
 8007618:	2800      	cmp	r0, #0
 800761a:	f43f aeda 	beq.w	80073d2 <__gnu_unwind_execute+0xe>
 800761e:	e6fe      	b.n	800741e <__gnu_unwind_execute+0x5a>
 8007620:	4630      	mov	r0, r6
 8007622:	f7ff fea3 	bl	800736c <next_unwind_byte>
 8007626:	4602      	mov	r2, r0
 8007628:	2101      	movs	r1, #1
 800762a:	f002 04f0 	and.w	r4, r2, #240	; 0xf0
 800762e:	f002 020f 	and.w	r2, r2, #15
 8007632:	3410      	adds	r4, #16
 8007634:	440a      	add	r2, r1
 8007636:	2305      	movs	r3, #5
 8007638:	4628      	mov	r0, r5
 800763a:	ea42 3204 	orr.w	r2, r2, r4, lsl #12
 800763e:	f7ff fc85 	bl	8006f4c <_Unwind_VRS_Pop>
 8007642:	2800      	cmp	r0, #0
 8007644:	f43f aec5 	beq.w	80073d2 <__gnu_unwind_execute+0xe>
 8007648:	e6e9      	b.n	800741e <__gnu_unwind_execute+0x5a>
 800764a:	2300      	movs	r3, #0
 800764c:	f10d 090c 	add.w	r9, sp, #12
 8007650:	220d      	movs	r2, #13
 8007652:	4619      	mov	r1, r3
 8007654:	4628      	mov	r0, r5
 8007656:	f8cd 9000 	str.w	r9, [sp]
 800765a:	f7ff fa93 	bl	8006b84 <_Unwind_VRS_Get>
 800765e:	4630      	mov	r0, r6
 8007660:	f7ff fe84 	bl	800736c <next_unwind_byte>
 8007664:	0602      	lsls	r2, r0, #24
 8007666:	f04f 0402 	mov.w	r4, #2
 800766a:	d50c      	bpl.n	8007686 <__gnu_unwind_execute+0x2c2>
 800766c:	9b03      	ldr	r3, [sp, #12]
 800766e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8007672:	40a0      	lsls	r0, r4
 8007674:	4418      	add	r0, r3
 8007676:	9003      	str	r0, [sp, #12]
 8007678:	4630      	mov	r0, r6
 800767a:	f7ff fe77 	bl	800736c <next_unwind_byte>
 800767e:	0603      	lsls	r3, r0, #24
 8007680:	f104 0407 	add.w	r4, r4, #7
 8007684:	d4f2      	bmi.n	800766c <__gnu_unwind_execute+0x2a8>
 8007686:	9b03      	ldr	r3, [sp, #12]
 8007688:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 800768c:	40a2      	lsls	r2, r4
 800768e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8007692:	441a      	add	r2, r3
 8007694:	2300      	movs	r3, #0
 8007696:	9203      	str	r2, [sp, #12]
 8007698:	4628      	mov	r0, r5
 800769a:	220d      	movs	r2, #13
 800769c:	4619      	mov	r1, r3
 800769e:	f8cd 9000 	str.w	r9, [sp]
 80076a2:	f7ff fa95 	bl	8006bd0 <_Unwind_VRS_Set>
 80076a6:	e694      	b.n	80073d2 <__gnu_unwind_execute+0xe>

080076a8 <__gnu_unwind_frame>:
 80076a8:	460b      	mov	r3, r1
 80076aa:	f04f 0c03 	mov.w	ip, #3
 80076ae:	b500      	push	{lr}
 80076b0:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80076b2:	4618      	mov	r0, r3
 80076b4:	6853      	ldr	r3, [r2, #4]
 80076b6:	b085      	sub	sp, #20
 80076b8:	3208      	adds	r2, #8
 80076ba:	9202      	str	r2, [sp, #8]
 80076bc:	a901      	add	r1, sp, #4
 80076be:	0e1a      	lsrs	r2, r3, #24
 80076c0:	021b      	lsls	r3, r3, #8
 80076c2:	f88d c00c 	strb.w	ip, [sp, #12]
 80076c6:	9301      	str	r3, [sp, #4]
 80076c8:	f88d 200d 	strb.w	r2, [sp, #13]
 80076cc:	f7ff fe7a 	bl	80073c4 <__gnu_unwind_execute>
 80076d0:	b005      	add	sp, #20
 80076d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80076d6:	bf00      	nop

080076d8 <_Unwind_GetRegionStart>:
 80076d8:	b508      	push	{r3, lr}
 80076da:	f7ff fe71 	bl	80073c0 <unwind_UCB_from_context>
 80076de:	6c80      	ldr	r0, [r0, #72]	; 0x48
 80076e0:	bd08      	pop	{r3, pc}
 80076e2:	bf00      	nop

080076e4 <_Unwind_GetLanguageSpecificData>:
 80076e4:	b508      	push	{r3, lr}
 80076e6:	f7ff fe6b 	bl	80073c0 <unwind_UCB_from_context>
 80076ea:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 80076ec:	79c3      	ldrb	r3, [r0, #7]
 80076ee:	3302      	adds	r3, #2
 80076f0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80076f4:	bd08      	pop	{r3, pc}
 80076f6:	bf00      	nop

080076f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80076f8:	b510      	push	{r4, lr}
 80076fa:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 80076fc:	4b07      	ldr	r3, [pc, #28]	; (800771c <HAL_InitTick+0x24>)
 80076fe:	6818      	ldr	r0, [r3, #0]
 8007700:	4b07      	ldr	r3, [pc, #28]	; (8007720 <HAL_InitTick+0x28>)
 8007702:	fba3 3000 	umull	r3, r0, r3, r0
 8007706:	0980      	lsrs	r0, r0, #6
 8007708:	f000 fa8c 	bl	8007c24 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800770c:	2200      	movs	r2, #0
 800770e:	4621      	mov	r1, r4
 8007710:	f04f 30ff 	mov.w	r0, #4294967295
 8007714:	f000 fa50 	bl	8007bb8 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8007718:	2000      	movs	r0, #0
 800771a:	bd10      	pop	{r4, pc}
 800771c:	20000000 	.word	0x20000000
 8007720:	10624dd3 	.word	0x10624dd3

08007724 <HAL_Init>:
{
 8007724:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007726:	4a07      	ldr	r2, [pc, #28]	; (8007744 <HAL_Init+0x20>)
 8007728:	6813      	ldr	r3, [r2, #0]
 800772a:	f043 0310 	orr.w	r3, r3, #16
 800772e:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007730:	2003      	movs	r0, #3
 8007732:	f000 fa2f 	bl	8007b94 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8007736:	2000      	movs	r0, #0
 8007738:	f7ff ffde 	bl	80076f8 <HAL_InitTick>
  HAL_MspInit();
 800773c:	f002 fb32 	bl	8009da4 <HAL_MspInit>
}
 8007740:	2000      	movs	r0, #0
 8007742:	bd08      	pop	{r3, pc}
 8007744:	40022000 	.word	0x40022000

08007748 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8007748:	4a02      	ldr	r2, [pc, #8]	; (8007754 <HAL_IncTick+0xc>)
 800774a:	6813      	ldr	r3, [r2, #0]
 800774c:	3301      	adds	r3, #1
 800774e:	6013      	str	r3, [r2, #0]
}
 8007750:	4770      	bx	lr
 8007752:	bf00      	nop
 8007754:	20000870 	.word	0x20000870

08007758 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8007758:	4b01      	ldr	r3, [pc, #4]	; (8007760 <HAL_GetTick+0x8>)
 800775a:	6818      	ldr	r0, [r3, #0]
}
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop
 8007760:	20000870 	.word	0x20000870

08007764 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8007764:	b530      	push	{r4, r5, lr}
 8007766:	b083      	sub	sp, #12
 8007768:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 800776a:	f7ff fff5 	bl	8007758 <HAL_GetTick>
 800776e:	4605      	mov	r5, r0
  uint32_t wait = Delay;
 8007770:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007772:	f1b4 3fff 	cmp.w	r4, #4294967295
  {
     wait++;
 8007776:	bf18      	it	ne
 8007778:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800777a:	f7ff ffed 	bl	8007758 <HAL_GetTick>
 800777e:	1b40      	subs	r0, r0, r5
 8007780:	42a0      	cmp	r0, r4
 8007782:	d3fa      	bcc.n	800777a <HAL_Delay+0x16>
  {
  }
}
 8007784:	b003      	add	sp, #12
 8007786:	bd30      	pop	{r4, r5, pc}

08007788 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8007788:	b430      	push	{r4, r5}
 800778a:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 800778c:	2200      	movs	r2, #0
 800778e:	9201      	str	r2, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007790:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 8007794:	2a01      	cmp	r2, #1
 8007796:	f000 8095 	beq.w	80078c4 <HAL_ADC_ConfigChannel+0x13c>
 800779a:	4603      	mov	r3, r0
 800779c:	2201      	movs	r2, #1
 800779e:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80077a2:	684a      	ldr	r2, [r1, #4]
 80077a4:	2a06      	cmp	r2, #6
 80077a6:	d82d      	bhi.n	8007804 <HAL_ADC_ConfigChannel+0x7c>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80077a8:	6804      	ldr	r4, [r0, #0]
 80077aa:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80077ac:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80077b0:	3a05      	subs	r2, #5
 80077b2:	f04f 0c1f 	mov.w	ip, #31
 80077b6:	fa0c fc02 	lsl.w	ip, ip, r2
 80077ba:	ea20 000c 	bic.w	r0, r0, ip
 80077be:	680d      	ldr	r5, [r1, #0]
 80077c0:	fa05 f202 	lsl.w	r2, r5, r2
 80077c4:	4302      	orrs	r2, r0
 80077c6:	6362      	str	r2, [r4, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80077c8:	680a      	ldr	r2, [r1, #0]
 80077ca:	2a09      	cmp	r2, #9
 80077cc:	d93a      	bls.n	8007844 <HAL_ADC_ConfigChannel+0xbc>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80077ce:	681c      	ldr	r4, [r3, #0]
 80077d0:	68e0      	ldr	r0, [r4, #12]
 80077d2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80077d6:	3a1e      	subs	r2, #30
 80077d8:	f04f 0c07 	mov.w	ip, #7
 80077dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80077e0:	ea20 000c 	bic.w	r0, r0, ip
 80077e4:	688d      	ldr	r5, [r1, #8]
 80077e6:	fa05 f202 	lsl.w	r2, r5, r2
 80077ea:	4302      	orrs	r2, r0
 80077ec:	60e2      	str	r2, [r4, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80077ee:	680a      	ldr	r2, [r1, #0]
 80077f0:	3a10      	subs	r2, #16
 80077f2:	2a01      	cmp	r2, #1
 80077f4:	d936      	bls.n	8007864 <HAL_ADC_ConfigChannel+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80077f6:	2000      	movs	r0, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80077f8:	2200      	movs	r2, #0
 80077fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 80077fe:	b002      	add	sp, #8
 8007800:	bc30      	pop	{r4, r5}
 8007802:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 8007804:	2a0c      	cmp	r2, #12
 8007806:	d80e      	bhi.n	8007826 <HAL_ADC_ConfigChannel+0x9e>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8007808:	6805      	ldr	r5, [r0, #0]
 800780a:	6b28      	ldr	r0, [r5, #48]	; 0x30
 800780c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007810:	3a23      	subs	r2, #35	; 0x23
 8007812:	241f      	movs	r4, #31
 8007814:	4094      	lsls	r4, r2
 8007816:	ea20 0004 	bic.w	r0, r0, r4
 800781a:	680c      	ldr	r4, [r1, #0]
 800781c:	fa04 f202 	lsl.w	r2, r4, r2
 8007820:	4302      	orrs	r2, r0
 8007822:	632a      	str	r2, [r5, #48]	; 0x30
 8007824:	e7d0      	b.n	80077c8 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8007826:	6805      	ldr	r5, [r0, #0]
 8007828:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800782a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800782e:	3a41      	subs	r2, #65	; 0x41
 8007830:	241f      	movs	r4, #31
 8007832:	4094      	lsls	r4, r2
 8007834:	ea20 0004 	bic.w	r0, r0, r4
 8007838:	680c      	ldr	r4, [r1, #0]
 800783a:	fa04 f202 	lsl.w	r2, r4, r2
 800783e:	4302      	orrs	r2, r0
 8007840:	62ea      	str	r2, [r5, #44]	; 0x2c
 8007842:	e7c1      	b.n	80077c8 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8007844:	681c      	ldr	r4, [r3, #0]
 8007846:	6920      	ldr	r0, [r4, #16]
 8007848:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800784c:	f04f 0c07 	mov.w	ip, #7
 8007850:	fa0c fc02 	lsl.w	ip, ip, r2
 8007854:	ea20 000c 	bic.w	r0, r0, ip
 8007858:	688d      	ldr	r5, [r1, #8]
 800785a:	fa05 f202 	lsl.w	r2, r5, r2
 800785e:	4302      	orrs	r2, r0
 8007860:	6122      	str	r2, [r4, #16]
 8007862:	e7c4      	b.n	80077ee <HAL_ADC_ConfigChannel+0x66>
    if (hadc->Instance == ADC1)
 8007864:	6818      	ldr	r0, [r3, #0]
 8007866:	4a18      	ldr	r2, [pc, #96]	; (80078c8 <HAL_ADC_ConfigChannel+0x140>)
 8007868:	4290      	cmp	r0, r2
 800786a:	d005      	beq.n	8007878 <HAL_ADC_ConfigChannel+0xf0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800786c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800786e:	f042 0220 	orr.w	r2, r2, #32
 8007872:	629a      	str	r2, [r3, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8007874:	2001      	movs	r0, #1
 8007876:	e7bf      	b.n	80077f8 <HAL_ADC_ConfigChannel+0x70>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8007878:	6892      	ldr	r2, [r2, #8]
 800787a:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
 800787e:	d11d      	bne.n	80078bc <HAL_ADC_ConfigChannel+0x134>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8007880:	4811      	ldr	r0, [pc, #68]	; (80078c8 <HAL_ADC_ConfigChannel+0x140>)
 8007882:	6882      	ldr	r2, [r0, #8]
 8007884:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8007888:	6082      	str	r2, [r0, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800788a:	680a      	ldr	r2, [r1, #0]
 800788c:	2a10      	cmp	r2, #16
 800788e:	d001      	beq.n	8007894 <HAL_ADC_ConfigChannel+0x10c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007890:	2000      	movs	r0, #0
 8007892:	e7b1      	b.n	80077f8 <HAL_ADC_ConfigChannel+0x70>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007894:	4a0d      	ldr	r2, [pc, #52]	; (80078cc <HAL_ADC_ConfigChannel+0x144>)
 8007896:	6812      	ldr	r2, [r2, #0]
 8007898:	490d      	ldr	r1, [pc, #52]	; (80078d0 <HAL_ADC_ConfigChannel+0x148>)
 800789a:	fba1 1202 	umull	r1, r2, r1, r2
 800789e:	0c92      	lsrs	r2, r2, #18
 80078a0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80078a4:	0052      	lsls	r2, r2, #1
 80078a6:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80078a8:	9a01      	ldr	r2, [sp, #4]
 80078aa:	b14a      	cbz	r2, 80078c0 <HAL_ADC_ConfigChannel+0x138>
            wait_loop_index--;
 80078ac:	9a01      	ldr	r2, [sp, #4]
 80078ae:	3a01      	subs	r2, #1
 80078b0:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 80078b2:	9a01      	ldr	r2, [sp, #4]
 80078b4:	2a00      	cmp	r2, #0
 80078b6:	d1f9      	bne.n	80078ac <HAL_ADC_ConfigChannel+0x124>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80078b8:	2000      	movs	r0, #0
 80078ba:	e79d      	b.n	80077f8 <HAL_ADC_ConfigChannel+0x70>
 80078bc:	2000      	movs	r0, #0
 80078be:	e79b      	b.n	80077f8 <HAL_ADC_ConfigChannel+0x70>
 80078c0:	2000      	movs	r0, #0
 80078c2:	e799      	b.n	80077f8 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 80078c4:	2002      	movs	r0, #2
 80078c6:	e79a      	b.n	80077fe <HAL_ADC_ConfigChannel+0x76>
 80078c8:	40012400 	.word	0x40012400
 80078cc:	20000000 	.word	0x20000000
 80078d0:	431bde83 	.word	0x431bde83

080078d4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80078d4:	b530      	push	{r4, r5, lr}
 80078d6:	b083      	sub	sp, #12
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 80078d8:	2300      	movs	r3, #0
 80078da:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80078dc:	6803      	ldr	r3, [r0, #0]
 80078de:	689a      	ldr	r2, [r3, #8]
 80078e0:	f012 0f01 	tst.w	r2, #1
 80078e4:	d12f      	bne.n	8007946 <ADC_Enable+0x72>
 80078e6:	4604      	mov	r4, r0
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80078e8:	689a      	ldr	r2, [r3, #8]
 80078ea:	f042 0201 	orr.w	r2, r2, #1
 80078ee:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80078f0:	4b16      	ldr	r3, [pc, #88]	; (800794c <ADC_Enable+0x78>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a16      	ldr	r2, [pc, #88]	; (8007950 <ADC_Enable+0x7c>)
 80078f6:	fba2 2303 	umull	r2, r3, r2, r3
 80078fa:	0c9b      	lsrs	r3, r3, #18
 80078fc:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80078fe:	9b01      	ldr	r3, [sp, #4]
 8007900:	b12b      	cbz	r3, 800790e <ADC_Enable+0x3a>
    {
      wait_loop_index--;
 8007902:	9b01      	ldr	r3, [sp, #4]
 8007904:	3b01      	subs	r3, #1
 8007906:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8007908:	9b01      	ldr	r3, [sp, #4]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d1f9      	bne.n	8007902 <ADC_Enable+0x2e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800790e:	f7ff ff23 	bl	8007758 <HAL_GetTick>
 8007912:	4605      	mov	r5, r0

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8007914:	6823      	ldr	r3, [r4, #0]
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	f013 0f01 	tst.w	r3, #1
 800791c:	d111      	bne.n	8007942 <ADC_Enable+0x6e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800791e:	f7ff ff1b 	bl	8007758 <HAL_GetTick>
 8007922:	1b43      	subs	r3, r0, r5
 8007924:	2b02      	cmp	r3, #2
 8007926:	d9f5      	bls.n	8007914 <ADC_Enable+0x40>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007928:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800792a:	f043 0310 	orr.w	r3, r3, #16
 800792e:	62a3      	str	r3, [r4, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007930:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007932:	f043 0301 	orr.w	r3, r3, #1
 8007936:	62e3      	str	r3, [r4, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8007938:	2300      	movs	r3, #0
 800793a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      
        return HAL_ERROR;
 800793e:	2001      	movs	r0, #1
 8007940:	e002      	b.n	8007948 <ADC_Enable+0x74>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8007942:	2000      	movs	r0, #0
 8007944:	e000      	b.n	8007948 <ADC_Enable+0x74>
 8007946:	2000      	movs	r0, #0
}
 8007948:	b003      	add	sp, #12
 800794a:	bd30      	pop	{r4, r5, pc}
 800794c:	20000000 	.word	0x20000000
 8007950:	431bde83 	.word	0x431bde83

08007954 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8007954:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8007956:	6803      	ldr	r3, [r0, #0]
 8007958:	689a      	ldr	r2, [r3, #8]
 800795a:	f012 0f01 	tst.w	r2, #1
 800795e:	d101      	bne.n	8007964 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8007960:	2000      	movs	r0, #0
}
 8007962:	bd38      	pop	{r3, r4, r5, pc}
 8007964:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 8007966:	689a      	ldr	r2, [r3, #8]
 8007968:	f022 0201 	bic.w	r2, r2, #1
 800796c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800796e:	f7ff fef3 	bl	8007758 <HAL_GetTick>
 8007972:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8007974:	6823      	ldr	r3, [r4, #0]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	f013 0f01 	tst.w	r3, #1
 800797c:	d00e      	beq.n	800799c <ADC_ConversionStop_Disable+0x48>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800797e:	f7ff feeb 	bl	8007758 <HAL_GetTick>
 8007982:	1b43      	subs	r3, r0, r5
 8007984:	2b02      	cmp	r3, #2
 8007986:	d9f5      	bls.n	8007974 <ADC_ConversionStop_Disable+0x20>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007988:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800798a:	f043 0310 	orr.w	r3, r3, #16
 800798e:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007990:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007992:	f043 0301 	orr.w	r3, r3, #1
 8007996:	62e3      	str	r3, [r4, #44]	; 0x2c
        return HAL_ERROR;
 8007998:	2001      	movs	r0, #1
 800799a:	e7e2      	b.n	8007962 <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 800799c:	2000      	movs	r0, #0
 800799e:	e7e0      	b.n	8007962 <ADC_ConversionStop_Disable+0xe>

080079a0 <HAL_ADC_Init>:
  if(hadc == NULL)
 80079a0:	2800      	cmp	r0, #0
 80079a2:	d07a      	beq.n	8007a9a <HAL_ADC_Init+0xfa>
{
 80079a4:	b570      	push	{r4, r5, r6, lr}
 80079a6:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 80079a8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d04f      	beq.n	8007a4e <HAL_ADC_Init+0xae>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80079ae:	4620      	mov	r0, r4
 80079b0:	f7ff ffd0 	bl	8007954 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80079b4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80079b6:	f013 0310 	ands.w	r3, r3, #16
 80079ba:	d168      	bne.n	8007a8e <HAL_ADC_Init+0xee>
 80079bc:	2800      	cmp	r0, #0
 80079be:	d166      	bne.n	8007a8e <HAL_ADC_Init+0xee>
    ADC_STATE_CLR_SET(hadc->State,
 80079c0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80079c2:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80079c6:	f022 0202 	bic.w	r2, r2, #2
 80079ca:	f042 0202 	orr.w	r2, r2, #2
 80079ce:	62a2      	str	r2, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80079d0:	68e1      	ldr	r1, [r4, #12]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80079d2:	6862      	ldr	r2, [r4, #4]
 80079d4:	69e5      	ldr	r5, [r4, #28]
 80079d6:	432a      	orrs	r2, r5
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80079d8:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80079dc:	68a5      	ldr	r5, [r4, #8]
 80079de:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80079e2:	d004      	beq.n	80079ee <HAL_ADC_Init+0x4e>
 80079e4:	2d01      	cmp	r5, #1
 80079e6:	bf14      	ite	ne
 80079e8:	461d      	movne	r5, r3
 80079ea:	f44f 7580 	moveq.w	r5, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80079ee:	6966      	ldr	r6, [r4, #20]
 80079f0:	2e01      	cmp	r6, #1
 80079f2:	d032      	beq.n	8007a5a <HAL_ADC_Init+0xba>
      MODIFY_REG(hadc->Instance->CR1,
 80079f4:	6826      	ldr	r6, [r4, #0]
 80079f6:	6871      	ldr	r1, [r6, #4]
 80079f8:	f421 4169 	bic.w	r1, r1, #59648	; 0xe900
 80079fc:	4329      	orrs	r1, r5
 80079fe:	6071      	str	r1, [r6, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8007a00:	6825      	ldr	r5, [r4, #0]
 8007a02:	68ae      	ldr	r6, [r5, #8]
 8007a04:	4926      	ldr	r1, [pc, #152]	; (8007aa0 <HAL_ADC_Init+0x100>)
 8007a06:	4031      	ands	r1, r6
 8007a08:	4311      	orrs	r1, r2
 8007a0a:	60a9      	str	r1, [r5, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8007a0c:	68a1      	ldr	r1, [r4, #8]
 8007a0e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8007a12:	d001      	beq.n	8007a18 <HAL_ADC_Init+0x78>
 8007a14:	2901      	cmp	r1, #1
 8007a16:	d102      	bne.n	8007a1e <HAL_ADC_Init+0x7e>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8007a18:	6923      	ldr	r3, [r4, #16]
 8007a1a:	3b01      	subs	r3, #1
 8007a1c:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8007a1e:	6825      	ldr	r5, [r4, #0]
 8007a20:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8007a22:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 8007a26:	430b      	orrs	r3, r1
 8007a28:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8007a2a:	6823      	ldr	r3, [r4, #0]
 8007a2c:	6899      	ldr	r1, [r3, #8]
 8007a2e:	4b1d      	ldr	r3, [pc, #116]	; (8007aa4 <HAL_ADC_Init+0x104>)
 8007a30:	400b      	ands	r3, r1
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d022      	beq.n	8007a7c <HAL_ADC_Init+0xdc>
      ADC_STATE_CLR_SET(hadc->State,
 8007a36:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007a38:	f023 0312 	bic.w	r3, r3, #18
 8007a3c:	f043 0310 	orr.w	r3, r3, #16
 8007a40:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007a42:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007a44:	f043 0301 	orr.w	r3, r3, #1
 8007a48:	62e3      	str	r3, [r4, #44]	; 0x2c
      tmp_hal_status = HAL_ERROR;
 8007a4a:	2001      	movs	r0, #1
 8007a4c:	e024      	b.n	8007a98 <HAL_ADC_Init+0xf8>
    ADC_CLEAR_ERRORCODE(hadc);
 8007a4e:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8007a50:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8007a54:	f002 f9f0 	bl	8009e38 <HAL_ADC_MspInit>
 8007a58:	e7a9      	b.n	80079ae <HAL_ADC_Init+0xe>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8007a5a:	b931      	cbnz	r1, 8007a6a <HAL_ADC_Init+0xca>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8007a5c:	69a1      	ldr	r1, [r4, #24]
 8007a5e:	3901      	subs	r1, #1
 8007a60:	ea45 3141 	orr.w	r1, r5, r1, lsl #13
 8007a64:	f441 6500 	orr.w	r5, r1, #2048	; 0x800
 8007a68:	e7c4      	b.n	80079f4 <HAL_ADC_Init+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007a6a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8007a6c:	f041 0120 	orr.w	r1, r1, #32
 8007a70:	62a1      	str	r1, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007a72:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007a74:	f041 0101 	orr.w	r1, r1, #1
 8007a78:	62e1      	str	r1, [r4, #44]	; 0x2c
 8007a7a:	e7bb      	b.n	80079f4 <HAL_ADC_Init+0x54>
      ADC_CLEAR_ERRORCODE(hadc);
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8007a80:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007a82:	f023 0303 	bic.w	r3, r3, #3
 8007a86:	f043 0301 	orr.w	r3, r3, #1
 8007a8a:	62a3      	str	r3, [r4, #40]	; 0x28
 8007a8c:	e004      	b.n	8007a98 <HAL_ADC_Init+0xf8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007a8e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007a90:	f043 0310 	orr.w	r3, r3, #16
 8007a94:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 8007a96:	2001      	movs	r0, #1
}
 8007a98:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8007a9a:	2001      	movs	r0, #1
}
 8007a9c:	4770      	bx	lr
 8007a9e:	bf00      	nop
 8007aa0:	ffe1f7fd 	.word	0xffe1f7fd
 8007aa4:	ff1f0efe 	.word	0xff1f0efe

08007aa8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8007aa8:	b570      	push	{r4, r5, r6, lr}
 8007aaa:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8007aac:	2300      	movs	r3, #0
 8007aae:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8007ab0:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d069      	beq.n	8007b8c <HAL_ADCEx_Calibration_Start+0xe4>
 8007ab8:	4604      	mov	r4, r0
 8007aba:	2301      	movs	r3, #1
 8007abc:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8007ac0:	f7ff ff48 	bl	8007954 <ADC_ConversionStop_Disable>
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8007ac4:	4605      	mov	r5, r0
 8007ac6:	b128      	cbz	r0, 8007ad4 <HAL_ADCEx_Calibration_Start+0x2c>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007ac8:	2300      	movs	r3, #0
 8007aca:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8007ace:	4628      	mov	r0, r5
 8007ad0:	b002      	add	sp, #8
 8007ad2:	bd70      	pop	{r4, r5, r6, pc}
    ADC_STATE_CLR_SET(hadc->State,
 8007ad4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007ad6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007ada:	f023 0302 	bic.w	r3, r3, #2
 8007ade:	f043 0302 	orr.w	r3, r3, #2
 8007ae2:	62a3      	str	r3, [r4, #40]	; 0x28
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8007ae4:	4b2a      	ldr	r3, [pc, #168]	; (8007b90 <HAL_ADCEx_Calibration_Start+0xe8>)
 8007ae6:	681e      	ldr	r6, [r3, #0]
 8007ae8:	2002      	movs	r0, #2
 8007aea:	f000 fe2b 	bl	8008744 <HAL_RCCEx_GetPeriphCLKFreq>
 8007aee:	fbb6 f6f0 	udiv	r6, r6, r0
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8007af2:	0076      	lsls	r6, r6, #1
    wait_loop_index = ((SystemCoreClock
 8007af4:	9601      	str	r6, [sp, #4]
    while(wait_loop_index != 0U)
 8007af6:	9b01      	ldr	r3, [sp, #4]
 8007af8:	b12b      	cbz	r3, 8007b06 <HAL_ADCEx_Calibration_Start+0x5e>
      wait_loop_index--;
 8007afa:	9b01      	ldr	r3, [sp, #4]
 8007afc:	3b01      	subs	r3, #1
 8007afe:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8007b00:	9b01      	ldr	r3, [sp, #4]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d1f9      	bne.n	8007afa <HAL_ADCEx_Calibration_Start+0x52>
    ADC_Enable(hadc);
 8007b06:	4620      	mov	r0, r4
 8007b08:	f7ff fee4 	bl	80078d4 <ADC_Enable>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8007b0c:	6822      	ldr	r2, [r4, #0]
 8007b0e:	6893      	ldr	r3, [r2, #8]
 8007b10:	f043 0308 	orr.w	r3, r3, #8
 8007b14:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 8007b16:	f7ff fe1f 	bl	8007758 <HAL_GetTick>
 8007b1a:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8007b1c:	6823      	ldr	r3, [r4, #0]
 8007b1e:	689a      	ldr	r2, [r3, #8]
 8007b20:	f012 0f08 	tst.w	r2, #8
 8007b24:	d00f      	beq.n	8007b46 <HAL_ADCEx_Calibration_Start+0x9e>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8007b26:	f7ff fe17 	bl	8007758 <HAL_GetTick>
 8007b2a:	1b80      	subs	r0, r0, r6
 8007b2c:	280a      	cmp	r0, #10
 8007b2e:	d9f5      	bls.n	8007b1c <HAL_ADCEx_Calibration_Start+0x74>
        ADC_STATE_CLR_SET(hadc->State,
 8007b30:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007b32:	f023 0312 	bic.w	r3, r3, #18
 8007b36:	f043 0310 	orr.w	r3, r3, #16
 8007b3a:	62a3      	str	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 8007b42:	2501      	movs	r5, #1
 8007b44:	e7c3      	b.n	8007ace <HAL_ADCEx_Calibration_Start+0x26>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8007b46:	689a      	ldr	r2, [r3, #8]
 8007b48:	f042 0204 	orr.w	r2, r2, #4
 8007b4c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 8007b4e:	f7ff fe03 	bl	8007758 <HAL_GetTick>
 8007b52:	4606      	mov	r6, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8007b54:	6823      	ldr	r3, [r4, #0]
 8007b56:	689b      	ldr	r3, [r3, #8]
 8007b58:	f013 0f04 	tst.w	r3, #4
 8007b5c:	d00f      	beq.n	8007b7e <HAL_ADCEx_Calibration_Start+0xd6>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8007b5e:	f7ff fdfb 	bl	8007758 <HAL_GetTick>
 8007b62:	1b80      	subs	r0, r0, r6
 8007b64:	280a      	cmp	r0, #10
 8007b66:	d9f5      	bls.n	8007b54 <HAL_ADCEx_Calibration_Start+0xac>
        ADC_STATE_CLR_SET(hadc->State,
 8007b68:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007b6a:	f023 0312 	bic.w	r3, r3, #18
 8007b6e:	f043 0310 	orr.w	r3, r3, #16
 8007b72:	62a3      	str	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8007b74:	2300      	movs	r3, #0
 8007b76:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 8007b7a:	2501      	movs	r5, #1
 8007b7c:	e7a7      	b.n	8007ace <HAL_ADCEx_Calibration_Start+0x26>
    ADC_STATE_CLR_SET(hadc->State,
 8007b7e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007b80:	f023 0303 	bic.w	r3, r3, #3
 8007b84:	f043 0301 	orr.w	r3, r3, #1
 8007b88:	62a3      	str	r3, [r4, #40]	; 0x28
 8007b8a:	e79d      	b.n	8007ac8 <HAL_ADCEx_Calibration_Start+0x20>
  __HAL_LOCK(hadc);
 8007b8c:	2502      	movs	r5, #2
 8007b8e:	e79e      	b.n	8007ace <HAL_ADCEx_Calibration_Start+0x26>
 8007b90:	20000000 	.word	0x20000000

08007b94 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007b94:	4907      	ldr	r1, [pc, #28]	; (8007bb4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8007b96:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8007b98:	0203      	lsls	r3, r0, #8
 8007b9a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007b9e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007ba2:	0412      	lsls	r2, r2, #16
 8007ba4:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007ba6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007ba8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007bac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8007bb0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8007bb2:	4770      	bx	lr
 8007bb4:	e000ed00 	.word	0xe000ed00

08007bb8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007bb8:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007bba:	4b18      	ldr	r3, [pc, #96]	; (8007c1c <HAL_NVIC_SetPriority+0x64>)
 8007bbc:	68db      	ldr	r3, [r3, #12]
 8007bbe:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007bc2:	f1c3 0c07 	rsb	ip, r3, #7
 8007bc6:	f1bc 0f04 	cmp.w	ip, #4
 8007bca:	bf28      	it	cs
 8007bcc:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007bd0:	f103 0e04 	add.w	lr, r3, #4
 8007bd4:	f1be 0f06 	cmp.w	lr, #6
 8007bd8:	bf8c      	ite	hi
 8007bda:	3b03      	subhi	r3, #3
 8007bdc:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007bde:	f04f 3eff 	mov.w	lr, #4294967295
 8007be2:	fa0e fc0c 	lsl.w	ip, lr, ip
 8007be6:	ea21 010c 	bic.w	r1, r1, ip
 8007bea:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007bec:	fa0e f303 	lsl.w	r3, lr, r3
 8007bf0:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007bf4:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) < 0)
 8007bf6:	2800      	cmp	r0, #0
 8007bf8:	db09      	blt.n	8007c0e <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007bfa:	0109      	lsls	r1, r1, #4
 8007bfc:	b2c9      	uxtb	r1, r1
 8007bfe:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8007c02:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8007c06:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8007c0a:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c0e:	f000 000f 	and.w	r0, r0, #15
 8007c12:	0109      	lsls	r1, r1, #4
 8007c14:	b2c9      	uxtb	r1, r1
 8007c16:	4b02      	ldr	r3, [pc, #8]	; (8007c20 <HAL_NVIC_SetPriority+0x68>)
 8007c18:	5419      	strb	r1, [r3, r0]
 8007c1a:	e7f6      	b.n	8007c0a <HAL_NVIC_SetPriority+0x52>
 8007c1c:	e000ed00 	.word	0xe000ed00
 8007c20:	e000ed14 	.word	0xe000ed14

08007c24 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007c24:	3801      	subs	r0, #1
 8007c26:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8007c2a:	d20b      	bcs.n	8007c44 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007c2c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8007c30:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007c32:	4a05      	ldr	r2, [pc, #20]	; (8007c48 <HAL_SYSTICK_Config+0x24>)
 8007c34:	21f0      	movs	r1, #240	; 0xf0
 8007c36:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007c3a:	2000      	movs	r0, #0
 8007c3c:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007c3e:	2207      	movs	r2, #7
 8007c40:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007c42:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8007c44:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8007c46:	4770      	bx	lr
 8007c48:	e000ed00 	.word	0xe000ed00

08007c4c <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8007c4c:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8007c4e:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8007c52:	6913      	ldr	r3, [r2, #16]
 8007c54:	bf0c      	ite	eq
 8007c56:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8007c5a:	f023 0304 	bicne.w	r3, r3, #4
 8007c5e:	6113      	str	r3, [r2, #16]
  }
}
 8007c60:	4770      	bx	lr

08007c62 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8007c62:	4770      	bx	lr

08007c64 <HAL_SYSTICK_IRQHandler>:
{
 8007c64:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8007c66:	f7ff fffc 	bl	8007c62 <HAL_SYSTICK_Callback>
}
 8007c6a:	bd08      	pop	{r3, pc}

08007c6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c70:	b083      	sub	sp, #12
 8007c72:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8007c74:	4613      	mov	r3, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8007c76:	4e90      	ldr	r6, [pc, #576]	; (8007eb8 <HAL_GPIO_Init+0x24c>)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8007c78:	4c90      	ldr	r4, [pc, #576]	; (8007ebc <HAL_GPIO_Init+0x250>)
      switch (GPIO_Init->Mode)
 8007c7a:	4d91      	ldr	r5, [pc, #580]	; (8007ec0 <HAL_GPIO_Init+0x254>)
 8007c7c:	f8df e244 	ldr.w	lr, [pc, #580]	; 8007ec4 <HAL_GPIO_Init+0x258>
 8007c80:	4694      	mov	ip, r2
 8007c82:	e0b7      	b.n	8007df4 <HAL_GPIO_Init+0x188>
 8007c84:	f04f 0c00 	mov.w	ip, #0
 8007c88:	e025      	b.n	8007cd6 <HAL_GPIO_Init+0x6a>
 8007c8a:	45a9      	cmp	r9, r5
 8007c8c:	d00f      	beq.n	8007cae <HAL_GPIO_Init+0x42>
 8007c8e:	d906      	bls.n	8007c9e <HAL_GPIO_Init+0x32>
 8007c90:	45f1      	cmp	r9, lr
 8007c92:	d00c      	beq.n	8007cae <HAL_GPIO_Init+0x42>
 8007c94:	f8df a230 	ldr.w	sl, [pc, #560]	; 8007ec8 <HAL_GPIO_Init+0x25c>
 8007c98:	45d1      	cmp	r9, sl
 8007c9a:	d008      	beq.n	8007cae <HAL_GPIO_Init+0x42>
 8007c9c:	e01b      	b.n	8007cd6 <HAL_GPIO_Init+0x6a>
 8007c9e:	f8df a22c 	ldr.w	sl, [pc, #556]	; 8007ecc <HAL_GPIO_Init+0x260>
 8007ca2:	45d1      	cmp	r9, sl
 8007ca4:	d003      	beq.n	8007cae <HAL_GPIO_Init+0x42>
 8007ca6:	f50a 2a70 	add.w	sl, sl, #983040	; 0xf0000
 8007caa:	45d1      	cmp	r9, sl
 8007cac:	d10f      	bne.n	8007cce <HAL_GPIO_Init+0x62>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8007cae:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8007cb2:	f1bc 0f00 	cmp.w	ip, #0
 8007cb6:	f000 80ef 	beq.w	8007e98 <HAL_GPIO_Init+0x22c>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8007cba:	f1bc 0f01 	cmp.w	ip, #1
            GPIOx->BSRR = ioposition;
 8007cbe:	bf0c      	ite	eq
 8007cc0:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8007cc4:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007cc8:	f04f 0c08 	mov.w	ip, #8
 8007ccc:	e003      	b.n	8007cd6 <HAL_GPIO_Init+0x6a>
      switch (GPIO_Init->Mode)
 8007cce:	f5aa 1a80 	sub.w	sl, sl, #1048576	; 0x100000
 8007cd2:	45d1      	cmp	r9, sl
 8007cd4:	d0eb      	beq.n	8007cae <HAL_GPIO_Init+0x42>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8007cd6:	2fff      	cmp	r7, #255	; 0xff
 8007cd8:	bf99      	ittee	ls
 8007cda:	4681      	movls	r9, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8007cdc:	4692      	movls	sl, r2
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8007cde:	f100 0904 	addhi.w	r9, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8007ce2:	f1a2 0a20 	subhi.w	sl, r2, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8007ce6:	f8d9 8000 	ldr.w	r8, [r9]
 8007cea:	f04f 0b0f 	mov.w	fp, #15
 8007cee:	fa0b fb0a 	lsl.w	fp, fp, sl
 8007cf2:	ea28 080b 	bic.w	r8, r8, fp
 8007cf6:	fa0c fa0a 	lsl.w	sl, ip, sl
 8007cfa:	ea48 080a 	orr.w	r8, r8, sl
 8007cfe:	f8c9 8000 	str.w	r8, [r9]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8007d02:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8007d06:	f018 5f80 	tst.w	r8, #268435456	; 0x10000000
 8007d0a:	d06f      	beq.n	8007dec <HAL_GPIO_Init+0x180>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8007d0c:	f8d6 8018 	ldr.w	r8, [r6, #24]
 8007d10:	f048 0801 	orr.w	r8, r8, #1
 8007d14:	f8c6 8018 	str.w	r8, [r6, #24]
 8007d18:	f8d6 8018 	ldr.w	r8, [r6, #24]
 8007d1c:	f008 0801 	and.w	r8, r8, #1
 8007d20:	f8cd 8004 	str.w	r8, [sp, #4]
 8007d24:	f8dd 8004 	ldr.w	r8, [sp, #4]
        temp = AFIO->EXTICR[position >> 2U];
 8007d28:	f023 0803 	bic.w	r8, r3, #3
 8007d2c:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8007d30:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 8007d34:	f8d8 a008 	ldr.w	sl, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8007d38:	f003 0903 	and.w	r9, r3, #3
 8007d3c:	ea4f 0b89 	mov.w	fp, r9, lsl #2
 8007d40:	f04f 090f 	mov.w	r9, #15
 8007d44:	fa09 f90b 	lsl.w	r9, r9, fp
 8007d48:	ea2a 0a09 	bic.w	sl, sl, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007d4c:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8007ed0 <HAL_GPIO_Init+0x264>
 8007d50:	4548      	cmp	r0, r9
 8007d52:	f000 80a4 	beq.w	8007e9e <HAL_GPIO_Init+0x232>
 8007d56:	f509 6980 	add.w	r9, r9, #1024	; 0x400
 8007d5a:	4548      	cmp	r0, r9
 8007d5c:	f000 80a2 	beq.w	8007ea4 <HAL_GPIO_Init+0x238>
 8007d60:	f509 6980 	add.w	r9, r9, #1024	; 0x400
 8007d64:	4548      	cmp	r0, r9
 8007d66:	f000 80a0 	beq.w	8007eaa <HAL_GPIO_Init+0x23e>
 8007d6a:	f509 6980 	add.w	r9, r9, #1024	; 0x400
 8007d6e:	4548      	cmp	r0, r9
 8007d70:	bf0c      	ite	eq
 8007d72:	f04f 0903 	moveq.w	r9, #3
 8007d76:	f04f 0904 	movne.w	r9, #4
 8007d7a:	fa09 f90b 	lsl.w	r9, r9, fp
 8007d7e:	ea49 090a 	orr.w	r9, r9, sl
        AFIO->EXTICR[position >> 2U] = temp;
 8007d82:	f8c8 9008 	str.w	r9, [r8, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007d86:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8007d8a:	f418 3f80 	tst.w	r8, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent); 
 8007d8e:	f8d4 8000 	ldr.w	r8, [r4]
 8007d92:	bf14      	ite	ne
 8007d94:	ea48 0807 	orrne.w	r8, r8, r7
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8007d98:	ea28 0807 	biceq.w	r8, r8, r7
 8007d9c:	f8c4 8000 	str.w	r8, [r4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007da0:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8007da4:	f418 3f00 	tst.w	r8, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent); 
 8007da8:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8007dac:	bf14      	ite	ne
 8007dae:	ea48 0807 	orrne.w	r8, r8, r7
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8007db2:	ea28 0807 	biceq.w	r8, r8, r7
 8007db6:	f8c4 8004 	str.w	r8, [r4, #4]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007dba:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8007dbe:	f418 1f80 	tst.w	r8, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent); 
 8007dc2:	f8d4 8008 	ldr.w	r8, [r4, #8]
 8007dc6:	bf14      	ite	ne
 8007dc8:	ea48 0807 	orrne.w	r8, r8, r7
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8007dcc:	ea28 0807 	biceq.w	r8, r8, r7
 8007dd0:	f8c4 8008 	str.w	r8, [r4, #8]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007dd4:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8007dd8:	f418 1f00 	tst.w	r8, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent); 
 8007ddc:	f8d4 800c 	ldr.w	r8, [r4, #12]
 8007de0:	bf14      	ite	ne
 8007de2:	ea48 0707 	orrne.w	r7, r8, r7
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8007de6:	ea28 0707 	biceq.w	r7, r8, r7
 8007dea:	60e7      	str	r7, [r4, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8007dec:	3301      	adds	r3, #1
 8007dee:	3204      	adds	r2, #4
 8007df0:	2b10      	cmp	r3, #16
 8007df2:	d05d      	beq.n	8007eb0 <HAL_GPIO_Init+0x244>
    ioposition = (0x01U << position);
 8007df4:	f04f 0801 	mov.w	r8, #1
 8007df8:	fa08 f803 	lsl.w	r8, r8, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007dfc:	f8d1 9000 	ldr.w	r9, [r1]
 8007e00:	ea08 0709 	and.w	r7, r8, r9
    if (iocurrent == ioposition)
 8007e04:	ea38 0909 	bics.w	r9, r8, r9
 8007e08:	d1f0      	bne.n	8007dec <HAL_GPIO_Init+0x180>
      switch (GPIO_Init->Mode)
 8007e0a:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8007e0e:	f1b9 0f12 	cmp.w	r9, #18
 8007e12:	f63f af3a 	bhi.w	8007c8a <HAL_GPIO_Init+0x1e>
 8007e16:	f1b9 0f12 	cmp.w	r9, #18
 8007e1a:	f63f af5c 	bhi.w	8007cd6 <HAL_GPIO_Init+0x6a>
 8007e1e:	f20f 0a08 	addw	sl, pc, #8
 8007e22:	f85a f029 	ldr.w	pc, [sl, r9, lsl #2]
 8007e26:	bf00      	nop
 8007e28:	08007caf 	.word	0x08007caf
 8007e2c:	08007e75 	.word	0x08007e75
 8007e30:	08007e85 	.word	0x08007e85
 8007e34:	08007c85 	.word	0x08007c85
 8007e38:	08007cd7 	.word	0x08007cd7
 8007e3c:	08007cd7 	.word	0x08007cd7
 8007e40:	08007cd7 	.word	0x08007cd7
 8007e44:	08007cd7 	.word	0x08007cd7
 8007e48:	08007cd7 	.word	0x08007cd7
 8007e4c:	08007cd7 	.word	0x08007cd7
 8007e50:	08007cd7 	.word	0x08007cd7
 8007e54:	08007cd7 	.word	0x08007cd7
 8007e58:	08007cd7 	.word	0x08007cd7
 8007e5c:	08007cd7 	.word	0x08007cd7
 8007e60:	08007cd7 	.word	0x08007cd7
 8007e64:	08007cd7 	.word	0x08007cd7
 8007e68:	08007cd7 	.word	0x08007cd7
 8007e6c:	08007e7b 	.word	0x08007e7b
 8007e70:	08007e8f 	.word	0x08007e8f
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8007e74:	f8d1 c00c 	ldr.w	ip, [r1, #12]
          break;
 8007e78:	e72d      	b.n	8007cd6 <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8007e7a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8007e7e:	f10c 0c04 	add.w	ip, ip, #4
          break;
 8007e82:	e728      	b.n	8007cd6 <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8007e84:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8007e88:	f10c 0c08 	add.w	ip, ip, #8
          break;
 8007e8c:	e723      	b.n	8007cd6 <HAL_GPIO_Init+0x6a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8007e8e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 8007e92:	f10c 0c0c 	add.w	ip, ip, #12
          break;
 8007e96:	e71e      	b.n	8007cd6 <HAL_GPIO_Init+0x6a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8007e98:	f04f 0c04 	mov.w	ip, #4
 8007e9c:	e71b      	b.n	8007cd6 <HAL_GPIO_Init+0x6a>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007e9e:	f04f 0900 	mov.w	r9, #0
 8007ea2:	e76a      	b.n	8007d7a <HAL_GPIO_Init+0x10e>
 8007ea4:	f04f 0901 	mov.w	r9, #1
 8007ea8:	e767      	b.n	8007d7a <HAL_GPIO_Init+0x10e>
 8007eaa:	f04f 0902 	mov.w	r9, #2
 8007eae:	e764      	b.n	8007d7a <HAL_GPIO_Init+0x10e>
        }
      }
    }
  }
}
 8007eb0:	b003      	add	sp, #12
 8007eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eb6:	bf00      	nop
 8007eb8:	40021000 	.word	0x40021000
 8007ebc:	40010400 	.word	0x40010400
 8007ec0:	10220000 	.word	0x10220000
 8007ec4:	10310000 	.word	0x10310000
 8007ec8:	10320000 	.word	0x10320000
 8007ecc:	10120000 	.word	0x10120000
 8007ed0:	40010800 	.word	0x40010800

08007ed4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007ed4:	6883      	ldr	r3, [r0, #8]
 8007ed6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8007ed8:	bf14      	ite	ne
 8007eda:	2001      	movne	r0, #1
 8007edc:	2000      	moveq	r0, #0
 8007ede:	4770      	bx	lr

08007ee0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007ee0:	b10a      	cbz	r2, 8007ee6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007ee2:	6101      	str	r1, [r0, #16]
 8007ee4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007ee6:	0409      	lsls	r1, r1, #16
 8007ee8:	6101      	str	r1, [r0, #16]
  }
}
 8007eea:	4770      	bx	lr

08007eec <HAL_I2C_Init>:
{
  uint32_t freqrange = 0U;
  uint32_t pclk1 = 0U;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8007eec:	2800      	cmp	r0, #0
 8007eee:	d076      	beq.n	8007fde <HAL_I2C_Init+0xf2>
{
 8007ef0:	b510      	push	{r4, lr}
 8007ef2:	4604      	mov	r4, r0
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8007ef4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d041      	beq.n	8007f80 <HAL_I2C_Init+0x94>
    hi2c->Lock = HAL_UNLOCKED;
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007efc:	2324      	movs	r3, #36	; 0x24
 8007efe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007f02:	6822      	ldr	r2, [r4, #0]
 8007f04:	6813      	ldr	r3, [r2, #0]
 8007f06:	f023 0301 	bic.w	r3, r3, #1
 8007f0a:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007f0c:	f000 fb6c 	bl	80085e8 <HAL_RCC_GetPCLK1Freq>

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007f10:	4b34      	ldr	r3, [pc, #208]	; (8007fe4 <HAL_I2C_Init+0xf8>)
 8007f12:	fba3 2300 	umull	r2, r3, r3, r0
 8007f16:	0c9b      	lsrs	r3, r3, #18

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8007f18:	6822      	ldr	r2, [r4, #0]
 8007f1a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8007f1c:	6861      	ldr	r1, [r4, #4]
 8007f1e:	4a32      	ldr	r2, [pc, #200]	; (8007fe8 <HAL_I2C_Init+0xfc>)
 8007f20:	4291      	cmp	r1, r2
 8007f22:	d832      	bhi.n	8007f8a <HAL_I2C_Init+0x9e>
 8007f24:	3301      	adds	r3, #1
 8007f26:	6822      	ldr	r2, [r4, #0]
 8007f28:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8007f2a:	6863      	ldr	r3, [r4, #4]
 8007f2c:	4a2e      	ldr	r2, [pc, #184]	; (8007fe8 <HAL_I2C_Init+0xfc>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d835      	bhi.n	8007f9e <HAL_I2C_Init+0xb2>
 8007f32:	005b      	lsls	r3, r3, #1
 8007f34:	fbb0 f0f3 	udiv	r0, r0, r3
 8007f38:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007f3c:	4218      	tst	r0, r3
 8007f3e:	bf08      	it	eq
 8007f40:	2004      	moveq	r0, #4
 8007f42:	6823      	ldr	r3, [r4, #0]
 8007f44:	61d8      	str	r0, [r3, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007f46:	6822      	ldr	r2, [r4, #0]
 8007f48:	69e3      	ldr	r3, [r4, #28]
 8007f4a:	6a21      	ldr	r1, [r4, #32]
 8007f4c:	430b      	orrs	r3, r1
 8007f4e:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8007f50:	6822      	ldr	r2, [r4, #0]
 8007f52:	6923      	ldr	r3, [r4, #16]
 8007f54:	68e1      	ldr	r1, [r4, #12]
 8007f56:	430b      	orrs	r3, r1
 8007f58:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8007f5a:	6822      	ldr	r2, [r4, #0]
 8007f5c:	6963      	ldr	r3, [r4, #20]
 8007f5e:	69a1      	ldr	r1, [r4, #24]
 8007f60:	430b      	orrs	r3, r1
 8007f62:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007f64:	6822      	ldr	r2, [r4, #0]
 8007f66:	6813      	ldr	r3, [r2, #0]
 8007f68:	f043 0301 	orr.w	r3, r3, #1
 8007f6c:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007f6e:	2000      	movs	r0, #0
 8007f70:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007f72:	2320      	movs	r3, #32
 8007f74:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007f78:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f7a:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e

  return HAL_OK;
}
 8007f7e:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8007f80:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8007f84:	f001 ff92 	bl	8009eac <HAL_I2C_MspInit>
 8007f88:	e7b8      	b.n	8007efc <HAL_I2C_Init+0x10>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8007f8a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007f8e:	fb02 f303 	mul.w	r3, r2, r3
 8007f92:	4a16      	ldr	r2, [pc, #88]	; (8007fec <HAL_I2C_Init+0x100>)
 8007f94:	fba2 2303 	umull	r2, r3, r2, r3
 8007f98:	099b      	lsrs	r3, r3, #6
 8007f9a:	3301      	adds	r3, #1
 8007f9c:	e7c3      	b.n	8007f26 <HAL_I2C_Init+0x3a>
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8007f9e:	68a2      	ldr	r2, [r4, #8]
 8007fa0:	b96a      	cbnz	r2, 8007fbe <HAL_I2C_Init+0xd2>
 8007fa2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8007fa6:	fbb0 f2f2 	udiv	r2, r0, r2
 8007faa:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8007fae:	b192      	cbz	r2, 8007fd6 <HAL_I2C_Init+0xea>
 8007fb0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8007fb4:	fbb0 f0f3 	udiv	r0, r0, r3
 8007fb8:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8007fbc:	e7c1      	b.n	8007f42 <HAL_I2C_Init+0x56>
 8007fbe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007fc2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007fc6:	fbb0 f0f3 	udiv	r0, r0, r3
 8007fca:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8007fce:	b123      	cbz	r3, 8007fda <HAL_I2C_Init+0xee>
 8007fd0:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8007fd4:	e7b5      	b.n	8007f42 <HAL_I2C_Init+0x56>
 8007fd6:	2001      	movs	r0, #1
 8007fd8:	e7b3      	b.n	8007f42 <HAL_I2C_Init+0x56>
 8007fda:	2001      	movs	r0, #1
 8007fdc:	e7b1      	b.n	8007f42 <HAL_I2C_Init+0x56>
    return HAL_ERROR;
 8007fde:	2001      	movs	r0, #1
}
 8007fe0:	4770      	bx	lr
 8007fe2:	bf00      	nop
 8007fe4:	431bde83 	.word	0x431bde83
 8007fe8:	000186a0 	.word	0x000186a0
 8007fec:	10624dd3 	.word	0x10624dd3

08007ff0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007ff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ff4:	b082      	sub	sp, #8
 8007ff6:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007ff8:	6803      	ldr	r3, [r0, #0]
 8007ffa:	f013 0f01 	tst.w	r3, #1
 8007ffe:	d02c      	beq.n	800805a <HAL_RCC_OscConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8008000:	4b9e      	ldr	r3, [pc, #632]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	f003 030c 	and.w	r3, r3, #12
 8008008:	2b04      	cmp	r3, #4
 800800a:	d01d      	beq.n	8008048 <HAL_RCC_OscConfig+0x58>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800800c:	4b9b      	ldr	r3, [pc, #620]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	f003 030c 	and.w	r3, r3, #12
 8008014:	2b08      	cmp	r3, #8
 8008016:	d012      	beq.n	800803e <HAL_RCC_OscConfig+0x4e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008018:	6863      	ldr	r3, [r4, #4]
 800801a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800801e:	d041      	beq.n	80080a4 <HAL_RCC_OscConfig+0xb4>
 8008020:	2b00      	cmp	r3, #0
 8008022:	d155      	bne.n	80080d0 <HAL_RCC_OscConfig+0xe0>
 8008024:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008028:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800802c:	681a      	ldr	r2, [r3, #0]
 800802e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008032:	601a      	str	r2, [r3, #0]
 8008034:	681a      	ldr	r2, [r3, #0]
 8008036:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800803a:	601a      	str	r2, [r3, #0]
 800803c:	e037      	b.n	80080ae <HAL_RCC_OscConfig+0xbe>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800803e:	4b8f      	ldr	r3, [pc, #572]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8008046:	d0e7      	beq.n	8008018 <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008048:	4b8c      	ldr	r3, [pc, #560]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8008050:	d003      	beq.n	800805a <HAL_RCC_OscConfig+0x6a>
 8008052:	6863      	ldr	r3, [r4, #4]
 8008054:	2b00      	cmp	r3, #0
 8008056:	f000 81bb 	beq.w	80083d0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800805a:	6823      	ldr	r3, [r4, #0]
 800805c:	f013 0f02 	tst.w	r3, #2
 8008060:	d075      	beq.n	800814e <HAL_RCC_OscConfig+0x15e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8008062:	4b86      	ldr	r3, [pc, #536]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	f013 0f0c 	tst.w	r3, #12
 800806a:	d05f      	beq.n	800812c <HAL_RCC_OscConfig+0x13c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800806c:	4b83      	ldr	r3, [pc, #524]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 800806e:	685b      	ldr	r3, [r3, #4]
 8008070:	f003 030c 	and.w	r3, r3, #12
 8008074:	2b08      	cmp	r3, #8
 8008076:	d054      	beq.n	8008122 <HAL_RCC_OscConfig+0x132>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008078:	6923      	ldr	r3, [r4, #16]
 800807a:	2b00      	cmp	r3, #0
 800807c:	f000 808a 	beq.w	8008194 <HAL_RCC_OscConfig+0x1a4>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008080:	4b7f      	ldr	r3, [pc, #508]	; (8008280 <HAL_RCC_OscConfig+0x290>)
 8008082:	2201      	movs	r2, #1
 8008084:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008086:	f7ff fb67 	bl	8007758 <HAL_GetTick>
 800808a:	4605      	mov	r5, r0
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800808c:	4e7b      	ldr	r6, [pc, #492]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 800808e:	6833      	ldr	r3, [r6, #0]
 8008090:	f013 0f02 	tst.w	r3, #2
 8008094:	d175      	bne.n	8008182 <HAL_RCC_OscConfig+0x192>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008096:	f7ff fb5f 	bl	8007758 <HAL_GetTick>
 800809a:	1b40      	subs	r0, r0, r5
 800809c:	2802      	cmp	r0, #2
 800809e:	d9f6      	bls.n	800808e <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 80080a0:	2003      	movs	r0, #3
 80080a2:	e19a      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80080a4:	4a75      	ldr	r2, [pc, #468]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 80080a6:	6813      	ldr	r3, [r2, #0]
 80080a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80080ac:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80080ae:	6863      	ldr	r3, [r4, #4]
 80080b0:	b343      	cbz	r3, 8008104 <HAL_RCC_OscConfig+0x114>
        tickstart = HAL_GetTick();
 80080b2:	f7ff fb51 	bl	8007758 <HAL_GetTick>
 80080b6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80080b8:	4e70      	ldr	r6, [pc, #448]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 80080ba:	6833      	ldr	r3, [r6, #0]
 80080bc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80080c0:	d1cb      	bne.n	800805a <HAL_RCC_OscConfig+0x6a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80080c2:	f7ff fb49 	bl	8007758 <HAL_GetTick>
 80080c6:	1b40      	subs	r0, r0, r5
 80080c8:	2864      	cmp	r0, #100	; 0x64
 80080ca:	d9f6      	bls.n	80080ba <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 80080cc:	2003      	movs	r0, #3
 80080ce:	e184      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80080d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80080d4:	d009      	beq.n	80080ea <HAL_RCC_OscConfig+0xfa>
 80080d6:	4b69      	ldr	r3, [pc, #420]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80080de:	601a      	str	r2, [r3, #0]
 80080e0:	681a      	ldr	r2, [r3, #0]
 80080e2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80080e6:	601a      	str	r2, [r3, #0]
 80080e8:	e7e1      	b.n	80080ae <HAL_RCC_OscConfig+0xbe>
 80080ea:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80080ee:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80080f8:	601a      	str	r2, [r3, #0]
 80080fa:	681a      	ldr	r2, [r3, #0]
 80080fc:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008100:	601a      	str	r2, [r3, #0]
 8008102:	e7d4      	b.n	80080ae <HAL_RCC_OscConfig+0xbe>
        tickstart = HAL_GetTick();
 8008104:	f7ff fb28 	bl	8007758 <HAL_GetTick>
 8008108:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800810a:	4e5c      	ldr	r6, [pc, #368]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 800810c:	6833      	ldr	r3, [r6, #0]
 800810e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8008112:	d0a2      	beq.n	800805a <HAL_RCC_OscConfig+0x6a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008114:	f7ff fb20 	bl	8007758 <HAL_GetTick>
 8008118:	1b40      	subs	r0, r0, r5
 800811a:	2864      	cmp	r0, #100	; 0x64
 800811c:	d9f6      	bls.n	800810c <HAL_RCC_OscConfig+0x11c>
            return HAL_TIMEOUT;
 800811e:	2003      	movs	r0, #3
 8008120:	e15b      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8008122:	4b56      	ldr	r3, [pc, #344]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800812a:	d1a5      	bne.n	8008078 <HAL_RCC_OscConfig+0x88>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800812c:	4b53      	ldr	r3, [pc, #332]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	f013 0f02 	tst.w	r3, #2
 8008134:	d003      	beq.n	800813e <HAL_RCC_OscConfig+0x14e>
 8008136:	6923      	ldr	r3, [r4, #16]
 8008138:	2b01      	cmp	r3, #1
 800813a:	f040 814b 	bne.w	80083d4 <HAL_RCC_OscConfig+0x3e4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800813e:	4a4f      	ldr	r2, [pc, #316]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 8008140:	6813      	ldr	r3, [r2, #0]
 8008142:	6961      	ldr	r1, [r4, #20]
 8008144:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8008148:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800814c:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800814e:	6823      	ldr	r3, [r4, #0]
 8008150:	f013 0f08 	tst.w	r3, #8
 8008154:	d03d      	beq.n	80081d2 <HAL_RCC_OscConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008156:	69a3      	ldr	r3, [r4, #24]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d066      	beq.n	800822a <HAL_RCC_OscConfig+0x23a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800815c:	4b48      	ldr	r3, [pc, #288]	; (8008280 <HAL_RCC_OscConfig+0x290>)
 800815e:	2201      	movs	r2, #1
 8008160:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008164:	f7ff faf8 	bl	8007758 <HAL_GetTick>
 8008168:	4605      	mov	r5, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800816a:	4e44      	ldr	r6, [pc, #272]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 800816c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800816e:	f013 0f02 	tst.w	r3, #2
 8008172:	d121      	bne.n	80081b8 <HAL_RCC_OscConfig+0x1c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008174:	f7ff faf0 	bl	8007758 <HAL_GetTick>
 8008178:	1b40      	subs	r0, r0, r5
 800817a:	2802      	cmp	r0, #2
 800817c:	d9f6      	bls.n	800816c <HAL_RCC_OscConfig+0x17c>
        {
          return HAL_TIMEOUT;
 800817e:	2003      	movs	r0, #3
 8008180:	e12b      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008182:	4a3e      	ldr	r2, [pc, #248]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 8008184:	6813      	ldr	r3, [r2, #0]
 8008186:	6961      	ldr	r1, [r4, #20]
 8008188:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800818c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8008190:	6013      	str	r3, [r2, #0]
 8008192:	e7dc      	b.n	800814e <HAL_RCC_OscConfig+0x15e>
        __HAL_RCC_HSI_DISABLE();
 8008194:	4b3a      	ldr	r3, [pc, #232]	; (8008280 <HAL_RCC_OscConfig+0x290>)
 8008196:	2200      	movs	r2, #0
 8008198:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800819a:	f7ff fadd 	bl	8007758 <HAL_GetTick>
 800819e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80081a0:	4e36      	ldr	r6, [pc, #216]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 80081a2:	6833      	ldr	r3, [r6, #0]
 80081a4:	f013 0f02 	tst.w	r3, #2
 80081a8:	d0d1      	beq.n	800814e <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80081aa:	f7ff fad5 	bl	8007758 <HAL_GetTick>
 80081ae:	1b40      	subs	r0, r0, r5
 80081b0:	2802      	cmp	r0, #2
 80081b2:	d9f6      	bls.n	80081a2 <HAL_RCC_OscConfig+0x1b2>
            return HAL_TIMEOUT;
 80081b4:	2003      	movs	r0, #3
 80081b6:	e110      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80081b8:	4b32      	ldr	r3, [pc, #200]	; (8008284 <HAL_RCC_OscConfig+0x294>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a32      	ldr	r2, [pc, #200]	; (8008288 <HAL_RCC_OscConfig+0x298>)
 80081be:	fba2 2303 	umull	r2, r3, r2, r3
 80081c2:	0a5b      	lsrs	r3, r3, #9
 80081c4:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80081c6:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80081c8:	9b01      	ldr	r3, [sp, #4]
 80081ca:	1e5a      	subs	r2, r3, #1
 80081cc:	9201      	str	r2, [sp, #4]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d1f9      	bne.n	80081c6 <HAL_RCC_OscConfig+0x1d6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80081d2:	6823      	ldr	r3, [r4, #0]
 80081d4:	f013 0f04 	tst.w	r3, #4
 80081d8:	f000 809a 	beq.w	8008310 <HAL_RCC_OscConfig+0x320>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80081dc:	4b27      	ldr	r3, [pc, #156]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 80081de:	69db      	ldr	r3, [r3, #28]
 80081e0:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80081e4:	d134      	bne.n	8008250 <HAL_RCC_OscConfig+0x260>
      __HAL_RCC_PWR_CLK_ENABLE();
 80081e6:	4b25      	ldr	r3, [pc, #148]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 80081e8:	69da      	ldr	r2, [r3, #28]
 80081ea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80081ee:	61da      	str	r2, [r3, #28]
 80081f0:	69db      	ldr	r3, [r3, #28]
 80081f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80081f6:	9300      	str	r3, [sp, #0]
 80081f8:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 80081fa:	2501      	movs	r5, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80081fc:	4b23      	ldr	r3, [pc, #140]	; (800828c <HAL_RCC_OscConfig+0x29c>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f413 7f80 	tst.w	r3, #256	; 0x100
 8008204:	d026      	beq.n	8008254 <HAL_RCC_OscConfig+0x264>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008206:	68e3      	ldr	r3, [r4, #12]
 8008208:	2b01      	cmp	r3, #1
 800820a:	d041      	beq.n	8008290 <HAL_RCC_OscConfig+0x2a0>
 800820c:	2b00      	cmp	r3, #0
 800820e:	d157      	bne.n	80082c0 <HAL_RCC_OscConfig+0x2d0>
 8008210:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008214:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8008218:	6a1a      	ldr	r2, [r3, #32]
 800821a:	f022 0201 	bic.w	r2, r2, #1
 800821e:	621a      	str	r2, [r3, #32]
 8008220:	6a1a      	ldr	r2, [r3, #32]
 8008222:	f022 0204 	bic.w	r2, r2, #4
 8008226:	621a      	str	r2, [r3, #32]
 8008228:	e037      	b.n	800829a <HAL_RCC_OscConfig+0x2aa>
      __HAL_RCC_LSI_DISABLE();
 800822a:	4b15      	ldr	r3, [pc, #84]	; (8008280 <HAL_RCC_OscConfig+0x290>)
 800822c:	2200      	movs	r2, #0
 800822e:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8008232:	f7ff fa91 	bl	8007758 <HAL_GetTick>
 8008236:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008238:	4e10      	ldr	r6, [pc, #64]	; (800827c <HAL_RCC_OscConfig+0x28c>)
 800823a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800823c:	f013 0f02 	tst.w	r3, #2
 8008240:	d0c7      	beq.n	80081d2 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008242:	f7ff fa89 	bl	8007758 <HAL_GetTick>
 8008246:	1b40      	subs	r0, r0, r5
 8008248:	2802      	cmp	r0, #2
 800824a:	d9f6      	bls.n	800823a <HAL_RCC_OscConfig+0x24a>
          return HAL_TIMEOUT;
 800824c:	2003      	movs	r0, #3
 800824e:	e0c4      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
    FlagStatus       pwrclkchanged = RESET;
 8008250:	2500      	movs	r5, #0
 8008252:	e7d3      	b.n	80081fc <HAL_RCC_OscConfig+0x20c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008254:	4a0d      	ldr	r2, [pc, #52]	; (800828c <HAL_RCC_OscConfig+0x29c>)
 8008256:	6813      	ldr	r3, [r2, #0]
 8008258:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800825c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800825e:	f7ff fa7b 	bl	8007758 <HAL_GetTick>
 8008262:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008264:	4f09      	ldr	r7, [pc, #36]	; (800828c <HAL_RCC_OscConfig+0x29c>)
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	f413 7f80 	tst.w	r3, #256	; 0x100
 800826c:	d1cb      	bne.n	8008206 <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800826e:	f7ff fa73 	bl	8007758 <HAL_GetTick>
 8008272:	1b80      	subs	r0, r0, r6
 8008274:	2864      	cmp	r0, #100	; 0x64
 8008276:	d9f6      	bls.n	8008266 <HAL_RCC_OscConfig+0x276>
          return HAL_TIMEOUT;
 8008278:	2003      	movs	r0, #3
 800827a:	e0ae      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
 800827c:	40021000 	.word	0x40021000
 8008280:	42420000 	.word	0x42420000
 8008284:	20000000 	.word	0x20000000
 8008288:	10624dd3 	.word	0x10624dd3
 800828c:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008290:	4a54      	ldr	r2, [pc, #336]	; (80083e4 <HAL_RCC_OscConfig+0x3f4>)
 8008292:	6a13      	ldr	r3, [r2, #32]
 8008294:	f043 0301 	orr.w	r3, r3, #1
 8008298:	6213      	str	r3, [r2, #32]
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800829a:	68e3      	ldr	r3, [r4, #12]
 800829c:	b333      	cbz	r3, 80082ec <HAL_RCC_OscConfig+0x2fc>
      tickstart = HAL_GetTick();
 800829e:	f7ff fa5b 	bl	8007758 <HAL_GetTick>
 80082a2:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082a4:	4f4f      	ldr	r7, [pc, #316]	; (80083e4 <HAL_RCC_OscConfig+0x3f4>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80082a6:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082aa:	6a3b      	ldr	r3, [r7, #32]
 80082ac:	f013 0f02 	tst.w	r3, #2
 80082b0:	d12d      	bne.n	800830e <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80082b2:	f7ff fa51 	bl	8007758 <HAL_GetTick>
 80082b6:	1b80      	subs	r0, r0, r6
 80082b8:	4540      	cmp	r0, r8
 80082ba:	d9f6      	bls.n	80082aa <HAL_RCC_OscConfig+0x2ba>
          return HAL_TIMEOUT;
 80082bc:	2003      	movs	r0, #3
 80082be:	e08c      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80082c0:	2b05      	cmp	r3, #5
 80082c2:	d009      	beq.n	80082d8 <HAL_RCC_OscConfig+0x2e8>
 80082c4:	4b47      	ldr	r3, [pc, #284]	; (80083e4 <HAL_RCC_OscConfig+0x3f4>)
 80082c6:	6a1a      	ldr	r2, [r3, #32]
 80082c8:	f022 0201 	bic.w	r2, r2, #1
 80082cc:	621a      	str	r2, [r3, #32]
 80082ce:	6a1a      	ldr	r2, [r3, #32]
 80082d0:	f022 0204 	bic.w	r2, r2, #4
 80082d4:	621a      	str	r2, [r3, #32]
 80082d6:	e7e0      	b.n	800829a <HAL_RCC_OscConfig+0x2aa>
 80082d8:	4b42      	ldr	r3, [pc, #264]	; (80083e4 <HAL_RCC_OscConfig+0x3f4>)
 80082da:	6a1a      	ldr	r2, [r3, #32]
 80082dc:	f042 0204 	orr.w	r2, r2, #4
 80082e0:	621a      	str	r2, [r3, #32]
 80082e2:	6a1a      	ldr	r2, [r3, #32]
 80082e4:	f042 0201 	orr.w	r2, r2, #1
 80082e8:	621a      	str	r2, [r3, #32]
 80082ea:	e7d6      	b.n	800829a <HAL_RCC_OscConfig+0x2aa>
      tickstart = HAL_GetTick();
 80082ec:	f7ff fa34 	bl	8007758 <HAL_GetTick>
 80082f0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80082f2:	4f3c      	ldr	r7, [pc, #240]	; (80083e4 <HAL_RCC_OscConfig+0x3f4>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80082f4:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80082f8:	6a3b      	ldr	r3, [r7, #32]
 80082fa:	f013 0f02 	tst.w	r3, #2
 80082fe:	d006      	beq.n	800830e <HAL_RCC_OscConfig+0x31e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008300:	f7ff fa2a 	bl	8007758 <HAL_GetTick>
 8008304:	1b80      	subs	r0, r0, r6
 8008306:	4540      	cmp	r0, r8
 8008308:	d9f6      	bls.n	80082f8 <HAL_RCC_OscConfig+0x308>
          return HAL_TIMEOUT;
 800830a:	2003      	movs	r0, #3
 800830c:	e065      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
    if(pwrclkchanged == SET)
 800830e:	b9e5      	cbnz	r5, 800834a <HAL_RCC_OscConfig+0x35a>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008310:	69e3      	ldr	r3, [r4, #28]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d060      	beq.n	80083d8 <HAL_RCC_OscConfig+0x3e8>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008316:	4a33      	ldr	r2, [pc, #204]	; (80083e4 <HAL_RCC_OscConfig+0x3f4>)
 8008318:	6852      	ldr	r2, [r2, #4]
 800831a:	f002 020c 	and.w	r2, r2, #12
 800831e:	2a08      	cmp	r2, #8
 8008320:	d05e      	beq.n	80083e0 <HAL_RCC_OscConfig+0x3f0>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008322:	2b02      	cmp	r3, #2
 8008324:	d017      	beq.n	8008356 <HAL_RCC_OscConfig+0x366>
        __HAL_RCC_PLL_DISABLE();
 8008326:	4b30      	ldr	r3, [pc, #192]	; (80083e8 <HAL_RCC_OscConfig+0x3f8>)
 8008328:	2200      	movs	r2, #0
 800832a:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 800832c:	f7ff fa14 	bl	8007758 <HAL_GetTick>
 8008330:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008332:	4d2c      	ldr	r5, [pc, #176]	; (80083e4 <HAL_RCC_OscConfig+0x3f4>)
 8008334:	682b      	ldr	r3, [r5, #0]
 8008336:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800833a:	d047      	beq.n	80083cc <HAL_RCC_OscConfig+0x3dc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800833c:	f7ff fa0c 	bl	8007758 <HAL_GetTick>
 8008340:	1b00      	subs	r0, r0, r4
 8008342:	2802      	cmp	r0, #2
 8008344:	d9f6      	bls.n	8008334 <HAL_RCC_OscConfig+0x344>
            return HAL_TIMEOUT;
 8008346:	2003      	movs	r0, #3
 8008348:	e047      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
      __HAL_RCC_PWR_CLK_DISABLE();
 800834a:	4a26      	ldr	r2, [pc, #152]	; (80083e4 <HAL_RCC_OscConfig+0x3f4>)
 800834c:	69d3      	ldr	r3, [r2, #28]
 800834e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008352:	61d3      	str	r3, [r2, #28]
 8008354:	e7dc      	b.n	8008310 <HAL_RCC_OscConfig+0x320>
        __HAL_RCC_PLL_DISABLE();
 8008356:	4b24      	ldr	r3, [pc, #144]	; (80083e8 <HAL_RCC_OscConfig+0x3f8>)
 8008358:	2200      	movs	r2, #0
 800835a:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 800835c:	f7ff f9fc 	bl	8007758 <HAL_GetTick>
 8008360:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008362:	4e20      	ldr	r6, [pc, #128]	; (80083e4 <HAL_RCC_OscConfig+0x3f4>)
 8008364:	6833      	ldr	r3, [r6, #0]
 8008366:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800836a:	d006      	beq.n	800837a <HAL_RCC_OscConfig+0x38a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800836c:	f7ff f9f4 	bl	8007758 <HAL_GetTick>
 8008370:	1b40      	subs	r0, r0, r5
 8008372:	2802      	cmp	r0, #2
 8008374:	d9f6      	bls.n	8008364 <HAL_RCC_OscConfig+0x374>
            return HAL_TIMEOUT;
 8008376:	2003      	movs	r0, #3
 8008378:	e02f      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800837a:	6a23      	ldr	r3, [r4, #32]
 800837c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008380:	d01a      	beq.n	80083b8 <HAL_RCC_OscConfig+0x3c8>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008382:	4918      	ldr	r1, [pc, #96]	; (80083e4 <HAL_RCC_OscConfig+0x3f4>)
 8008384:	684a      	ldr	r2, [r1, #4]
 8008386:	6a23      	ldr	r3, [r4, #32]
 8008388:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800838a:	4303      	orrs	r3, r0
 800838c:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8008390:	4313      	orrs	r3, r2
 8008392:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8008394:	4b14      	ldr	r3, [pc, #80]	; (80083e8 <HAL_RCC_OscConfig+0x3f8>)
 8008396:	2201      	movs	r2, #1
 8008398:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 800839a:	f7ff f9dd 	bl	8007758 <HAL_GetTick>
 800839e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80083a0:	4d10      	ldr	r5, [pc, #64]	; (80083e4 <HAL_RCC_OscConfig+0x3f4>)
 80083a2:	682b      	ldr	r3, [r5, #0]
 80083a4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80083a8:	d10e      	bne.n	80083c8 <HAL_RCC_OscConfig+0x3d8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80083aa:	f7ff f9d5 	bl	8007758 <HAL_GetTick>
 80083ae:	1b00      	subs	r0, r0, r4
 80083b0:	2802      	cmp	r0, #2
 80083b2:	d9f6      	bls.n	80083a2 <HAL_RCC_OscConfig+0x3b2>
            return HAL_TIMEOUT;
 80083b4:	2003      	movs	r0, #3
 80083b6:	e010      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80083b8:	4a0a      	ldr	r2, [pc, #40]	; (80083e4 <HAL_RCC_OscConfig+0x3f4>)
 80083ba:	6853      	ldr	r3, [r2, #4]
 80083bc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80083c0:	68a1      	ldr	r1, [r4, #8]
 80083c2:	430b      	orrs	r3, r1
 80083c4:	6053      	str	r3, [r2, #4]
 80083c6:	e7dc      	b.n	8008382 <HAL_RCC_OscConfig+0x392>
  return HAL_OK;
 80083c8:	2000      	movs	r0, #0
 80083ca:	e006      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
 80083cc:	2000      	movs	r0, #0
 80083ce:	e004      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
        return HAL_ERROR;
 80083d0:	2001      	movs	r0, #1
 80083d2:	e002      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
        return HAL_ERROR;
 80083d4:	2001      	movs	r0, #1
 80083d6:	e000      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
  return HAL_OK;
 80083d8:	2000      	movs	r0, #0
}
 80083da:	b002      	add	sp, #8
 80083dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 80083e0:	2001      	movs	r0, #1
 80083e2:	e7fa      	b.n	80083da <HAL_RCC_OscConfig+0x3ea>
 80083e4:	40021000 	.word	0x40021000
 80083e8:	42420000 	.word	0x42420000

080083ec <HAL_RCC_GetSysClockFreq>:
{
 80083ec:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80083ee:	4b17      	ldr	r3, [pc, #92]	; (800844c <HAL_RCC_GetSysClockFreq+0x60>)
 80083f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80083f2:	f10d 0c18 	add.w	ip, sp, #24
 80083f6:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80083fa:	f240 2301 	movw	r3, #513	; 0x201
 80083fe:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8008402:	4b13      	ldr	r3, [pc, #76]	; (8008450 <HAL_RCC_GetSysClockFreq+0x64>)
 8008404:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8008406:	f003 020c 	and.w	r2, r3, #12
 800840a:	2a08      	cmp	r2, #8
 800840c:	d002      	beq.n	8008414 <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 800840e:	4811      	ldr	r0, [pc, #68]	; (8008454 <HAL_RCC_GetSysClockFreq+0x68>)
}
 8008410:	b006      	add	sp, #24
 8008412:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008414:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8008418:	3218      	adds	r2, #24
 800841a:	446a      	add	r2, sp
 800841c:	f812 0c10 	ldrb.w	r0, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008420:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8008424:	d00d      	beq.n	8008442 <HAL_RCC_GetSysClockFreq+0x56>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008426:	4b0a      	ldr	r3, [pc, #40]	; (8008450 <HAL_RCC_GetSysClockFreq+0x64>)
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	f3c3 4340 	ubfx	r3, r3, #17, #1
 800842e:	3318      	adds	r3, #24
 8008430:	446b      	add	r3, sp
 8008432:	f813 2c14 	ldrb.w	r2, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8008436:	4b07      	ldr	r3, [pc, #28]	; (8008454 <HAL_RCC_GetSysClockFreq+0x68>)
 8008438:	fbb3 f3f2 	udiv	r3, r3, r2
 800843c:	fb03 f000 	mul.w	r0, r3, r0
 8008440:	e7e6      	b.n	8008410 <HAL_RCC_GetSysClockFreq+0x24>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8008442:	4b05      	ldr	r3, [pc, #20]	; (8008458 <HAL_RCC_GetSysClockFreq+0x6c>)
 8008444:	fb03 f000 	mul.w	r0, r3, r0
 8008448:	e7e2      	b.n	8008410 <HAL_RCC_GetSysClockFreq+0x24>
 800844a:	bf00      	nop
 800844c:	0800d8b0 	.word	0x0800d8b0
 8008450:	40021000 	.word	0x40021000
 8008454:	007a1200 	.word	0x007a1200
 8008458:	003d0900 	.word	0x003d0900

0800845c <HAL_RCC_ClockConfig>:
{
 800845c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008460:	4604      	mov	r4, r0
 8008462:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8008464:	4b59      	ldr	r3, [pc, #356]	; (80085cc <HAL_RCC_ClockConfig+0x170>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f003 0307 	and.w	r3, r3, #7
 800846c:	428b      	cmp	r3, r1
 800846e:	d20b      	bcs.n	8008488 <HAL_RCC_ClockConfig+0x2c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008470:	4a56      	ldr	r2, [pc, #344]	; (80085cc <HAL_RCC_ClockConfig+0x170>)
 8008472:	6813      	ldr	r3, [r2, #0]
 8008474:	f023 0307 	bic.w	r3, r3, #7
 8008478:	430b      	orrs	r3, r1
 800847a:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800847c:	6813      	ldr	r3, [r2, #0]
 800847e:	f003 0307 	and.w	r3, r3, #7
 8008482:	428b      	cmp	r3, r1
 8008484:	f040 809b 	bne.w	80085be <HAL_RCC_ClockConfig+0x162>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008488:	6823      	ldr	r3, [r4, #0]
 800848a:	f013 0f02 	tst.w	r3, #2
 800848e:	d006      	beq.n	800849e <HAL_RCC_ClockConfig+0x42>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008490:	4a4f      	ldr	r2, [pc, #316]	; (80085d0 <HAL_RCC_ClockConfig+0x174>)
 8008492:	6853      	ldr	r3, [r2, #4]
 8008494:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008498:	68a1      	ldr	r1, [r4, #8]
 800849a:	430b      	orrs	r3, r1
 800849c:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800849e:	6823      	ldr	r3, [r4, #0]
 80084a0:	f013 0f01 	tst.w	r3, #1
 80084a4:	d052      	beq.n	800854c <HAL_RCC_ClockConfig+0xf0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80084a6:	6862      	ldr	r2, [r4, #4]
 80084a8:	2a01      	cmp	r2, #1
 80084aa:	d023      	beq.n	80084f4 <HAL_RCC_ClockConfig+0x98>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80084ac:	2a02      	cmp	r2, #2
 80084ae:	d028      	beq.n	8008502 <HAL_RCC_ClockConfig+0xa6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80084b0:	4b47      	ldr	r3, [pc, #284]	; (80085d0 <HAL_RCC_ClockConfig+0x174>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f013 0f02 	tst.w	r3, #2
 80084b8:	f000 8083 	beq.w	80085c2 <HAL_RCC_ClockConfig+0x166>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80084bc:	4944      	ldr	r1, [pc, #272]	; (80085d0 <HAL_RCC_ClockConfig+0x174>)
 80084be:	684b      	ldr	r3, [r1, #4]
 80084c0:	f023 0303 	bic.w	r3, r3, #3
 80084c4:	4313      	orrs	r3, r2
 80084c6:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 80084c8:	f7ff f946 	bl	8007758 <HAL_GetTick>
 80084cc:	4606      	mov	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80084ce:	6863      	ldr	r3, [r4, #4]
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	d01d      	beq.n	8008510 <HAL_RCC_ClockConfig+0xb4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80084d4:	2b02      	cmp	r3, #2
 80084d6:	d02a      	beq.n	800852e <HAL_RCC_ClockConfig+0xd2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80084d8:	4f3d      	ldr	r7, [pc, #244]	; (80085d0 <HAL_RCC_ClockConfig+0x174>)
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80084da:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f013 0f0c 	tst.w	r3, #12
 80084e4:	d032      	beq.n	800854c <HAL_RCC_ClockConfig+0xf0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80084e6:	f7ff f937 	bl	8007758 <HAL_GetTick>
 80084ea:	1b83      	subs	r3, r0, r6
 80084ec:	4543      	cmp	r3, r8
 80084ee:	d9f6      	bls.n	80084de <HAL_RCC_ClockConfig+0x82>
          return HAL_TIMEOUT;
 80084f0:	2003      	movs	r0, #3
 80084f2:	e062      	b.n	80085ba <HAL_RCC_ClockConfig+0x15e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084f4:	4b36      	ldr	r3, [pc, #216]	; (80085d0 <HAL_RCC_ClockConfig+0x174>)
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80084fc:	d1de      	bne.n	80084bc <HAL_RCC_ClockConfig+0x60>
        return HAL_ERROR;
 80084fe:	2001      	movs	r0, #1
 8008500:	e05b      	b.n	80085ba <HAL_RCC_ClockConfig+0x15e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008502:	4b33      	ldr	r3, [pc, #204]	; (80085d0 <HAL_RCC_ClockConfig+0x174>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800850a:	d1d7      	bne.n	80084bc <HAL_RCC_ClockConfig+0x60>
        return HAL_ERROR;
 800850c:	2001      	movs	r0, #1
 800850e:	e054      	b.n	80085ba <HAL_RCC_ClockConfig+0x15e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008510:	4f2f      	ldr	r7, [pc, #188]	; (80085d0 <HAL_RCC_ClockConfig+0x174>)
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008512:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	f003 030c 	and.w	r3, r3, #12
 800851c:	2b04      	cmp	r3, #4
 800851e:	d015      	beq.n	800854c <HAL_RCC_ClockConfig+0xf0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008520:	f7ff f91a 	bl	8007758 <HAL_GetTick>
 8008524:	1b83      	subs	r3, r0, r6
 8008526:	4543      	cmp	r3, r8
 8008528:	d9f5      	bls.n	8008516 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 800852a:	2003      	movs	r0, #3
 800852c:	e045      	b.n	80085ba <HAL_RCC_ClockConfig+0x15e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800852e:	4f28      	ldr	r7, [pc, #160]	; (80085d0 <HAL_RCC_ClockConfig+0x174>)
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008530:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f003 030c 	and.w	r3, r3, #12
 800853a:	2b08      	cmp	r3, #8
 800853c:	d006      	beq.n	800854c <HAL_RCC_ClockConfig+0xf0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800853e:	f7ff f90b 	bl	8007758 <HAL_GetTick>
 8008542:	1b80      	subs	r0, r0, r6
 8008544:	4540      	cmp	r0, r8
 8008546:	d9f5      	bls.n	8008534 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8008548:	2003      	movs	r0, #3
 800854a:	e036      	b.n	80085ba <HAL_RCC_ClockConfig+0x15e>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800854c:	4b1f      	ldr	r3, [pc, #124]	; (80085cc <HAL_RCC_ClockConfig+0x170>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f003 0307 	and.w	r3, r3, #7
 8008554:	42ab      	cmp	r3, r5
 8008556:	d90a      	bls.n	800856e <HAL_RCC_ClockConfig+0x112>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008558:	4a1c      	ldr	r2, [pc, #112]	; (80085cc <HAL_RCC_ClockConfig+0x170>)
 800855a:	6813      	ldr	r3, [r2, #0]
 800855c:	f023 0307 	bic.w	r3, r3, #7
 8008560:	432b      	orrs	r3, r5
 8008562:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008564:	6813      	ldr	r3, [r2, #0]
 8008566:	f003 0307 	and.w	r3, r3, #7
 800856a:	42ab      	cmp	r3, r5
 800856c:	d12b      	bne.n	80085c6 <HAL_RCC_ClockConfig+0x16a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800856e:	6823      	ldr	r3, [r4, #0]
 8008570:	f013 0f04 	tst.w	r3, #4
 8008574:	d006      	beq.n	8008584 <HAL_RCC_ClockConfig+0x128>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008576:	4a16      	ldr	r2, [pc, #88]	; (80085d0 <HAL_RCC_ClockConfig+0x174>)
 8008578:	6853      	ldr	r3, [r2, #4]
 800857a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800857e:	68e1      	ldr	r1, [r4, #12]
 8008580:	430b      	orrs	r3, r1
 8008582:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008584:	6823      	ldr	r3, [r4, #0]
 8008586:	f013 0f08 	tst.w	r3, #8
 800858a:	d007      	beq.n	800859c <HAL_RCC_ClockConfig+0x140>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800858c:	4a10      	ldr	r2, [pc, #64]	; (80085d0 <HAL_RCC_ClockConfig+0x174>)
 800858e:	6853      	ldr	r3, [r2, #4]
 8008590:	6921      	ldr	r1, [r4, #16]
 8008592:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8008596:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800859a:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800859c:	f7ff ff26 	bl	80083ec <HAL_RCC_GetSysClockFreq>
 80085a0:	4b0b      	ldr	r3, [pc, #44]	; (80085d0 <HAL_RCC_ClockConfig+0x174>)
 80085a2:	685b      	ldr	r3, [r3, #4]
 80085a4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80085a8:	4a0a      	ldr	r2, [pc, #40]	; (80085d4 <HAL_RCC_ClockConfig+0x178>)
 80085aa:	5cd3      	ldrb	r3, [r2, r3]
 80085ac:	40d8      	lsrs	r0, r3
 80085ae:	4b0a      	ldr	r3, [pc, #40]	; (80085d8 <HAL_RCC_ClockConfig+0x17c>)
 80085b0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80085b2:	2000      	movs	r0, #0
 80085b4:	f7ff f8a0 	bl	80076f8 <HAL_InitTick>
  return HAL_OK;
 80085b8:	2000      	movs	r0, #0
}
 80085ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 80085be:	2001      	movs	r0, #1
 80085c0:	e7fb      	b.n	80085ba <HAL_RCC_ClockConfig+0x15e>
        return HAL_ERROR;
 80085c2:	2001      	movs	r0, #1
 80085c4:	e7f9      	b.n	80085ba <HAL_RCC_ClockConfig+0x15e>
      return HAL_ERROR;
 80085c6:	2001      	movs	r0, #1
 80085c8:	e7f7      	b.n	80085ba <HAL_RCC_ClockConfig+0x15e>
 80085ca:	bf00      	nop
 80085cc:	40022000 	.word	0x40022000
 80085d0:	40021000 	.word	0x40021000
 80085d4:	0800d8c4 	.word	0x0800d8c4
 80085d8:	20000000 	.word	0x20000000

080085dc <HAL_RCC_GetHCLKFreq>:
}
 80085dc:	4b01      	ldr	r3, [pc, #4]	; (80085e4 <HAL_RCC_GetHCLKFreq+0x8>)
 80085de:	6818      	ldr	r0, [r3, #0]
 80085e0:	4770      	bx	lr
 80085e2:	bf00      	nop
 80085e4:	20000000 	.word	0x20000000

080085e8 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80085e8:	4b04      	ldr	r3, [pc, #16]	; (80085fc <HAL_RCC_GetPCLK1Freq+0x14>)
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80085f0:	4a03      	ldr	r2, [pc, #12]	; (8008600 <HAL_RCC_GetPCLK1Freq+0x18>)
 80085f2:	5cd3      	ldrb	r3, [r2, r3]
 80085f4:	4a03      	ldr	r2, [pc, #12]	; (8008604 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80085f6:	6810      	ldr	r0, [r2, #0]
}    
 80085f8:	40d8      	lsrs	r0, r3
 80085fa:	4770      	bx	lr
 80085fc:	40021000 	.word	0x40021000
 8008600:	0800d8d4 	.word	0x0800d8d4
 8008604:	20000000 	.word	0x20000000

08008608 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008608:	4b04      	ldr	r3, [pc, #16]	; (800861c <HAL_RCC_GetPCLK2Freq+0x14>)
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8008610:	4a03      	ldr	r2, [pc, #12]	; (8008620 <HAL_RCC_GetPCLK2Freq+0x18>)
 8008612:	5cd3      	ldrb	r3, [r2, r3]
 8008614:	4a03      	ldr	r2, [pc, #12]	; (8008624 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8008616:	6810      	ldr	r0, [r2, #0]
} 
 8008618:	40d8      	lsrs	r0, r3
 800861a:	4770      	bx	lr
 800861c:	40021000 	.word	0x40021000
 8008620:	0800d8d4 	.word	0x0800d8d4
 8008624:	20000000 	.word	0x20000000

08008628 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800862c:	b082      	sub	sp, #8
 800862e:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8008630:	6803      	ldr	r3, [r0, #0]
 8008632:	f013 0f01 	tst.w	r3, #1
 8008636:	d036      	beq.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008638:	4b3f      	ldr	r3, [pc, #252]	; (8008738 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800863a:	69db      	ldr	r3, [r3, #28]
 800863c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8008640:	d149      	bne.n	80086d6 <HAL_RCCEx_PeriphCLKConfig+0xae>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008642:	4b3d      	ldr	r3, [pc, #244]	; (8008738 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8008644:	69da      	ldr	r2, [r3, #28]
 8008646:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800864a:	61da      	str	r2, [r3, #28]
 800864c:	69db      	ldr	r3, [r3, #28]
 800864e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008652:	9301      	str	r3, [sp, #4]
 8008654:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8008656:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008658:	4b38      	ldr	r3, [pc, #224]	; (800873c <HAL_RCCEx_PeriphCLKConfig+0x114>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8008660:	d03b      	beq.n	80086da <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008662:	4b35      	ldr	r3, [pc, #212]	; (8008738 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8008664:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008666:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800866a:	d013      	beq.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 800866c:	6862      	ldr	r2, [r4, #4]
 800866e:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8008672:	429a      	cmp	r2, r3
 8008674:	d00e      	beq.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008676:	4a30      	ldr	r2, [pc, #192]	; (8008738 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8008678:	6a13      	ldr	r3, [r2, #32]
 800867a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800867e:	4930      	ldr	r1, [pc, #192]	; (8008740 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8008680:	2601      	movs	r6, #1
 8008682:	f8c1 6440 	str.w	r6, [r1, #1088]	; 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008686:	2600      	movs	r6, #0
 8008688:	f8c1 6440 	str.w	r6, [r1, #1088]	; 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800868c:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800868e:	f013 0f01 	tst.w	r3, #1
 8008692:	d136      	bne.n	8008702 <HAL_RCCEx_PeriphCLKConfig+0xda>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8008694:	4a28      	ldr	r2, [pc, #160]	; (8008738 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8008696:	6a13      	ldr	r3, [r2, #32]
 8008698:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800869c:	6861      	ldr	r1, [r4, #4]
 800869e:	430b      	orrs	r3, r1
 80086a0:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80086a2:	2d00      	cmp	r5, #0
 80086a4:	d13e      	bne.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80086a6:	6823      	ldr	r3, [r4, #0]
 80086a8:	f013 0f02 	tst.w	r3, #2
 80086ac:	d006      	beq.n	80086bc <HAL_RCCEx_PeriphCLKConfig+0x94>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80086ae:	4a22      	ldr	r2, [pc, #136]	; (8008738 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80086b0:	6853      	ldr	r3, [r2, #4]
 80086b2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80086b6:	68a1      	ldr	r1, [r4, #8]
 80086b8:	430b      	orrs	r3, r1
 80086ba:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80086bc:	6823      	ldr	r3, [r4, #0]
 80086be:	f013 0f10 	tst.w	r3, #16
 80086c2:	d034      	beq.n	800872e <HAL_RCCEx_PeriphCLKConfig+0x106>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80086c4:	4a1c      	ldr	r2, [pc, #112]	; (8008738 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80086c6:	6853      	ldr	r3, [r2, #4]
 80086c8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80086cc:	68e1      	ldr	r1, [r4, #12]
 80086ce:	430b      	orrs	r3, r1
 80086d0:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80086d2:	2000      	movs	r0, #0
 80086d4:	e02c      	b.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0x108>
    FlagStatus       pwrclkchanged = RESET;
 80086d6:	2500      	movs	r5, #0
 80086d8:	e7be      	b.n	8008658 <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80086da:	4a18      	ldr	r2, [pc, #96]	; (800873c <HAL_RCCEx_PeriphCLKConfig+0x114>)
 80086dc:	6813      	ldr	r3, [r2, #0]
 80086de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80086e2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80086e4:	f7ff f838 	bl	8007758 <HAL_GetTick>
 80086e8:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80086ea:	4f14      	ldr	r7, [pc, #80]	; (800873c <HAL_RCCEx_PeriphCLKConfig+0x114>)
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	f413 7f80 	tst.w	r3, #256	; 0x100
 80086f2:	d1b6      	bne.n	8008662 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086f4:	f7ff f830 	bl	8007758 <HAL_GetTick>
 80086f8:	1b80      	subs	r0, r0, r6
 80086fa:	2864      	cmp	r0, #100	; 0x64
 80086fc:	d9f6      	bls.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0xc4>
          return HAL_TIMEOUT;
 80086fe:	2003      	movs	r0, #3
 8008700:	e016      	b.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0x108>
        tickstart = HAL_GetTick();
 8008702:	f7ff f829 	bl	8007758 <HAL_GetTick>
 8008706:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008708:	4f0b      	ldr	r7, [pc, #44]	; (8008738 <HAL_RCCEx_PeriphCLKConfig+0x110>)
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800870a:	f241 3888 	movw	r8, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800870e:	6a3b      	ldr	r3, [r7, #32]
 8008710:	f013 0f02 	tst.w	r3, #2
 8008714:	d1be      	bne.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x6c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008716:	f7ff f81f 	bl	8007758 <HAL_GetTick>
 800871a:	1b80      	subs	r0, r0, r6
 800871c:	4540      	cmp	r0, r8
 800871e:	d9f6      	bls.n	800870e <HAL_RCCEx_PeriphCLKConfig+0xe6>
            return HAL_TIMEOUT;
 8008720:	2003      	movs	r0, #3
 8008722:	e005      	b.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0x108>
      __HAL_RCC_PWR_CLK_DISABLE();
 8008724:	69d3      	ldr	r3, [r2, #28]
 8008726:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800872a:	61d3      	str	r3, [r2, #28]
 800872c:	e7bb      	b.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
  return HAL_OK;
 800872e:	2000      	movs	r0, #0
}
 8008730:	b002      	add	sp, #8
 8008732:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008736:	bf00      	nop
 8008738:	40021000 	.word	0x40021000
 800873c:	40007000 	.word	0x40007000
 8008740:	42420000 	.word	0x42420000

08008744 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008744:	b500      	push	{lr}
 8008746:	b087      	sub	sp, #28
 8008748:	4684      	mov	ip, r0
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800874a:	4b3a      	ldr	r3, [pc, #232]	; (8008834 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>)
 800874c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800874e:	f10d 0e18 	add.w	lr, sp, #24
 8008752:	e90e 000f 	stmdb	lr, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8008756:	f240 2301 	movw	r3, #513	; 0x201
 800875a:	f8ad 3004 	strh.w	r3, [sp, #4]
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 800875e:	f1bc 0f02 	cmp.w	ip, #2
 8008762:	d058      	beq.n	8008816 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8008764:	f1bc 0f10 	cmp.w	ip, #16
 8008768:	d006      	beq.n	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0x34>
 800876a:	f1bc 0f01 	cmp.w	ip, #1
 800876e:	d02e      	beq.n	80087ce <HAL_RCCEx_GetPeriphCLKFreq+0x8a>
 8008770:	2000      	movs	r0, #0
    {
      break;
    }
  }
  return(frequency);
}
 8008772:	b007      	add	sp, #28
 8008774:	f85d fb04 	ldr.w	pc, [sp], #4
      temp_reg = RCC->CFGR;
 8008778:	4b2f      	ldr	r3, [pc, #188]	; (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>)
 800877a:	685a      	ldr	r2, [r3, #4]
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 800877c:	6818      	ldr	r0, [r3, #0]
 800877e:	f010 7080 	ands.w	r0, r0, #16777216	; 0x1000000
 8008782:	d0f6      	beq.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8008784:	f3c2 4383 	ubfx	r3, r2, #18, #4
 8008788:	3318      	adds	r3, #24
 800878a:	446b      	add	r3, sp
 800878c:	f813 0c10 	ldrb.w	r0, [r3, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8008790:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8008794:	d017      	beq.n	80087c6 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8008796:	4b28      	ldr	r3, [pc, #160]	; (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>)
 8008798:	685b      	ldr	r3, [r3, #4]
 800879a:	f3c3 4340 	ubfx	r3, r3, #17, #1
 800879e:	3318      	adds	r3, #24
 80087a0:	446b      	add	r3, sp
 80087a2:	f813 2c14 	ldrb.w	r2, [r3, #-20]
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80087a6:	4b25      	ldr	r3, [pc, #148]	; (800883c <HAL_RCCEx_GetPeriphCLKFreq+0xf8>)
 80087a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80087ac:	fb03 f000 	mul.w	r0, r3, r0
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80087b0:	4b21      	ldr	r3, [pc, #132]	; (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>)
 80087b2:	685b      	ldr	r3, [r3, #4]
 80087b4:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80087b8:	d1db      	bne.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
          frequency = (pllclk * 2) / 3;
 80087ba:	0040      	lsls	r0, r0, #1
 80087bc:	4b20      	ldr	r3, [pc, #128]	; (8008840 <HAL_RCCEx_GetPeriphCLKFreq+0xfc>)
 80087be:	fba3 3000 	umull	r3, r0, r3, r0
 80087c2:	0840      	lsrs	r0, r0, #1
 80087c4:	e7d5      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80087c6:	4b1f      	ldr	r3, [pc, #124]	; (8008844 <HAL_RCCEx_GetPeriphCLKFreq+0x100>)
 80087c8:	fb03 f000 	mul.w	r0, r3, r0
 80087cc:	e7f0      	b.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
      temp_reg = RCC->BDCR;
 80087ce:	4b1a      	ldr	r3, [pc, #104]	; (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>)
 80087d0:	6a1b      	ldr	r3, [r3, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80087d2:	f240 3202 	movw	r2, #770	; 0x302
 80087d6:	401a      	ands	r2, r3
 80087d8:	f5b2 7f81 	cmp.w	r2, #258	; 0x102
 80087dc:	d026      	beq.n	800882c <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80087de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087e6:	d004      	beq.n	80087f2 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80087e8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80087ec:	d00a      	beq.n	8008804 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
        frequency = 0U;
 80087ee:	2000      	movs	r0, #0
  return(frequency);
 80087f0:	e7bf      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80087f2:	4b11      	ldr	r3, [pc, #68]	; (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>)
 80087f4:	6a58      	ldr	r0, [r3, #36]	; 0x24
        frequency = LSI_VALUE;
 80087f6:	f010 0002 	ands.w	r0, r0, #2
 80087fa:	f649 4340 	movw	r3, #40000	; 0x9c40
 80087fe:	bf18      	it	ne
 8008800:	4618      	movne	r0, r3
 8008802:	e7b6      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8008804:	4b0c      	ldr	r3, [pc, #48]	; (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>)
 8008806:	6818      	ldr	r0, [r3, #0]
        frequency = HSE_VALUE / 128U;
 8008808:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800880c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8008810:	bf18      	it	ne
 8008812:	4618      	movne	r0, r3
 8008814:	e7ad      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8008816:	f7ff fef7 	bl	8008608 <HAL_RCC_GetPCLK2Freq>
 800881a:	4b07      	ldr	r3, [pc, #28]	; (8008838 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>)
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	f3c3 3381 	ubfx	r3, r3, #14, #2
 8008822:	3301      	adds	r3, #1
 8008824:	005b      	lsls	r3, r3, #1
 8008826:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800882a:	e7a2      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
        frequency = LSE_VALUE;
 800882c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008830:	e79f      	b.n	8008772 <HAL_RCCEx_GetPeriphCLKFreq+0x2e>
 8008832:	bf00      	nop
 8008834:	0800d8b0 	.word	0x0800d8b0
 8008838:	40021000 	.word	0x40021000
 800883c:	007a1200 	.word	0x007a1200
 8008840:	aaaaaaab 	.word	0xaaaaaaab
 8008844:	003d0900 	.word	0x003d0900

08008848 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008848:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800884a:	6a03      	ldr	r3, [r0, #32]
 800884c:	f023 0301 	bic.w	r3, r3, #1
 8008850:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008852:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008854:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008856:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008858:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800885c:	680d      	ldr	r5, [r1, #0]
 800885e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008860:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008864:	688d      	ldr	r5, [r1, #8]
 8008866:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008868:	4d0b      	ldr	r5, [pc, #44]	; (8008898 <TIM_OC1_SetConfig+0x50>)
 800886a:	42a8      	cmp	r0, r5
 800886c:	d006      	beq.n	800887c <TIM_OC1_SetConfig+0x34>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800886e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008870:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008872:	684a      	ldr	r2, [r1, #4]
 8008874:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008876:	6203      	str	r3, [r0, #32]
}
 8008878:	bc70      	pop	{r4, r5, r6}
 800887a:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 800887c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8008880:	68cd      	ldr	r5, [r1, #12]
 8008882:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8008884:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008888:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800888c:	694d      	ldr	r5, [r1, #20]
 800888e:	698e      	ldr	r6, [r1, #24]
 8008890:	4335      	orrs	r5, r6
 8008892:	432c      	orrs	r4, r5
 8008894:	e7eb      	b.n	800886e <TIM_OC1_SetConfig+0x26>
 8008896:	bf00      	nop
 8008898:	40012c00 	.word	0x40012c00

0800889c <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800889c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800889e:	6a03      	ldr	r3, [r0, #32]
 80088a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80088a4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088a6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088a8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80088aa:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80088ac:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088b0:	680d      	ldr	r5, [r1, #0]
 80088b2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80088b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80088b8:	688d      	ldr	r5, [r1, #8]
 80088ba:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80088be:	4d0c      	ldr	r5, [pc, #48]	; (80088f0 <TIM_OC3_SetConfig+0x54>)
 80088c0:	42a8      	cmp	r0, r5
 80088c2:	d006      	beq.n	80088d2 <TIM_OC3_SetConfig+0x36>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088c4:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80088c6:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80088c8:	684a      	ldr	r2, [r1, #4]
 80088ca:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088cc:	6203      	str	r3, [r0, #32]
}
 80088ce:	bc70      	pop	{r4, r5, r6}
 80088d0:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 80088d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80088d6:	68cd      	ldr	r5, [r1, #12]
 80088d8:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80088dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80088e0:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80088e4:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80088e6:	698e      	ldr	r6, [r1, #24]
 80088e8:	4335      	orrs	r5, r6
 80088ea:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 80088ee:	e7e9      	b.n	80088c4 <TIM_OC3_SetConfig+0x28>
 80088f0:	40012c00 	.word	0x40012c00

080088f4 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088f4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80088f6:	6a03      	ldr	r3, [r0, #32]
 80088f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80088fc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088fe:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008900:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008902:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008904:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008908:	680d      	ldr	r5, [r1, #0]
 800890a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800890e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008912:	688d      	ldr	r5, [r1, #8]
 8008914:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8008918:	4d07      	ldr	r5, [pc, #28]	; (8008938 <TIM_OC4_SetConfig+0x44>)
 800891a:	42a8      	cmp	r0, r5
 800891c:	d006      	beq.n	800892c <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800891e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008920:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008922:	684a      	ldr	r2, [r1, #4]
 8008924:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008926:	6203      	str	r3, [r0, #32]
}
 8008928:	bc30      	pop	{r4, r5}
 800892a:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 800892c:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8008930:	694d      	ldr	r5, [r1, #20]
 8008932:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8008936:	e7f2      	b.n	800891e <TIM_OC4_SetConfig+0x2a>
 8008938:	40012c00 	.word	0x40012c00

0800893c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 800893c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800893e:	4a25      	ldr	r2, [pc, #148]	; (80089d4 <TIM_Base_SetConfig+0x98>)
 8008940:	4290      	cmp	r0, r2
 8008942:	d014      	beq.n	800896e <TIM_Base_SetConfig+0x32>
 8008944:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008948:	d02b      	beq.n	80089a2 <TIM_Base_SetConfig+0x66>
 800894a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800894e:	4290      	cmp	r0, r2
 8008950:	d022      	beq.n	8008998 <TIM_Base_SetConfig+0x5c>
 8008952:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008956:	4290      	cmp	r0, r2
 8008958:	d037      	beq.n	80089ca <TIM_Base_SetConfig+0x8e>
  tmpcr1 &= ~TIM_CR1_ARPE;
 800895a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800895e:	694a      	ldr	r2, [r1, #20]
 8008960:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8008962:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008964:	688b      	ldr	r3, [r1, #8]
 8008966:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8008968:	680b      	ldr	r3, [r1, #0]
 800896a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800896c:	e02a      	b.n	80089c4 <TIM_Base_SetConfig+0x88>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800896e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008972:	684a      	ldr	r2, [r1, #4]
 8008974:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8008976:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800897a:	68ca      	ldr	r2, [r1, #12]
 800897c:	4313      	orrs	r3, r2
  tmpcr1 &= ~TIM_CR1_ARPE;
 800897e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8008982:	694a      	ldr	r2, [r1, #20]
 8008984:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8008986:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008988:	688b      	ldr	r3, [r1, #8]
 800898a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800898c:	680b      	ldr	r3, [r1, #0]
 800898e:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8008990:	690a      	ldr	r2, [r1, #16]
 8008992:	4b10      	ldr	r3, [pc, #64]	; (80089d4 <TIM_Base_SetConfig+0x98>)
 8008994:	631a      	str	r2, [r3, #48]	; 0x30
 8008996:	e015      	b.n	80089c4 <TIM_Base_SetConfig+0x88>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008998:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800899c:	684a      	ldr	r2, [r1, #4]
 800899e:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80089a0:	e003      	b.n	80089aa <TIM_Base_SetConfig+0x6e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80089a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80089a6:	684a      	ldr	r2, [r1, #4]
 80089a8:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80089aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80089ae:	68ca      	ldr	r2, [r1, #12]
 80089b0:	4313      	orrs	r3, r2
  tmpcr1 &= ~TIM_CR1_ARPE;
 80089b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80089b6:	694a      	ldr	r2, [r1, #20]
 80089b8:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80089ba:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80089bc:	688b      	ldr	r3, [r1, #8]
 80089be:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80089c0:	680b      	ldr	r3, [r1, #0]
 80089c2:	6283      	str	r3, [r0, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80089c4:	2301      	movs	r3, #1
 80089c6:	6143      	str	r3, [r0, #20]
}
 80089c8:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80089ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80089ce:	684a      	ldr	r2, [r1, #4]
 80089d0:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80089d2:	e7ea      	b.n	80089aa <TIM_Base_SetConfig+0x6e>
 80089d4:	40012c00 	.word	0x40012c00

080089d8 <HAL_TIM_OC_Init>:
  if(htim == NULL)
 80089d8:	b1b0      	cbz	r0, 8008a08 <HAL_TIM_OC_Init+0x30>
{
 80089da:	b510      	push	{r4, lr}
 80089dc:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 80089de:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80089e2:	b163      	cbz	r3, 80089fe <HAL_TIM_OC_Init+0x26>
  htim->State= HAL_TIM_STATE_BUSY;
 80089e4:	2302      	movs	r3, #2
 80089e6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80089ea:	4621      	mov	r1, r4
 80089ec:	f851 0b04 	ldr.w	r0, [r1], #4
 80089f0:	f7ff ffa4 	bl	800893c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80089f4:	2301      	movs	r3, #1
 80089f6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80089fa:	2000      	movs	r0, #0
}
 80089fc:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80089fe:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8008a02:	f001 fac9 	bl	8009f98 <HAL_TIM_OC_MspInit>
 8008a06:	e7ed      	b.n	80089e4 <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 8008a08:	2001      	movs	r0, #1
}
 8008a0a:	4770      	bx	lr

08008a0c <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 8008a0c:	b1b0      	cbz	r0, 8008a3c <HAL_TIM_PWM_Init+0x30>
{
 8008a0e:	b510      	push	{r4, lr}
 8008a10:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 8008a12:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008a16:	b163      	cbz	r3, 8008a32 <HAL_TIM_PWM_Init+0x26>
  htim->State= HAL_TIM_STATE_BUSY;
 8008a18:	2302      	movs	r3, #2
 8008a1a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a1e:	4621      	mov	r1, r4
 8008a20:	f851 0b04 	ldr.w	r0, [r1], #4
 8008a24:	f7ff ff8a 	bl	800893c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8008a28:	2301      	movs	r3, #1
 8008a2a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8008a2e:	2000      	movs	r0, #0
}
 8008a30:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8008a32:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8008a36:	f001 fa5f 	bl	8009ef8 <HAL_TIM_PWM_MspInit>
 8008a3a:	e7ed      	b.n	8008a18 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8008a3c:	2001      	movs	r0, #1
}
 8008a3e:	4770      	bx	lr

08008a40 <TIM_OC2_SetConfig>:
{
 8008a40:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008a42:	6a03      	ldr	r3, [r0, #32]
 8008a44:	f023 0310 	bic.w	r3, r3, #16
 8008a48:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8008a4a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8008a4c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8008a4e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008a50:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a54:	680d      	ldr	r5, [r1, #0]
 8008a56:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8008a5a:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008a5e:	688d      	ldr	r5, [r1, #8]
 8008a60:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008a64:	4d0c      	ldr	r5, [pc, #48]	; (8008a98 <TIM_OC2_SetConfig+0x58>)
 8008a66:	42a8      	cmp	r0, r5
 8008a68:	d006      	beq.n	8008a78 <TIM_OC2_SetConfig+0x38>
  TIMx->CR2 = tmpcr2;
 8008a6a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008a6c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8008a6e:	684a      	ldr	r2, [r1, #4]
 8008a70:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8008a72:	6203      	str	r3, [r0, #32]
}
 8008a74:	bc70      	pop	{r4, r5, r6}
 8008a76:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8008a78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008a7c:	68cd      	ldr	r5, [r1, #12]
 8008a7e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8008a82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008a86:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8008a8a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8008a8c:	698e      	ldr	r6, [r1, #24]
 8008a8e:	4335      	orrs	r5, r6
 8008a90:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8008a94:	e7e9      	b.n	8008a6a <TIM_OC2_SetConfig+0x2a>
 8008a96:	bf00      	nop
 8008a98:	40012c00 	.word	0x40012c00

08008a9c <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8008a9c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008aa0:	2b01      	cmp	r3, #1
 8008aa2:	d028      	beq.n	8008af6 <HAL_TIM_OC_ConfigChannel+0x5a>
{
 8008aa4:	b510      	push	{r4, lr}
 8008aa6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8008aae:	2302      	movs	r3, #2
 8008ab0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8008ab4:	2a0c      	cmp	r2, #12
 8008ab6:	d80b      	bhi.n	8008ad0 <HAL_TIM_OC_ConfigChannel+0x34>
 8008ab8:	e8df f002 	tbb	[pc, r2]
 8008abc:	0a0a0a07 	.word	0x0a0a0a07
 8008ac0:	0a0a0a11 	.word	0x0a0a0a11
 8008ac4:	0a0a0a15 	.word	0x0a0a0a15
 8008ac8:	19          	.byte	0x19
 8008ac9:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008aca:	6800      	ldr	r0, [r0, #0]
 8008acc:	f7ff febc 	bl	8008848 <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8008ad0:	2301      	movs	r3, #1
 8008ad2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8008ad6:	2000      	movs	r0, #0
 8008ad8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8008adc:	bd10      	pop	{r4, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008ade:	6800      	ldr	r0, [r0, #0]
 8008ae0:	f7ff ffae 	bl	8008a40 <TIM_OC2_SetConfig>
    break;
 8008ae4:	e7f4      	b.n	8008ad0 <HAL_TIM_OC_ConfigChannel+0x34>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008ae6:	6800      	ldr	r0, [r0, #0]
 8008ae8:	f7ff fed8 	bl	800889c <TIM_OC3_SetConfig>
    break;
 8008aec:	e7f0      	b.n	8008ad0 <HAL_TIM_OC_ConfigChannel+0x34>
       TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008aee:	6800      	ldr	r0, [r0, #0]
 8008af0:	f7ff ff00 	bl	80088f4 <TIM_OC4_SetConfig>
    break;
 8008af4:	e7ec      	b.n	8008ad0 <HAL_TIM_OC_ConfigChannel+0x34>
  __HAL_LOCK(htim);
 8008af6:	2002      	movs	r0, #2
}
 8008af8:	4770      	bx	lr

08008afa <HAL_TIM_PWM_ConfigChannel>:
{
 8008afa:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8008afc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008b00:	2b01      	cmp	r3, #1
 8008b02:	d066      	beq.n	8008bd2 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8008b04:	4604      	mov	r4, r0
 8008b06:	460d      	mov	r5, r1
 8008b08:	2301      	movs	r3, #1
 8008b0a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8008b0e:	2302      	movs	r3, #2
 8008b10:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8008b14:	2a0c      	cmp	r2, #12
 8008b16:	d81a      	bhi.n	8008b4e <HAL_TIM_PWM_ConfigChannel+0x54>
 8008b18:	e8df f002 	tbb	[pc, r2]
 8008b1c:	19191907 	.word	0x19191907
 8008b20:	19191920 	.word	0x19191920
 8008b24:	19191934 	.word	0x19191934
 8008b28:	47          	.byte	0x47
 8008b29:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008b2a:	6800      	ldr	r0, [r0, #0]
 8008b2c:	f7ff fe8c 	bl	8008848 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008b30:	6822      	ldr	r2, [r4, #0]
 8008b32:	6993      	ldr	r3, [r2, #24]
 8008b34:	f043 0308 	orr.w	r3, r3, #8
 8008b38:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008b3a:	6822      	ldr	r2, [r4, #0]
 8008b3c:	6993      	ldr	r3, [r2, #24]
 8008b3e:	f023 0304 	bic.w	r3, r3, #4
 8008b42:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008b44:	6822      	ldr	r2, [r4, #0]
 8008b46:	6993      	ldr	r3, [r2, #24]
 8008b48:	6929      	ldr	r1, [r5, #16]
 8008b4a:	430b      	orrs	r3, r1
 8008b4c:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 8008b4e:	2301      	movs	r3, #1
 8008b50:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8008b54:	2000      	movs	r0, #0
 8008b56:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8008b5a:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008b5c:	6800      	ldr	r0, [r0, #0]
 8008b5e:	f7ff ff6f 	bl	8008a40 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008b62:	6822      	ldr	r2, [r4, #0]
 8008b64:	6993      	ldr	r3, [r2, #24]
 8008b66:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008b6a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008b6c:	6822      	ldr	r2, [r4, #0]
 8008b6e:	6993      	ldr	r3, [r2, #24]
 8008b70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008b74:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8008b76:	6822      	ldr	r2, [r4, #0]
 8008b78:	6993      	ldr	r3, [r2, #24]
 8008b7a:	6929      	ldr	r1, [r5, #16]
 8008b7c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8008b80:	6193      	str	r3, [r2, #24]
    break;
 8008b82:	e7e4      	b.n	8008b4e <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008b84:	6800      	ldr	r0, [r0, #0]
 8008b86:	f7ff fe89 	bl	800889c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008b8a:	6822      	ldr	r2, [r4, #0]
 8008b8c:	69d3      	ldr	r3, [r2, #28]
 8008b8e:	f043 0308 	orr.w	r3, r3, #8
 8008b92:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008b94:	6822      	ldr	r2, [r4, #0]
 8008b96:	69d3      	ldr	r3, [r2, #28]
 8008b98:	f023 0304 	bic.w	r3, r3, #4
 8008b9c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008b9e:	6822      	ldr	r2, [r4, #0]
 8008ba0:	69d3      	ldr	r3, [r2, #28]
 8008ba2:	6929      	ldr	r1, [r5, #16]
 8008ba4:	430b      	orrs	r3, r1
 8008ba6:	61d3      	str	r3, [r2, #28]
    break;
 8008ba8:	e7d1      	b.n	8008b4e <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008baa:	6800      	ldr	r0, [r0, #0]
 8008bac:	f7ff fea2 	bl	80088f4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008bb0:	6822      	ldr	r2, [r4, #0]
 8008bb2:	69d3      	ldr	r3, [r2, #28]
 8008bb4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008bb8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008bba:	6822      	ldr	r2, [r4, #0]
 8008bbc:	69d3      	ldr	r3, [r2, #28]
 8008bbe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008bc2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8008bc4:	6822      	ldr	r2, [r4, #0]
 8008bc6:	69d3      	ldr	r3, [r2, #28]
 8008bc8:	6929      	ldr	r1, [r5, #16]
 8008bca:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8008bce:	61d3      	str	r3, [r2, #28]
    break;
 8008bd0:	e7bd      	b.n	8008b4e <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_LOCK(htim);
 8008bd2:	2002      	movs	r0, #2
 8008bd4:	e7c1      	b.n	8008b5a <HAL_TIM_PWM_ConfigChannel+0x60>

08008bd6 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8008bd6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8008bda:	2b01      	cmp	r3, #1
 8008bdc:	d022      	beq.n	8008c24 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
{
 8008bde:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8008be0:	2201      	movs	r2, #1
 8008be2:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008be6:	2302      	movs	r3, #2
 8008be8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8008bec:	6804      	ldr	r4, [r0, #0]
 8008bee:	6863      	ldr	r3, [r4, #4]
 8008bf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bf4:	6063      	str	r3, [r4, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8008bf6:	6804      	ldr	r4, [r0, #0]
 8008bf8:	6863      	ldr	r3, [r4, #4]
 8008bfa:	680d      	ldr	r5, [r1, #0]
 8008bfc:	432b      	orrs	r3, r5
 8008bfe:	6063      	str	r3, [r4, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8008c00:	6804      	ldr	r4, [r0, #0]
 8008c02:	68a3      	ldr	r3, [r4, #8]
 8008c04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008c08:	60a3      	str	r3, [r4, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8008c0a:	6804      	ldr	r4, [r0, #0]
 8008c0c:	68a3      	ldr	r3, [r4, #8]
 8008c0e:	6849      	ldr	r1, [r1, #4]
 8008c10:	430b      	orrs	r3, r1
 8008c12:	60a3      	str	r3, [r4, #8]

  htim->State = HAL_TIM_STATE_READY;
 8008c14:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008c18:	2300      	movs	r3, #0
 8008c1a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8008c1e:	4618      	mov	r0, r3
}
 8008c20:	bc30      	pop	{r4, r5}
 8008c22:	4770      	bx	lr
  __HAL_LOCK(htim);
 8008c24:	2002      	movs	r0, #2
}
 8008c26:	4770      	bx	lr

08008c28 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c2c:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c2e:	6802      	ldr	r2, [r0, #0]
 8008c30:	6913      	ldr	r3, [r2, #16]
 8008c32:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008c36:	68c1      	ldr	r1, [r0, #12]
 8008c38:	430b      	orrs	r3, r1
 8008c3a:	6113      	str	r3, [r2, #16]
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  MODIFY_REG(huart->Instance->CR1, 
 8008c3c:	6801      	ldr	r1, [r0, #0]
 8008c3e:	68ca      	ldr	r2, [r1, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008c40:	6883      	ldr	r3, [r0, #8]
 8008c42:	6900      	ldr	r0, [r0, #16]
 8008c44:	4303      	orrs	r3, r0
 8008c46:	6960      	ldr	r0, [r4, #20]
 8008c48:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, 
 8008c4a:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8008c4e:	f022 020c 	bic.w	r2, r2, #12
 8008c52:	4313      	orrs	r3, r2
 8008c54:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008c56:	6822      	ldr	r2, [r4, #0]
 8008c58:	6953      	ldr	r3, [r2, #20]
 8008c5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008c5e:	69a1      	ldr	r1, [r4, #24]
 8008c60:	430b      	orrs	r3, r1
 8008c62:	6153      	str	r3, [r2, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8008c64:	6822      	ldr	r2, [r4, #0]
 8008c66:	4b58      	ldr	r3, [pc, #352]	; (8008dc8 <UART_SetConfig+0x1a0>)
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	d056      	beq.n	8008d1a <UART_SetConfig+0xf2>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8008c6c:	f7ff fcbc 	bl	80085e8 <HAL_RCC_GetPCLK1Freq>
 8008c70:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008c74:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008c78:	6863      	ldr	r3, [r4, #4]
 8008c7a:	009b      	lsls	r3, r3, #2
 8008c7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8008c80:	f8df 8148 	ldr.w	r8, [pc, #328]	; 8008dcc <UART_SetConfig+0x1a4>
 8008c84:	fba8 2303 	umull	r2, r3, r8, r3
 8008c88:	095b      	lsrs	r3, r3, #5
 8008c8a:	011e      	lsls	r6, r3, #4
 8008c8c:	f7ff fcac 	bl	80085e8 <HAL_RCC_GetPCLK1Freq>
 8008c90:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008c94:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008c98:	6865      	ldr	r5, [r4, #4]
 8008c9a:	00ad      	lsls	r5, r5, #2
 8008c9c:	fbb0 f5f5 	udiv	r5, r0, r5
 8008ca0:	f7ff fca2 	bl	80085e8 <HAL_RCC_GetPCLK1Freq>
 8008ca4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008ca8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008cac:	6863      	ldr	r3, [r4, #4]
 8008cae:	009b      	lsls	r3, r3, #2
 8008cb0:	fbb0 f0f3 	udiv	r0, r0, r3
 8008cb4:	fba8 3000 	umull	r3, r0, r8, r0
 8008cb8:	0940      	lsrs	r0, r0, #5
 8008cba:	f04f 0964 	mov.w	r9, #100	; 0x64
 8008cbe:	fb09 5310 	mls	r3, r9, r0, r5
 8008cc2:	011b      	lsls	r3, r3, #4
 8008cc4:	3332      	adds	r3, #50	; 0x32
 8008cc6:	fba8 2303 	umull	r2, r3, r8, r3
 8008cca:	095b      	lsrs	r3, r3, #5
 8008ccc:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8008cd0:	f7ff fc8a 	bl	80085e8 <HAL_RCC_GetPCLK1Freq>
 8008cd4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008cd8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008cdc:	6865      	ldr	r5, [r4, #4]
 8008cde:	00ad      	lsls	r5, r5, #2
 8008ce0:	fbb0 f5f5 	udiv	r5, r0, r5
 8008ce4:	f7ff fc80 	bl	80085e8 <HAL_RCC_GetPCLK1Freq>
 8008ce8:	6822      	ldr	r2, [r4, #0]
 8008cea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008cee:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008cf2:	6863      	ldr	r3, [r4, #4]
 8008cf4:	009b      	lsls	r3, r3, #2
 8008cf6:	fbb0 f3f3 	udiv	r3, r0, r3
 8008cfa:	fba8 1303 	umull	r1, r3, r8, r3
 8008cfe:	095b      	lsrs	r3, r3, #5
 8008d00:	fb09 5313 	mls	r3, r9, r3, r5
 8008d04:	011b      	lsls	r3, r3, #4
 8008d06:	3332      	adds	r3, #50	; 0x32
 8008d08:	fba8 1303 	umull	r1, r3, r8, r3
 8008d0c:	f3c3 1343 	ubfx	r3, r3, #5, #4
 8008d10:	433b      	orrs	r3, r7
 8008d12:	4433      	add	r3, r6
 8008d14:	6093      	str	r3, [r2, #8]
  }
#endif /* USART_CR1_OVER8 */
}
 8008d16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008d1a:	f7ff fc75 	bl	8008608 <HAL_RCC_GetPCLK2Freq>
 8008d1e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008d22:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008d26:	6863      	ldr	r3, [r4, #4]
 8008d28:	009b      	lsls	r3, r3, #2
 8008d2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8008d2e:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8008dcc <UART_SetConfig+0x1a4>
 8008d32:	fba8 2303 	umull	r2, r3, r8, r3
 8008d36:	095b      	lsrs	r3, r3, #5
 8008d38:	011f      	lsls	r7, r3, #4
 8008d3a:	f7ff fc65 	bl	8008608 <HAL_RCC_GetPCLK2Freq>
 8008d3e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008d42:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008d46:	6866      	ldr	r6, [r4, #4]
 8008d48:	00b6      	lsls	r6, r6, #2
 8008d4a:	fbb0 f6f6 	udiv	r6, r0, r6
 8008d4e:	f7ff fc5b 	bl	8008608 <HAL_RCC_GetPCLK2Freq>
 8008d52:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008d56:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008d5a:	6863      	ldr	r3, [r4, #4]
 8008d5c:	009b      	lsls	r3, r3, #2
 8008d5e:	fbb0 f0f3 	udiv	r0, r0, r3
 8008d62:	fba8 3000 	umull	r3, r0, r8, r0
 8008d66:	0940      	lsrs	r0, r0, #5
 8008d68:	f04f 0964 	mov.w	r9, #100	; 0x64
 8008d6c:	fb09 6310 	mls	r3, r9, r0, r6
 8008d70:	011b      	lsls	r3, r3, #4
 8008d72:	3332      	adds	r3, #50	; 0x32
 8008d74:	fba8 2303 	umull	r2, r3, r8, r3
 8008d78:	095b      	lsrs	r3, r3, #5
 8008d7a:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8008d7e:	f7ff fc43 	bl	8008608 <HAL_RCC_GetPCLK2Freq>
 8008d82:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008d86:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008d8a:	6865      	ldr	r5, [r4, #4]
 8008d8c:	00ad      	lsls	r5, r5, #2
 8008d8e:	fbb0 f5f5 	udiv	r5, r0, r5
 8008d92:	f7ff fc39 	bl	8008608 <HAL_RCC_GetPCLK2Freq>
 8008d96:	6822      	ldr	r2, [r4, #0]
 8008d98:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008d9c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008da0:	6863      	ldr	r3, [r4, #4]
 8008da2:	009b      	lsls	r3, r3, #2
 8008da4:	fbb0 f3f3 	udiv	r3, r0, r3
 8008da8:	fba8 1303 	umull	r1, r3, r8, r3
 8008dac:	095b      	lsrs	r3, r3, #5
 8008dae:	fb09 5313 	mls	r3, r9, r3, r5
 8008db2:	011b      	lsls	r3, r3, #4
 8008db4:	3332      	adds	r3, #50	; 0x32
 8008db6:	fba8 1303 	umull	r1, r3, r8, r3
 8008dba:	f3c3 1343 	ubfx	r3, r3, #5, #4
 8008dbe:	4333      	orrs	r3, r6
 8008dc0:	443b      	add	r3, r7
 8008dc2:	6093      	str	r3, [r2, #8]
 8008dc4:	e7a7      	b.n	8008d16 <UART_SetConfig+0xee>
 8008dc6:	bf00      	nop
 8008dc8:	40013800 	.word	0x40013800
 8008dcc:	51eb851f 	.word	0x51eb851f

08008dd0 <UART_WaitOnFlagUntilTimeout>:
{
 8008dd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dd4:	4680      	mov	r8, r0
 8008dd6:	460e      	mov	r6, r1
 8008dd8:	4615      	mov	r5, r2
 8008dda:	4699      	mov	r9, r3
 8008ddc:	9f08      	ldr	r7, [sp, #32]
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8008dde:	f8d8 2000 	ldr.w	r2, [r8]
 8008de2:	6814      	ldr	r4, [r2, #0]
 8008de4:	ea36 0304 	bics.w	r3, r6, r4
 8008de8:	bf0c      	ite	eq
 8008dea:	f04f 0c01 	moveq.w	ip, #1
 8008dee:	f04f 0c00 	movne.w	ip, #0
 8008df2:	45ac      	cmp	ip, r5
 8008df4:	d11f      	bne.n	8008e36 <UART_WaitOnFlagUntilTimeout+0x66>
    if(Timeout != HAL_MAX_DELAY)
 8008df6:	f1b7 3fff 	cmp.w	r7, #4294967295
 8008dfa:	d0f2      	beq.n	8008de2 <UART_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8008dfc:	b12f      	cbz	r7, 8008e0a <UART_WaitOnFlagUntilTimeout+0x3a>
 8008dfe:	f7fe fcab 	bl	8007758 <HAL_GetTick>
 8008e02:	eba0 0009 	sub.w	r0, r0, r9
 8008e06:	42b8      	cmp	r0, r7
 8008e08:	d9e9      	bls.n	8008dde <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008e0a:	f8d8 2000 	ldr.w	r2, [r8]
 8008e0e:	68d3      	ldr	r3, [r2, #12]
 8008e10:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008e14:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e16:	f8d8 2000 	ldr.w	r2, [r8]
 8008e1a:	6953      	ldr	r3, [r2, #20]
 8008e1c:	f023 0301 	bic.w	r3, r3, #1
 8008e20:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8008e22:	2320      	movs	r3, #32
 8008e24:	f888 3039 	strb.w	r3, [r8, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8008e28:	f888 303a 	strb.w	r3, [r8, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	f888 3038 	strb.w	r3, [r8, #56]	; 0x38
        return HAL_TIMEOUT;
 8008e32:	2003      	movs	r0, #3
 8008e34:	e000      	b.n	8008e38 <UART_WaitOnFlagUntilTimeout+0x68>
  return HAL_OK;
 8008e36:	2000      	movs	r0, #0
}
 8008e38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08008e3c <HAL_UART_Init>:
  if(huart == NULL)
 8008e3c:	b358      	cbz	r0, 8008e96 <HAL_UART_Init+0x5a>
{
 8008e3e:	b510      	push	{r4, lr}
 8008e40:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 8008e42:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8008e46:	b30b      	cbz	r3, 8008e8c <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8008e48:	2324      	movs	r3, #36	; 0x24
 8008e4a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8008e4e:	6822      	ldr	r2, [r4, #0]
 8008e50:	68d3      	ldr	r3, [r2, #12]
 8008e52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008e56:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8008e58:	4620      	mov	r0, r4
 8008e5a:	f7ff fee5 	bl	8008c28 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e5e:	6822      	ldr	r2, [r4, #0]
 8008e60:	6913      	ldr	r3, [r2, #16]
 8008e62:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8008e66:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e68:	6822      	ldr	r2, [r4, #0]
 8008e6a:	6953      	ldr	r3, [r2, #20]
 8008e6c:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8008e70:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8008e72:	6822      	ldr	r2, [r4, #0]
 8008e74:	68d3      	ldr	r3, [r2, #12]
 8008e76:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008e7a:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e7c:	2000      	movs	r0, #0
 8008e7e:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8008e80:	2320      	movs	r3, #32
 8008e82:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8008e86:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8008e8a:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8008e8c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8008e90:	f001 f8ba 	bl	800a008 <HAL_UART_MspInit>
 8008e94:	e7d8      	b.n	8008e48 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8008e96:	2001      	movs	r0, #1
}
 8008e98:	4770      	bx	lr

08008e9a <HAL_UART_Transmit>:
{
 8008e9a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008e9e:	b083      	sub	sp, #12
 8008ea0:	461e      	mov	r6, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8008ea2:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8008ea6:	b2db      	uxtb	r3, r3
 8008ea8:	2b20      	cmp	r3, #32
 8008eaa:	d15b      	bne.n	8008f64 <HAL_UART_Transmit+0xca>
 8008eac:	4604      	mov	r4, r0
 8008eae:	460d      	mov	r5, r1
 8008eb0:	4690      	mov	r8, r2
    if((pData == NULL) || (Size == 0U))
 8008eb2:	2900      	cmp	r1, #0
 8008eb4:	d05a      	beq.n	8008f6c <HAL_UART_Transmit+0xd2>
 8008eb6:	2a00      	cmp	r2, #0
 8008eb8:	d05a      	beq.n	8008f70 <HAL_UART_Transmit+0xd6>
    __HAL_LOCK(huart);
 8008eba:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8008ebe:	2b01      	cmp	r3, #1
 8008ec0:	d058      	beq.n	8008f74 <HAL_UART_Transmit+0xda>
 8008ec2:	2301      	movs	r3, #1
 8008ec4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ec8:	2300      	movs	r3, #0
 8008eca:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008ecc:	2321      	movs	r3, #33	; 0x21
 8008ece:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8008ed2:	f7fe fc41 	bl	8007758 <HAL_GetTick>
 8008ed6:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8008ed8:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8008edc:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8008ee0:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8008ee2:	b29b      	uxth	r3, r3
 8008ee4:	b37b      	cbz	r3, 8008f46 <HAL_UART_Transmit+0xac>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008ee6:	f04f 0900 	mov.w	r9, #0
 8008eea:	f04f 0880 	mov.w	r8, #128	; 0x80
 8008eee:	e013      	b.n	8008f18 <HAL_UART_Transmit+0x7e>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008ef0:	9600      	str	r6, [sp, #0]
 8008ef2:	463b      	mov	r3, r7
 8008ef4:	464a      	mov	r2, r9
 8008ef6:	4641      	mov	r1, r8
 8008ef8:	4620      	mov	r0, r4
 8008efa:	f7ff ff69 	bl	8008dd0 <UART_WaitOnFlagUntilTimeout>
 8008efe:	2800      	cmp	r0, #0
 8008f00:	d13a      	bne.n	8008f78 <HAL_UART_Transmit+0xde>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8008f02:	6822      	ldr	r2, [r4, #0]
 8008f04:	882b      	ldrh	r3, [r5, #0]
 8008f06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f0a:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8008f0c:	6923      	ldr	r3, [r4, #16]
 8008f0e:	b9c3      	cbnz	r3, 8008f42 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 8008f10:	3502      	adds	r5, #2
    while(huart->TxXferCount > 0U)
 8008f12:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8008f14:	b29b      	uxth	r3, r3
 8008f16:	b1b3      	cbz	r3, 8008f46 <HAL_UART_Transmit+0xac>
      huart->TxXferCount--;
 8008f18:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8008f1a:	3a01      	subs	r2, #1
 8008f1c:	b292      	uxth	r2, r2
 8008f1e:	84e2      	strh	r2, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008f20:	68a3      	ldr	r3, [r4, #8]
 8008f22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f26:	d0e3      	beq.n	8008ef0 <HAL_UART_Transmit+0x56>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008f28:	9600      	str	r6, [sp, #0]
 8008f2a:	463b      	mov	r3, r7
 8008f2c:	464a      	mov	r2, r9
 8008f2e:	4641      	mov	r1, r8
 8008f30:	4620      	mov	r0, r4
 8008f32:	f7ff ff4d 	bl	8008dd0 <UART_WaitOnFlagUntilTimeout>
 8008f36:	bb08      	cbnz	r0, 8008f7c <HAL_UART_Transmit+0xe2>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8008f38:	6823      	ldr	r3, [r4, #0]
 8008f3a:	f815 2b01 	ldrb.w	r2, [r5], #1
 8008f3e:	605a      	str	r2, [r3, #4]
 8008f40:	e7e7      	b.n	8008f12 <HAL_UART_Transmit+0x78>
          pData +=1U;
 8008f42:	3501      	adds	r5, #1
 8008f44:	e7e5      	b.n	8008f12 <HAL_UART_Transmit+0x78>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008f46:	9600      	str	r6, [sp, #0]
 8008f48:	463b      	mov	r3, r7
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	2140      	movs	r1, #64	; 0x40
 8008f4e:	4620      	mov	r0, r4
 8008f50:	f7ff ff3e 	bl	8008dd0 <UART_WaitOnFlagUntilTimeout>
 8008f54:	b9a0      	cbnz	r0, 8008f80 <HAL_UART_Transmit+0xe6>
    huart->gState = HAL_UART_STATE_READY;
 8008f56:	2320      	movs	r3, #32
 8008f58:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    return HAL_OK;
 8008f62:	e000      	b.n	8008f66 <HAL_UART_Transmit+0xcc>
    return HAL_BUSY;
 8008f64:	2002      	movs	r0, #2
}
 8008f66:	b003      	add	sp, #12
 8008f68:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 8008f6c:	2001      	movs	r0, #1
 8008f6e:	e7fa      	b.n	8008f66 <HAL_UART_Transmit+0xcc>
 8008f70:	2001      	movs	r0, #1
 8008f72:	e7f8      	b.n	8008f66 <HAL_UART_Transmit+0xcc>
    __HAL_LOCK(huart);
 8008f74:	2002      	movs	r0, #2
 8008f76:	e7f6      	b.n	8008f66 <HAL_UART_Transmit+0xcc>
          return HAL_TIMEOUT;
 8008f78:	2003      	movs	r0, #3
 8008f7a:	e7f4      	b.n	8008f66 <HAL_UART_Transmit+0xcc>
          return HAL_TIMEOUT;
 8008f7c:	2003      	movs	r0, #3
 8008f7e:	e7f2      	b.n	8008f66 <HAL_UART_Transmit+0xcc>
      return HAL_TIMEOUT;
 8008f80:	2003      	movs	r0, #3
 8008f82:	e7f0      	b.n	8008f66 <HAL_UART_Transmit+0xcc>

08008f84 <_ZN3but18ButtonControlBlock12CreateButtonEP12GPIO_TypeDeft13GPIO_PinState>:
using namespace but;

std::list<ButtonWrapper*> ButtonControlBlock::myButtons;

ButtonWrapper* ButtonControlBlock::CreateButton(GPIO_TypeDef* Port, uint16_t Pin, GPIO_PinState Default)
	{
 8008f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f86:	4607      	mov	r7, r0
 8008f88:	460e      	mov	r6, r1
 8008f8a:	4615      	mov	r5, r2
		ButtonWrapper* newButton = new ButtonWrapper(Port, Pin, Default);
 8008f8c:	2028      	movs	r0, #40	; 0x28
 8008f8e:	f001 fd71 	bl	800aa74 <_Znwj>
 8008f92:	4604      	mov	r4, r0
	uint32_t TimeBounce_{};
	uint32_t SetTime_{};
	ButtonState ButtonState_ = ButtonState::NEVERMIND;

	/////////////////////////////////////
	ButtonWrapper(GPIO_TypeDef* Port_, uint16_t Pin_, GPIO_PinState Default_) : ButtonDef{Port_, Pin_, Default_} {}
 8008f94:	6007      	str	r7, [r0, #0]
 8008f96:	8086      	strh	r6, [r0, #4]
 8008f98:	7185      	strb	r5, [r0, #6]
struct ButtonCounters
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	6083      	str	r3, [r0, #8]
 8008f9e:	60c3      	str	r3, [r0, #12]
 8008fa0:	6103      	str	r3, [r0, #16]
	ButtonWrapper(GPIO_TypeDef* Port_, uint16_t Pin_, GPIO_PinState Default_) : ButtonDef{Port_, Pin_, Default_} {}
 8008fa2:	6143      	str	r3, [r0, #20]
 8008fa4:	6183      	str	r3, [r0, #24]
 8008fa6:	61c3      	str	r3, [r0, #28]
 8008fa8:	6203      	str	r3, [r0, #32]
 8008faa:	6243      	str	r3, [r0, #36]	; 0x24
	  {
	    std::align_val_t __al = std::align_val_t(alignof(_Tp));
	    return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp), __al));
	  }
#endif
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8008fac:	200c      	movs	r0, #12
 8008fae:	f001 fd61 	bl	800aa74 <_Znwj>
#if __cplusplus >= 201103L
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8008fb2:	6084      	str	r4, [r0, #8]
     template<typename... _Args>
       void
       _M_insert(iterator __position, _Args&&... __args)
       {
	 _Node* __tmp = _M_create_node(std::forward<_Args>(__args)...);
	 __tmp->_M_hook(__position._M_node);
 8008fb4:	4d04      	ldr	r5, [pc, #16]	; (8008fc8 <_ZN3but18ButtonControlBlock12CreateButtonEP12GPIO_TypeDeft13GPIO_PinState+0x44>)
 8008fb6:	4629      	mov	r1, r5
 8008fb8:	f001 fd7a 	bl	800aab0 <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
      void _M_inc_size(size_t __n) { _M_impl._M_node._M_size += __n; }
 8008fbc:	68ab      	ldr	r3, [r5, #8]
 8008fbe:	3301      	adds	r3, #1
 8008fc0:	60ab      	str	r3, [r5, #8]
		myButtons.push_back(newButton);
		return newButton;
	}
 8008fc2:	4620      	mov	r0, r4
 8008fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fc6:	bf00      	nop
 8008fc8:	20000874 	.word	0x20000874

08008fcc <_ZN3but18ButtonControlBlock13ButtonHandlerEv>:

////////////////////////////////////////////////////////
void ButtonControlBlock::ButtonHandler()
	{
 8008fcc:	b570      	push	{r4, r5, r6, lr}
      { return iterator(this->_M_impl._M_node._M_next); }
 8008fce:	4b16      	ldr	r3, [pc, #88]	; (8009028 <_ZN3but18ButtonControlBlock13ButtonHandlerEv+0x5c>)
 8008fd0:	681c      	ldr	r4, [r3, #0]
		for(auto it : myButtons)
 8008fd2:	429c      	cmp	r4, r3
 8008fd4:	d026      	beq.n	8009024 <_ZN3but18ButtonControlBlock13ButtonHandlerEv+0x58>
 8008fd6:	461e      	mov	r6, r3
 8008fd8:	e005      	b.n	8008fe6 <_ZN3but18ButtonControlBlock13ButtonHandlerEv+0x1a>
		{
			bool PinState = it->ReadPin();
			switch(it->ButtonState_)
			{
			case ButtonState::NEVERMIND:
				it->NevermindHandle(PinState);
 8008fda:	4628      	mov	r0, r5
 8008fdc:	f000 f847 	bl	800906e <_ZN3but13ButtonWrapper15NevermindHandleEb>
	_M_node = _M_node->_M_next;
 8008fe0:	6824      	ldr	r4, [r4, #0]
		for(auto it : myButtons)
 8008fe2:	42b4      	cmp	r4, r6
 8008fe4:	d01e      	beq.n	8009024 <_ZN3but18ButtonControlBlock13ButtonHandlerEv+0x58>
 8008fe6:	68a5      	ldr	r5, [r4, #8]
			bool PinState = it->ReadPin();
 8008fe8:	4628      	mov	r0, r5
 8008fea:	f000 f8ae 	bl	800914a <_ZNK3but13ButtonWrapper7ReadPinEv>
 8008fee:	4601      	mov	r1, r0
			switch(it->ButtonState_)
 8008ff0:	69eb      	ldr	r3, [r5, #28]
 8008ff2:	2b03      	cmp	r3, #3
 8008ff4:	d8f4      	bhi.n	8008fe0 <_ZN3but18ButtonControlBlock13ButtonHandlerEv+0x14>
 8008ff6:	a201      	add	r2, pc, #4	; (adr r2, 8008ffc <_ZN3but18ButtonControlBlock13ButtonHandlerEv+0x30>)
 8008ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ffc:	08008fdb 	.word	0x08008fdb
 8009000:	0800900d 	.word	0x0800900d
 8009004:	08009015 	.word	0x08009015
 8009008:	0800901d 	.word	0x0800901d
				break;

			case ButtonState::PRESS_BOUNCE:
				it->PressBounceHandle(PinState);
 800900c:	4628      	mov	r0, r5
 800900e:	f000 f849 	bl	80090a4 <_ZN3but13ButtonWrapper17PressBounceHandleEb>
				break;
 8009012:	e7e5      	b.n	8008fe0 <_ZN3but18ButtonControlBlock13ButtonHandlerEv+0x14>

			case ButtonState::SLICE_WAIT:
				it->SliceWaitHandle(PinState);
 8009014:	4628      	mov	r0, r5
 8009016:	f000 f866 	bl	80090e6 <_ZN3but13ButtonWrapper15SliceWaitHandleEb>
				break;
 800901a:	e7e1      	b.n	8008fe0 <_ZN3but18ButtonControlBlock13ButtonHandlerEv+0x14>

			case ButtonState::RELEASE_BOUNCE:
				it->ReleaseBounceHandle(PinState);
 800901c:	4628      	mov	r0, r5
 800901e:	f000 f884 	bl	800912a <_ZN3but13ButtonWrapper19ReleaseBounceHandleEb>
				break;
 8009022:	e7dd      	b.n	8008fe0 <_ZN3but18ButtonControlBlock13ButtonHandlerEv+0x14>
			}
		}
	}
 8009024:	bd70      	pop	{r4, r5, r6, pc}
 8009026:	bf00      	nop
 8009028:	20000874 	.word	0x20000874

0800902c <_GLOBAL__sub_I__ZN3but18ButtonControlBlock9myButtonsB5cxx11E>:
	this->_M_next = this->_M_prev = this;
 800902c:	4b02      	ldr	r3, [pc, #8]	; (8009038 <_GLOBAL__sub_I__ZN3but18ButtonControlBlock9myButtonsB5cxx11E+0xc>)
 800902e:	605b      	str	r3, [r3, #4]
 8009030:	601b      	str	r3, [r3, #0]
	this->_M_size = 0;
 8009032:	2200      	movs	r2, #0
 8009034:	609a      	str	r2, [r3, #8]
 8009036:	4770      	bx	lr
 8009038:	20000874 	.word	0x20000874

0800903c <_GLOBAL__sub_D__ZN3but18ButtonControlBlock9myButtonsB5cxx11E>:
 800903c:	b570      	push	{r4, r5, r6, lr}
    void
    _List_base<_Tp, _Alloc>::
    _M_clear() _GLIBCXX_NOEXCEPT
    {
      typedef _List_node<_Tp>  _Node;
      __detail::_List_node_base* __cur = _M_impl._M_node._M_next;
 800903e:	4b07      	ldr	r3, [pc, #28]	; (800905c <_GLOBAL__sub_D__ZN3but18ButtonControlBlock9myButtonsB5cxx11E+0x20>)
 8009040:	681c      	ldr	r4, [r3, #0]
      while (__cur != &_M_impl._M_node)
 8009042:	429c      	cmp	r4, r3
 8009044:	d008      	beq.n	8009058 <_GLOBAL__sub_D__ZN3but18ButtonControlBlock9myButtonsB5cxx11E+0x1c>
	::operator delete(__p
 8009046:	260c      	movs	r6, #12
 8009048:	461d      	mov	r5, r3
 800904a:	4620      	mov	r0, r4
	{
	  _Node* __tmp = static_cast<_Node*>(__cur);
	  __cur = __tmp->_M_next;
 800904c:	6824      	ldr	r4, [r4, #0]
 800904e:	4631      	mov	r1, r6
 8009050:	f001 fd0e 	bl	800aa70 <_ZdlPvj>
      while (__cur != &_M_impl._M_node)
 8009054:	42ac      	cmp	r4, r5
 8009056:	d1f8      	bne.n	800904a <_GLOBAL__sub_D__ZN3but18ButtonControlBlock9myButtonsB5cxx11E+0xe>
 8009058:	bd70      	pop	{r4, r5, r6, pc}
 800905a:	bf00      	nop
 800905c:	20000874 	.word	0x20000874

08009060 <_ZNK3but13ButtonWrapper12DurationTimeEv>:
		ButtonState_ 	= ButtonState::NEVERMIND;
	}
}

uint32_t ButtonWrapper::DurationTime() const
{
 8009060:	b510      	push	{r4, lr}
 8009062:	4604      	mov	r4, r0
	return HAL_GetTick() - SetTime_;
 8009064:	f7fe fb78 	bl	8007758 <HAL_GetTick>
 8009068:	69a3      	ldr	r3, [r4, #24]
}
 800906a:	1ac0      	subs	r0, r0, r3
 800906c:	bd10      	pop	{r4, pc}

0800906e <_ZN3but13ButtonWrapper15NevermindHandleEb>:
{
 800906e:	b510      	push	{r4, lr}
 8009070:	4604      	mov	r4, r0
	if(PinState)
 8009072:	b989      	cbnz	r1, 8009098 <_ZN3but13ButtonWrapper15NevermindHandleEb+0x2a>
	if(DurationTime() >= DELAY_BETWEEN_DOUBLE_CLICK)
 8009074:	4620      	mov	r0, r4
 8009076:	f7ff fff3 	bl	8009060 <_ZNK3but13ButtonWrapper12DurationTimeEv>
 800907a:	28c7      	cmp	r0, #199	; 0xc7
 800907c:	d909      	bls.n	8009092 <_ZN3but13ButtonWrapper15NevermindHandleEb+0x24>
		Currentlick_ 		= ShortClickCount_ + (HoldClickCount_ * 10);
 800907e:	68e3      	ldr	r3, [r4, #12]
 8009080:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009084:	68a2      	ldr	r2, [r4, #8]
 8009086:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 800908a:	6223      	str	r3, [r4, #32]
		ShortClickCount_ 	= 0;
 800908c:	2300      	movs	r3, #0
 800908e:	60a3      	str	r3, [r4, #8]
		HoldClickCount_  	= 0;
 8009090:	60e3      	str	r3, [r4, #12]
	LogicState_  		= LogicState::NONE;
 8009092:	2300      	movs	r3, #0
 8009094:	6263      	str	r3, [r4, #36]	; 0x24
}
 8009096:	bd10      	pop	{r4, pc}
		SetTime_ 		= HAL_GetTick();
 8009098:	f7fe fb5e 	bl	8007758 <HAL_GetTick>
 800909c:	61a0      	str	r0, [r4, #24]
		ButtonState_  	= ButtonState::PRESS_BOUNCE;
 800909e:	2301      	movs	r3, #1
 80090a0:	61e3      	str	r3, [r4, #28]
 80090a2:	e7e7      	b.n	8009074 <_ZN3but13ButtonWrapper15NevermindHandleEb+0x6>

080090a4 <_ZN3but13ButtonWrapper17PressBounceHandleEb>:
{
 80090a4:	b538      	push	{r3, r4, r5, lr}
 80090a6:	4604      	mov	r4, r0
	PinState ? PinStateCount_++ : PinStateCount_ = 0;
 80090a8:	b1a1      	cbz	r1, 80090d4 <_ZN3but13ButtonWrapper17PressBounceHandleEb+0x30>
 80090aa:	6903      	ldr	r3, [r0, #16]
 80090ac:	3301      	adds	r3, #1
 80090ae:	6103      	str	r3, [r0, #16]
	if(PinStateCount_ == TIME_AFTER_BOUNCE)
 80090b0:	2b0a      	cmp	r3, #10
 80090b2:	d111      	bne.n	80090d8 <_ZN3but13ButtonWrapper17PressBounceHandleEb+0x34>
		TimeBounce_ 		= DurationTime();
 80090b4:	f7ff ffd4 	bl	8009060 <_ZNK3but13ButtonWrapper12DurationTimeEv>
 80090b8:	6160      	str	r0, [r4, #20]
		SetTime_ 			= HAL_GetTick();
 80090ba:	f7fe fb4d 	bl	8007758 <HAL_GetTick>
 80090be:	61a0      	str	r0, [r4, #24]
		ButtonState_ 		= ButtonState::SLICE_WAIT;
 80090c0:	2302      	movs	r3, #2
 80090c2:	61e3      	str	r3, [r4, #28]
		LogicState_ 		= LogicState::WAS_PRESSED;
 80090c4:	2301      	movs	r3, #1
 80090c6:	6263      	str	r3, [r4, #36]	; 0x24
		PinStateCount_   	= 0;
 80090c8:	2300      	movs	r3, #0
 80090ca:	6123      	str	r3, [r4, #16]
 80090cc:	e00a      	b.n	80090e4 <_ZN3but13ButtonWrapper17PressBounceHandleEb+0x40>
		ButtonState_ 	= ButtonState::NEVERMIND;
 80090ce:	2300      	movs	r3, #0
 80090d0:	61e3      	str	r3, [r4, #28]
}
 80090d2:	e007      	b.n	80090e4 <_ZN3but13ButtonWrapper17PressBounceHandleEb+0x40>
 80090d4:	2300      	movs	r3, #0
 80090d6:	6103      	str	r3, [r0, #16]
	else if(TimeBounce_ == DurationTime())
 80090d8:	6965      	ldr	r5, [r4, #20]
 80090da:	4620      	mov	r0, r4
 80090dc:	f7ff ffc0 	bl	8009060 <_ZNK3but13ButtonWrapper12DurationTimeEv>
 80090e0:	4285      	cmp	r5, r0
 80090e2:	d0f4      	beq.n	80090ce <_ZN3but13ButtonWrapper17PressBounceHandleEb+0x2a>
}
 80090e4:	bd38      	pop	{r3, r4, r5, pc}

080090e6 <_ZN3but13ButtonWrapper15SliceWaitHandleEb>:
	if(!PinState)
 80090e6:	b101      	cbz	r1, 80090ea <_ZN3but13ButtonWrapper15SliceWaitHandleEb+0x4>
 80090e8:	4770      	bx	lr
{
 80090ea:	b510      	push	{r4, lr}
 80090ec:	4604      	mov	r4, r0
		if(SHORT_CLICK < DurationTime())
 80090ee:	f7ff ffb7 	bl	8009060 <_ZNK3but13ButtonWrapper12DurationTimeEv>
 80090f2:	2832      	cmp	r0, #50	; 0x32
 80090f4:	d802      	bhi.n	80090fc <_ZN3but13ButtonWrapper15SliceWaitHandleEb+0x16>
		else ButtonState_ 		= ButtonState::NEVERMIND;
 80090f6:	2300      	movs	r3, #0
 80090f8:	61e3      	str	r3, [r4, #28]
}
 80090fa:	bd10      	pop	{r4, pc}
			if(HOLD_CLICK < DurationTime())
 80090fc:	4620      	mov	r0, r4
 80090fe:	f7ff ffaf 	bl	8009060 <_ZNK3but13ButtonWrapper12DurationTimeEv>
 8009102:	f5b0 7faf 	cmp.w	r0, #350	; 0x15e
 8009106:	d90a      	bls.n	800911e <_ZN3but13ButtonWrapper15SliceWaitHandleEb+0x38>
				LogicState_	= LogicState::WAS_HOLDED;
 8009108:	2302      	movs	r3, #2
 800910a:	6263      	str	r3, [r4, #36]	; 0x24
				HoldClickCount_++;
 800910c:	68e3      	ldr	r3, [r4, #12]
 800910e:	3301      	adds	r3, #1
 8009110:	60e3      	str	r3, [r4, #12]
			SetTime_ 			= HAL_GetTick();
 8009112:	f7fe fb21 	bl	8007758 <HAL_GetTick>
 8009116:	61a0      	str	r0, [r4, #24]
			ButtonState_ 		= ButtonState::RELEASE_BOUNCE;
 8009118:	2303      	movs	r3, #3
 800911a:	61e3      	str	r3, [r4, #28]
 800911c:	e7ed      	b.n	80090fa <_ZN3but13ButtonWrapper15SliceWaitHandleEb+0x14>
				LogicState_ 	= LogicState::WAS_SHORT_PRESSED;
 800911e:	2303      	movs	r3, #3
 8009120:	6263      	str	r3, [r4, #36]	; 0x24
				ShortClickCount_++;
 8009122:	68a3      	ldr	r3, [r4, #8]
 8009124:	3301      	adds	r3, #1
 8009126:	60a3      	str	r3, [r4, #8]
 8009128:	e7f3      	b.n	8009112 <_ZN3but13ButtonWrapper15SliceWaitHandleEb+0x2c>

0800912a <_ZN3but13ButtonWrapper19ReleaseBounceHandleEb>:
{
 800912a:	b538      	push	{r3, r4, r5, lr}
 800912c:	4604      	mov	r4, r0
	if(TimeBounce_ == DurationTime())
 800912e:	6945      	ldr	r5, [r0, #20]
 8009130:	f7ff ff96 	bl	8009060 <_ZNK3but13ButtonWrapper12DurationTimeEv>
 8009134:	4285      	cmp	r5, r0
 8009136:	d000      	beq.n	800913a <_ZN3but13ButtonWrapper19ReleaseBounceHandleEb+0x10>
}
 8009138:	bd38      	pop	{r3, r4, r5, pc}
		SetTime_ 		= HAL_GetTick();
 800913a:	f7fe fb0d 	bl	8007758 <HAL_GetTick>
 800913e:	61a0      	str	r0, [r4, #24]
		LogicState_		= LogicState::WAS_RELEASED;
 8009140:	2304      	movs	r3, #4
 8009142:	6263      	str	r3, [r4, #36]	; 0x24
		ButtonState_ 	= ButtonState::NEVERMIND;
 8009144:	2300      	movs	r3, #0
 8009146:	61e3      	str	r3, [r4, #28]
}
 8009148:	e7f6      	b.n	8009138 <_ZN3but13ButtonWrapper19ReleaseBounceHandleEb+0xe>

0800914a <_ZNK3but13ButtonWrapper7ReadPinEv>:

bool ButtonWrapper::ReadPin() const
{
 800914a:	b510      	push	{r4, lr}
 800914c:	4604      	mov	r4, r0
	return HAL_GPIO_ReadPin(Port_, Pin_) ^ ReleaseState_;
 800914e:	8881      	ldrh	r1, [r0, #4]
 8009150:	6800      	ldr	r0, [r0, #0]
 8009152:	f7fe febf 	bl	8007ed4 <HAL_GPIO_ReadPin>
 8009156:	79a3      	ldrb	r3, [r4, #6]
}
 8009158:	1a18      	subs	r0, r3, r0
 800915a:	bf18      	it	ne
 800915c:	2001      	movne	r0, #1
 800915e:	bd10      	pop	{r4, pc}

08009160 <_Z8MainInitv>:
but::ButtonWrapper *but2 = but::ButtonControlBlock::CreateButton(DB5_GPIO_Port, DB5_Pin, GPIO_PIN_SET);
but::ButtonWrapper *but3 = but::ButtonControlBlock::CreateButton(DB6_GPIO_Port, DB6_Pin, GPIO_PIN_SET);
but::ButtonWrapper *but4 = but::ButtonControlBlock::CreateButton(DB7_GPIO_Port, DB7_Pin, GPIO_PIN_SET);

void MainInit()
{
 8009160:	b508      	push	{r3, lr}
	tft_begin();
 8009162:	f000 fafb 	bl	800975c <_Z9tft_beginv>
	tft_setRotation(true);
 8009166:	2001      	movs	r0, #1
 8009168:	f000 fc00 	bl	800996c <_Z15tft_setRotationh>
}
 800916c:	bd08      	pop	{r3, pc}

0800916e <_Z10MainThreadv>:
uint32_t tmp = 1;
void MainThread()
{
 800916e:	b508      	push	{r3, lr}
	MainInit();
 8009170:	f7ff fff6 	bl	8009160 <_Z8MainInitv>
	while(true)
	{
		SnakeTask();
 8009174:	f000 fa60 	bl	8009638 <_Z9SnakeTaskv>
	while(true)
 8009178:	e7fc      	b.n	8009174 <_Z10MainThreadv+0x6>

0800917a <_Z13SysTickThreadv>:
	}
}

void SysTickThread()
{
 800917a:	b508      	push	{r3, lr}
	but::ButtonControlBlock::ButtonHandler();
 800917c:	f7ff ff26 	bl	8008fcc <_ZN3but18ButtonControlBlock13ButtonHandlerEv>
}
 8009180:	bd08      	pop	{r3, pc}
	...

08009184 <_GLOBAL__sub_I_but1>:
 8009184:	b510      	push	{r4, lr}
but::ButtonWrapper *but1 = but::ButtonControlBlock::CreateButton(DB4_GPIO_Port, DB4_Pin, GPIO_PIN_SET);
 8009186:	4c0f      	ldr	r4, [pc, #60]	; (80091c4 <_GLOBAL__sub_I_but1+0x40>)
 8009188:	2201      	movs	r2, #1
 800918a:	2110      	movs	r1, #16
 800918c:	4620      	mov	r0, r4
 800918e:	f7ff fef9 	bl	8008f84 <_ZN3but18ButtonControlBlock12CreateButtonEP12GPIO_TypeDeft13GPIO_PinState>
 8009192:	4b0d      	ldr	r3, [pc, #52]	; (80091c8 <_GLOBAL__sub_I_but1+0x44>)
 8009194:	6018      	str	r0, [r3, #0]
but::ButtonWrapper *but2 = but::ButtonControlBlock::CreateButton(DB5_GPIO_Port, DB5_Pin, GPIO_PIN_SET);
 8009196:	2201      	movs	r2, #1
 8009198:	2120      	movs	r1, #32
 800919a:	4620      	mov	r0, r4
 800919c:	f7ff fef2 	bl	8008f84 <_ZN3but18ButtonControlBlock12CreateButtonEP12GPIO_TypeDeft13GPIO_PinState>
 80091a0:	4b0a      	ldr	r3, [pc, #40]	; (80091cc <_GLOBAL__sub_I_but1+0x48>)
 80091a2:	6018      	str	r0, [r3, #0]
but::ButtonWrapper *but3 = but::ButtonControlBlock::CreateButton(DB6_GPIO_Port, DB6_Pin, GPIO_PIN_SET);
 80091a4:	2201      	movs	r2, #1
 80091a6:	2140      	movs	r1, #64	; 0x40
 80091a8:	4620      	mov	r0, r4
 80091aa:	f7ff feeb 	bl	8008f84 <_ZN3but18ButtonControlBlock12CreateButtonEP12GPIO_TypeDeft13GPIO_PinState>
 80091ae:	4b08      	ldr	r3, [pc, #32]	; (80091d0 <_GLOBAL__sub_I_but1+0x4c>)
 80091b0:	6018      	str	r0, [r3, #0]
but::ButtonWrapper *but4 = but::ButtonControlBlock::CreateButton(DB7_GPIO_Port, DB7_Pin, GPIO_PIN_SET);
 80091b2:	2201      	movs	r2, #1
 80091b4:	2180      	movs	r1, #128	; 0x80
 80091b6:	4620      	mov	r0, r4
 80091b8:	f7ff fee4 	bl	8008f84 <_ZN3but18ButtonControlBlock12CreateButtonEP12GPIO_TypeDeft13GPIO_PinState>
 80091bc:	4b05      	ldr	r3, [pc, #20]	; (80091d4 <_GLOBAL__sub_I_but1+0x50>)
 80091be:	6018      	str	r0, [r3, #0]
}
 80091c0:	bd10      	pop	{r4, pc}
 80091c2:	bf00      	nop
 80091c4:	40010c00 	.word	0x40010c00
 80091c8:	20000880 	.word	0x20000880
 80091cc:	20000884 	.word	0x20000884
 80091d0:	20000888 	.word	0x20000888
 80091d4:	2000088c 	.word	0x2000088c

080091d8 <_ZN5snake12ClassicSnake7PromoteERNS_10CoordinateE>:
	return distance(generator);
}

Coordinate& ClassicSnake::Promote(Coordinate& coord)
{
	switch (currentDir)
 80091d8:	69c3      	ldr	r3, [r0, #28]
 80091da:	2b03      	cmp	r3, #3
 80091dc:	d806      	bhi.n	80091ec <_ZN5snake12ClassicSnake7PromoteERNS_10CoordinateE+0x14>
 80091de:	e8df f003 	tbb	[pc, r3]
 80091e2:	0702      	.short	0x0702
 80091e4:	0f0b      	.short	0x0f0b
	{
	case directions::UP:	coord.Y -= 1; break;
 80091e6:	684b      	ldr	r3, [r1, #4]
 80091e8:	3b01      	subs	r3, #1
 80091ea:	604b      	str	r3, [r1, #4]
	case directions::DOWN:	coord.Y += 1; break;
	case directions::LEFT:	coord.X -= 1; break;
	case directions::RIGHT:	coord.X += 1; break;
	}
	return coord;
}
 80091ec:	4608      	mov	r0, r1
 80091ee:	4770      	bx	lr
	case directions::DOWN:	coord.Y += 1; break;
 80091f0:	684b      	ldr	r3, [r1, #4]
 80091f2:	3301      	adds	r3, #1
 80091f4:	604b      	str	r3, [r1, #4]
 80091f6:	e7f9      	b.n	80091ec <_ZN5snake12ClassicSnake7PromoteERNS_10CoordinateE+0x14>
	case directions::LEFT:	coord.X -= 1; break;
 80091f8:	680b      	ldr	r3, [r1, #0]
 80091fa:	3b01      	subs	r3, #1
 80091fc:	600b      	str	r3, [r1, #0]
 80091fe:	e7f5      	b.n	80091ec <_ZN5snake12ClassicSnake7PromoteERNS_10CoordinateE+0x14>
	case directions::RIGHT:	coord.X += 1; break;
 8009200:	680b      	ldr	r3, [r1, #0]
 8009202:	3301      	adds	r3, #1
 8009204:	600b      	str	r3, [r1, #0]
 8009206:	e7f1      	b.n	80091ec <_ZN5snake12ClassicSnake7PromoteERNS_10CoordinateE+0x14>

08009208 <_ZN5snake12ClassicSnake15CheckBoundariesERNS_10CoordinateE>:
Coordinate& ClassicSnake::CheckBoundaries(Coordinate& coord)
{
 8009208:	b410      	push	{r4}
 800920a:	4603      	mov	r3, r0
 800920c:	4608      	mov	r0, r1
	if (coord.X == (upLeftField.X - 1)) coord.X = lowRightField.X;		//left
 800920e:	680a      	ldr	r2, [r1, #0]
 8009210:	681c      	ldr	r4, [r3, #0]
 8009212:	1e61      	subs	r1, r4, #1
 8009214:	428a      	cmp	r2, r1
 8009216:	d00e      	beq.n	8009236 <_ZN5snake12ClassicSnake15CheckBoundariesERNS_10CoordinateE+0x2e>
	else if (coord.X == (lowRightField.X + 1)) coord.X = upLeftField.X;	//right
 8009218:	6899      	ldr	r1, [r3, #8]
 800921a:	3101      	adds	r1, #1
 800921c:	428a      	cmp	r2, r1
 800921e:	d00e      	beq.n	800923e <_ZN5snake12ClassicSnake15CheckBoundariesERNS_10CoordinateE+0x36>
	else if (coord.Y == (upLeftField.Y - 1)) coord.Y = lowRightField.Y;	//up
 8009220:	6842      	ldr	r2, [r0, #4]
 8009222:	6859      	ldr	r1, [r3, #4]
 8009224:	1e4c      	subs	r4, r1, #1
 8009226:	42a2      	cmp	r2, r4
 8009228:	d00b      	beq.n	8009242 <_ZN5snake12ClassicSnake15CheckBoundariesERNS_10CoordinateE+0x3a>
	else if (coord.Y == (lowRightField.Y + 1)) coord.Y = upLeftField.Y;	//down
 800922a:	68db      	ldr	r3, [r3, #12]
 800922c:	3301      	adds	r3, #1
 800922e:	429a      	cmp	r2, r3
 8009230:	bf08      	it	eq
 8009232:	6041      	streq	r1, [r0, #4]
 8009234:	e001      	b.n	800923a <_ZN5snake12ClassicSnake15CheckBoundariesERNS_10CoordinateE+0x32>
	if (coord.X == (upLeftField.X - 1)) coord.X = lowRightField.X;		//left
 8009236:	689b      	ldr	r3, [r3, #8]
 8009238:	6003      	str	r3, [r0, #0]
	return coord;
}
 800923a:	bc10      	pop	{r4}
 800923c:	4770      	bx	lr
	else if (coord.X == (lowRightField.X + 1)) coord.X = upLeftField.X;	//right
 800923e:	6004      	str	r4, [r0, #0]
 8009240:	e7fb      	b.n	800923a <_ZN5snake12ClassicSnake15CheckBoundariesERNS_10CoordinateE+0x32>
	else if (coord.Y == (upLeftField.Y - 1)) coord.Y = lowRightField.Y;	//up
 8009242:	68db      	ldr	r3, [r3, #12]
 8009244:	6043      	str	r3, [r0, #4]
 8009246:	e7f8      	b.n	800923a <_ZN5snake12ClassicSnake15CheckBoundariesERNS_10CoordinateE+0x32>

08009248 <_ZN5snake12ClassicSnake4MoveEv>:
	//////////////////////////////////////
	this->GenerateNewFruit().color = ColorFruit_;
}

ClassicSnake& ClassicSnake::Move()
{
 8009248:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800924a:	4604      	mov	r4, r0
	_M_node = _M_node->_M_next;
 800924c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800924e:	681d      	ldr	r5, [r3, #0]
	auto tail = (*++mySnake.begin()).Coord;
 8009250:	68af      	ldr	r7, [r5, #8]
 8009252:	68ee      	ldr	r6, [r5, #12]
      void _M_dec_size(size_t __n) { _M_impl._M_node._M_size -= __n; }
 8009254:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009256:	3b01      	subs	r3, #1
 8009258:	6343      	str	r3, [r0, #52]	; 0x34
      // Erases element at position given.
      void
      _M_erase(iterator __position) _GLIBCXX_NOEXCEPT
      {
	this->_M_dec_size(1);
	__position._M_node->_M_unhook();
 800925a:	4628      	mov	r0, r5
 800925c:	f001 fc30 	bl	800aac0 <_ZNSt8__detail15_List_node_base9_M_unhookEv>
 8009260:	2114      	movs	r1, #20
 8009262:	4628      	mov	r0, r5
 8009264:	f001 fc04 	bl	800aa70 <_ZdlPvj>
      { return iterator(this->_M_impl._M_node._M_next); }
 8009268:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
	mySnake.erase(++mySnake.begin());
	mySnake.front().Coord = tail;
 800926a:	609f      	str	r7, [r3, #8]
 800926c:	60de      	str	r6, [r3, #12]
	_M_node = _M_node->_M_prev;
 800926e:	6b21      	ldr	r1, [r4, #48]	; 0x30
	//////////////////////////////////
	tail = mySnake.back().Coord;
 8009270:	688f      	ldr	r7, [r1, #8]
 8009272:	68ce      	ldr	r6, [r1, #12]
	Promote(mySnake.back().Coord);
 8009274:	3108      	adds	r1, #8
 8009276:	4620      	mov	r0, r4
 8009278:	f7ff ffae 	bl	80091d8 <_ZN5snake12ClassicSnake7PromoteERNS_10CoordinateE>
 800927c:	6b25      	ldr	r5, [r4, #48]	; 0x30
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 800927e:	2014      	movs	r0, #20
 8009280:	f001 fbf8 	bl	800aa74 <_Znwj>
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8009284:	8a62      	ldrh	r2, [r4, #18]
};
struct SnakeNode
{
	Coordinate Coord;
	color_t color;
	SnakeNode(Coordinate Coord_, color_t color_) : Coord{ Coord_ }, color(color_) {}
 8009286:	6087      	str	r7, [r0, #8]
 8009288:	60c6      	str	r6, [r0, #12]
 800928a:	8202      	strh	r2, [r0, #16]
      typename list<_Tp, _Alloc>::iterator
      list<_Tp, _Alloc>::
      emplace(const_iterator __position, _Args&&... __args)
      {
	_Node* __tmp = _M_create_node(std::forward<_Args>(__args)...);
	__tmp->_M_hook(__position._M_const_cast()._M_node);
 800928c:	4629      	mov	r1, r5
 800928e:	f001 fc0f 	bl	800aab0 <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
      void _M_inc_size(size_t __n) { _M_impl._M_node._M_size += __n; }
 8009292:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009294:	3301      	adds	r3, #1
 8009296:	6363      	str	r3, [r4, #52]	; 0x34
	mySnake.emplace(--mySnake.end(), tail, colorBody);
	//////////////////////////////////
	CheckBoundaries(mySnake.back().Coord);
 8009298:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800929a:	3108      	adds	r1, #8
 800929c:	4620      	mov	r0, r4
 800929e:	f7ff ffb3 	bl	8009208 <_ZN5snake12ClassicSnake15CheckBoundariesERNS_10CoordinateE>
	return *this;
}
 80092a2:	4620      	mov	r0, r4
 80092a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080092a6 <_ZN5snake12ClassicSnake12AddNodeToEndEv>:

ClassicSnake& ClassicSnake::AddNodeToEnd()
{
 80092a6:	b538      	push	{r3, r4, r5, lr}
 80092a8:	4604      	mov	r4, r0
	_M_node = _M_node->_M_next;
 80092aa:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80092ac:	681d      	ldr	r5, [r3, #0]
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80092ae:	2014      	movs	r0, #20
 80092b0:	f001 fbe0 	bl	800aa74 <_Znwj>
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 80092b4:	8a61      	ldrh	r1, [r4, #18]
 80092b6:	f04f 32ff 	mov.w	r2, #4294967295
 80092ba:	6082      	str	r2, [r0, #8]
 80092bc:	60c2      	str	r2, [r0, #12]
 80092be:	8201      	strh	r1, [r0, #16]
 80092c0:	4629      	mov	r1, r5
 80092c2:	f001 fbf5 	bl	800aab0 <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
      void _M_inc_size(size_t __n) { _M_impl._M_node._M_size += __n; }
 80092c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80092c8:	3301      	adds	r3, #1
 80092ca:	6363      	str	r3, [r4, #52]	; 0x34
	mySnake.emplace(++mySnake.begin(), Coordinate{ -1, -1 }, colorBody);
	return *this;
}
 80092cc:	4620      	mov	r0, r4
 80092ce:	bd38      	pop	{r3, r4, r5, pc}

080092d0 <_ZN5snake12ClassicSnake12NewDirectionENS_10directionsE>:

ClassicSnake& ClassicSnake::NewDirection(directions newDir)
{
	currentDir = newDir;
 80092d0:	61c1      	str	r1, [r0, #28]
	return *this;
}
 80092d2:	4770      	bx	lr

080092d4 <_ZNK5snake12ClassicSnake19CheckSnakeCollisionERKNS_9SnakeNodeE>:

bool ClassicSnake::CheckSnakeCollision(const SnakeNode& myNode) const
{
 80092d4:	b430      	push	{r4, r5}
	_M_node = _M_node->_M_next;
 80092d6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80092d8:	681b      	ldr	r3, [r3, #0]
	_M_node = _M_node->_M_prev;
 80092da:	6b04      	ldr	r4, [r0, #48]	; 0x30
    _GLIBCXX20_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    __count_if(_InputIterator __first, _InputIterator __last, _Predicate __pred)
    {
      typename iterator_traits<_InputIterator>::difference_type __n = 0;
      for (; __first != __last; ++__first)
 80092dc:	429c      	cmp	r4, r3
 80092de:	d00f      	beq.n	8009300 <_ZNK5snake12ClassicSnake19CheckSnakeCollisionERKNS_9SnakeNodeE+0x2c>
	return std::count_if(++mySnake.begin(), --mySnake.end(), [&myNode](auto& rhs)
			{return (rhs.Coord.X == myNode.Coord.X) && (rhs.Coord.Y == myNode.Coord.Y); });
 80092e0:	680d      	ldr	r5, [r1, #0]
      typename iterator_traits<_InputIterator>::difference_type __n = 0;
 80092e2:	2000      	movs	r0, #0
 80092e4:	e008      	b.n	80092f8 <_ZNK5snake12ClassicSnake19CheckSnakeCollisionERKNS_9SnakeNodeE+0x24>
 80092e6:	684a      	ldr	r2, [r1, #4]
 80092e8:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 80092ec:	4594      	cmp	ip, r2
	if (__pred(__first))
	  ++__n;
 80092ee:	bf08      	it	eq
 80092f0:	3001      	addeq	r0, #1
	_M_node = _M_node->_M_next;
 80092f2:	681b      	ldr	r3, [r3, #0]
      for (; __first != __last; ++__first)
 80092f4:	429c      	cmp	r4, r3
 80092f6:	d004      	beq.n	8009302 <_ZNK5snake12ClassicSnake19CheckSnakeCollisionERKNS_9SnakeNodeE+0x2e>
 80092f8:	689a      	ldr	r2, [r3, #8]
 80092fa:	42aa      	cmp	r2, r5
 80092fc:	d1f9      	bne.n	80092f2 <_ZNK5snake12ClassicSnake19CheckSnakeCollisionERKNS_9SnakeNodeE+0x1e>
 80092fe:	e7f2      	b.n	80092e6 <_ZNK5snake12ClassicSnake19CheckSnakeCollisionERKNS_9SnakeNodeE+0x12>
      typename iterator_traits<_InputIterator>::difference_type __n = 0;
 8009300:	2000      	movs	r0, #0
}
 8009302:	3800      	subs	r0, #0
 8009304:	bf18      	it	ne
 8009306:	2001      	movne	r0, #1
 8009308:	bc30      	pop	{r4, r5}
 800930a:	4770      	bx	lr

0800930c <_ZN5snake12ClassicSnake10CheckFruitEv>:
	_M_node = _M_node->_M_prev;
 800930c:	6b03      	ldr	r3, [r0, #48]	; 0x30
	return this->fruitCoordinate;
}
bool ClassicSnake::CheckFruit()
{
	const SnakeNode& head = *mySnake.rbegin();
	if ((head.Coord.X == fruitCoordinate.Coord.X) && (head.Coord.Y == fruitCoordinate.Coord.Y))
 800930e:	6899      	ldr	r1, [r3, #8]
 8009310:	6a02      	ldr	r2, [r0, #32]
 8009312:	4291      	cmp	r1, r2
 8009314:	d106      	bne.n	8009324 <_ZN5snake12ClassicSnake10CheckFruitEv+0x18>
 8009316:	68db      	ldr	r3, [r3, #12]
 8009318:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800931a:	4283      	cmp	r3, r0
 800931c:	bf14      	ite	ne
 800931e:	2000      	movne	r0, #0
 8009320:	2001      	moveq	r0, #1
 8009322:	4770      	bx	lr
		return true;
	else return false;
 8009324:	2000      	movs	r0, #0
}
 8009326:	4770      	bx	lr

08009328 <_ZNSt8__detail4_ModIjLj2147483647ELj16807ELj0ELb0ELb1EE6__calcEj>:
	else
	  {
	    static const _Tp __q = __m / __a;
	    static const _Tp __r = __m % __a;

	    _Tp __t1 = __a * (__x % __q);
 8009328:	4b0c      	ldr	r3, [pc, #48]	; (800935c <_ZNSt8__detail4_ModIjLj2147483647ELj16807ELj0ELb0ELb1EE6__calcEj+0x34>)
 800932a:	fba3 2300 	umull	r2, r3, r3, r0
 800932e:	1ac2      	subs	r2, r0, r3
 8009330:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8009334:	0c1b      	lsrs	r3, r3, #16
 8009336:	4a0a      	ldr	r2, [pc, #40]	; (8009360 <_ZNSt8__detail4_ModIjLj2147483647ELj16807ELj0ELb0ELb1EE6__calcEj+0x38>)
 8009338:	fb02 0013 	mls	r0, r2, r3, r0
 800933c:	f244 12a7 	movw	r2, #16807	; 0x41a7
 8009340:	fb00 f202 	mul.w	r2, r0, r2
	    _Tp __t2 = __r * (__x / __q);
 8009344:	f640 3014 	movw	r0, #2836	; 0xb14
 8009348:	fb03 f000 	mul.w	r0, r3, r0
	    if (__t1 >= __t2)
 800934c:	4282      	cmp	r2, r0
	      __x = __t1 - __t2;
	    else
	      __x = __m - __t2 + __t1;
 800934e:	bf3c      	itt	cc
 8009350:	f102 4200 	addcc.w	r2, r2, #2147483648	; 0x80000000
 8009354:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8009358:	1a10      	subs	r0, r2, r0
	      __x += __c;
	    else
	      __x = __c - __d;
	  }
	return __x;
      }
 800935a:	4770      	bx	lr
 800935c:	069c16bd 	.word	0x069c16bd
 8009360:	0001f31d 	.word	0x0001f31d

08009364 <_ZNSt24uniform_int_distributionIlEclISt26linear_congruential_engineIjLj16807ELj0ELj2147483647EEEElRT_RKNS0_10param_typeE>:
    };

  template<typename _IntType>
    template<typename _UniformRandomNumberGenerator>
      typename uniform_int_distribution<_IntType>::result_type
      uniform_int_distribution<_IntType>::
 8009364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009368:	b082      	sub	sp, #8
 800936a:	460c      	mov	r4, r1
 800936c:	4617      	mov	r7, r2
	  __uctype;

	const __uctype __urngmin = __urng.min();
	const __uctype __urngmax = __urng.max();
	const __uctype __urngrange = __urngmax - __urngmin;
	const __uctype __urange
 800936e:	6856      	ldr	r6, [r2, #4]
 8009370:	6813      	ldr	r3, [r2, #0]
 8009372:	1af6      	subs	r6, r6, r3
	  = __uctype(__param.b()) - __uctype(__param.a());

	__uctype __ret;

	if (__urngrange > __urange)
 8009374:	4b20      	ldr	r3, [pc, #128]	; (80093f8 <_ZNSt24uniform_int_distributionIlEclISt26linear_congruential_engineIjLj16807ELj0ELj2147483647EEEElRT_RKNS0_10param_typeE+0x94>)
 8009376:	429e      	cmp	r6, r3
 8009378:	d813      	bhi.n	80093a2 <_ZNSt24uniform_int_distributionIlEclISt26linear_congruential_engineIjLj16807ELj0ELj2147483647EEEElRT_RKNS0_10param_typeE+0x3e>
	  {
	    // downscaling
	    const __uctype __uerange = __urange + 1; // __urange can be zero
 800937a:	3601      	adds	r6, #1
	    const __uctype __scaling = __urngrange / __uerange;
 800937c:	4d1f      	ldr	r5, [pc, #124]	; (80093fc <_ZNSt24uniform_int_distributionIlEclISt26linear_congruential_engineIjLj16807ELj0ELj2147483647EEEElRT_RKNS0_10param_typeE+0x98>)
 800937e:	fbb5 f5f6 	udiv	r5, r5, r6
	    const __uctype __past = __uerange * __scaling;
 8009382:	fb05 f606 	mul.w	r6, r5, r6
	  return __c;
	else
	  {
	    // _Mod must not be instantiated with a == 0
	    constexpr _Tp __a1 = __a ? __a : 1;
	    return _Mod<_Tp, __m, __a1, __c>::__calc(__x);
 8009386:	6820      	ldr	r0, [r4, #0]
 8009388:	f7ff ffce 	bl	8009328 <_ZNSt8__detail4_ModIjLj2147483647ELj16807ELj0ELb0ELb1EE6__calcEj>
       * @brief Gets the next random number in the sequence.
       */
      result_type
      operator()()
      {
	_M_x = __detail::__mod<_UIntType, __m, __a, __c>(_M_x);
 800938c:	6020      	str	r0, [r4, #0]
	    do
	      __ret = __uctype(__urng()) - __urngmin;
 800938e:	3801      	subs	r0, #1
	    while (__ret >= __past);
 8009390:	4286      	cmp	r6, r0
 8009392:	d9f8      	bls.n	8009386 <_ZNSt24uniform_int_distributionIlEclISt26linear_congruential_engineIjLj16807ELj0ELj2147483647EEEElRT_RKNS0_10param_typeE+0x22>
	    __ret /= __scaling;
 8009394:	fbb0 f3f5 	udiv	r3, r0, r5
	    while (__ret > __urange || __ret < __tmp);
	  }
	else
	  __ret = __uctype(__urng()) - __urngmin;

	return __ret + __param.a();
 8009398:	6838      	ldr	r0, [r7, #0]
      }
 800939a:	4418      	add	r0, r3
 800939c:	b002      	add	sp, #8
 800939e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093a2:	4680      	mov	r8, r0
	else if (__urngrange < __urange)
 80093a4:	4b15      	ldr	r3, [pc, #84]	; (80093fc <_ZNSt24uniform_int_distributionIlEclISt26linear_congruential_engineIjLj16807ELj0ELj2147483647EEEElRT_RKNS0_10param_typeE+0x98>)
 80093a6:	429e      	cmp	r6, r3
 80093a8:	d91f      	bls.n	80093ea <_ZNSt24uniform_int_distributionIlEclISt26linear_congruential_engineIjLj16807ELj0ELj2147483647EEEElRT_RKNS0_10param_typeE+0x86>
			 (__urng, param_type(0, __urange / __uerngrange)));
 80093aa:	ea4f 0956 	mov.w	r9, r6, lsr #1
 80093ae:	3306      	adds	r3, #6
 80093b0:	fba3 3909 	umull	r3, r9, r3, r9
 80093b4:	ea4f 7959 	mov.w	r9, r9, lsr #29
	: _M_a(__a), _M_b(__b)
 80093b8:	f04f 0a00 	mov.w	sl, #0
 80093bc:	f8cd a000 	str.w	sl, [sp]
 80093c0:	f8cd 9004 	str.w	r9, [sp, #4]
			 (__urng, param_type(0, __urange / __uerngrange)));
 80093c4:	466a      	mov	r2, sp
 80093c6:	4621      	mov	r1, r4
 80093c8:	4640      	mov	r0, r8
 80093ca:	f7ff ffcb 	bl	8009364 <_ZNSt24uniform_int_distributionIlEclISt26linear_congruential_engineIjLj16807ELj0ELj2147483647EEEElRT_RKNS0_10param_typeE>
		__tmp = (__uerngrange * operator()
 80093ce:	ebc0 7080 	rsb	r0, r0, r0, lsl #30
 80093d2:	0045      	lsls	r5, r0, #1
	    return _Mod<_Tp, __m, __a1, __c>::__calc(__x);
 80093d4:	6820      	ldr	r0, [r4, #0]
 80093d6:	f7ff ffa7 	bl	8009328 <_ZNSt8__detail4_ModIjLj2147483647ELj16807ELj0ELb0ELb1EE6__calcEj>
	_M_x = __detail::__mod<_UIntType, __m, __a, __c>(_M_x);
 80093da:	6020      	str	r0, [r4, #0]
		__ret = __tmp + (__uctype(__urng()) - __urngmin);
 80093dc:	3801      	subs	r0, #1
 80093de:	1943      	adds	r3, r0, r5
	    while (__ret > __urange || __ret < __tmp);
 80093e0:	429e      	cmp	r6, r3
 80093e2:	d3eb      	bcc.n	80093bc <_ZNSt24uniform_int_distributionIlEclISt26linear_congruential_engineIjLj16807ELj0ELj2147483647EEEElRT_RKNS0_10param_typeE+0x58>
 80093e4:	429d      	cmp	r5, r3
 80093e6:	d8e9      	bhi.n	80093bc <_ZNSt24uniform_int_distributionIlEclISt26linear_congruential_engineIjLj16807ELj0ELj2147483647EEEElRT_RKNS0_10param_typeE+0x58>
 80093e8:	e7d6      	b.n	8009398 <_ZNSt24uniform_int_distributionIlEclISt26linear_congruential_engineIjLj16807ELj0ELj2147483647EEEElRT_RKNS0_10param_typeE+0x34>
	    return _Mod<_Tp, __m, __a1, __c>::__calc(__x);
 80093ea:	6808      	ldr	r0, [r1, #0]
 80093ec:	f7ff ff9c 	bl	8009328 <_ZNSt8__detail4_ModIjLj2147483647ELj16807ELj0ELb0ELb1EE6__calcEj>
	_M_x = __detail::__mod<_UIntType, __m, __a, __c>(_M_x);
 80093f0:	6020      	str	r0, [r4, #0]
	  __ret = __uctype(__urng()) - __urngmin;
 80093f2:	1e43      	subs	r3, r0, #1
 80093f4:	e7d0      	b.n	8009398 <_ZNSt24uniform_int_distributionIlEclISt26linear_congruential_engineIjLj16807ELj0ELj2147483647EEEElRT_RKNS0_10param_typeE+0x34>
 80093f6:	bf00      	nop
 80093f8:	7ffffffc 	.word	0x7ffffffc
 80093fc:	7ffffffd 	.word	0x7ffffffd

08009400 <_ZN5snake16random_generator8generateEll>:
{
 8009400:	b500      	push	{lr}
 8009402:	b083      	sub	sp, #12
	: _M_a(__a), _M_b(__b)
 8009404:	9100      	str	r1, [sp, #0]
 8009406:	9201      	str	r2, [sp, #4]
        { return this->operator()(__urng, _M_param); }
 8009408:	466a      	mov	r2, sp
 800940a:	4601      	mov	r1, r0
 800940c:	4668      	mov	r0, sp
 800940e:	f7ff ffa9 	bl	8009364 <_ZNSt24uniform_int_distributionIlEclISt26linear_congruential_engineIjLj16807ELj0ELj2147483647EEEElRT_RKNS0_10param_typeE>
}
 8009412:	b003      	add	sp, #12
 8009414:	f85d fb04 	ldr.w	pc, [sp], #4

08009418 <_ZN5snake12ClassicSnake16GenerateNewFruitEv>:
{
 8009418:	b538      	push	{r3, r4, r5, lr}
 800941a:	4604      	mov	r4, r0
	fruitCoordinate.Coord.X = fruitGenerator.generate(upLeftField.X, lowRightField.X);
 800941c:	f100 0518 	add.w	r5, r0, #24
 8009420:	6882      	ldr	r2, [r0, #8]
 8009422:	6801      	ldr	r1, [r0, #0]
 8009424:	4628      	mov	r0, r5
 8009426:	f7ff ffeb 	bl	8009400 <_ZN5snake16random_generator8generateEll>
 800942a:	6220      	str	r0, [r4, #32]
	fruitCoordinate.Coord.Y = fruitGenerator.generate(upLeftField.Y, lowRightField.Y);
 800942c:	68e2      	ldr	r2, [r4, #12]
 800942e:	6861      	ldr	r1, [r4, #4]
 8009430:	4628      	mov	r0, r5
 8009432:	f7ff ffe5 	bl	8009400 <_ZN5snake16random_generator8generateEll>
 8009436:	6260      	str	r0, [r4, #36]	; 0x24
}
 8009438:	f104 0020 	add.w	r0, r4, #32
 800943c:	bd38      	pop	{r3, r4, r5, pc}

0800943e <_ZN5snake12ClassicSnakeC1ENS_10CoordinateES1_tttt>:
ClassicSnake::ClassicSnake(Coordinate UpLeft_, Coordinate DownRight_, color_t ColorHead_, color_t ColorBody_,
 800943e:	b082      	sub	sp, #8
 8009440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009444:	b085      	sub	sp, #20
 8009446:	4604      	mov	r4, r0
 8009448:	4668      	mov	r0, sp
 800944a:	e880 0006 	stmia.w	r0, {r1, r2}
 800944e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009450:	f8bd b044 	ldrh.w	fp, [sp, #68]	; 0x44
 8009454:	f8bd a048 	ldrh.w	sl, [sp, #72]	; 0x48
 8009458:	f8bd 804c 	ldrh.w	r8, [sp, #76]	; 0x4c
 800945c:	f8bd 9050 	ldrh.w	r9, [sp, #80]	; 0x50
 8009460:	460e      	mov	r6, r1
  colorFruit(ColorFruit_), colorBackGround(ColorBackGround_), currentDir(defDirections)
 8009462:	6021      	str	r1, [r4, #0]
 8009464:	6062      	str	r2, [r4, #4]
 8009466:	f104 0508 	add.w	r5, r4, #8
 800946a:	a90f      	add	r1, sp, #60	; 0x3c
 800946c:	c903      	ldmia	r1, {r0, r1}
 800946e:	e885 0003 	stmia.w	r5, {r0, r1}
 8009472:	f8a4 b010 	strh.w	fp, [r4, #16]
 8009476:	f8a4 a012 	strh.w	sl, [r4, #18]
 800947a:	f8a4 8014 	strh.w	r8, [r4, #20]
 800947e:	f8a4 9016 	strh.w	r9, [r4, #22]
    {
      if ((__detail::__mod<_UIntType, __m>(__c) == 0)
	  && (__detail::__mod<_UIntType, __m>(__s) == 0))
	_M_x = 1;
      else
	_M_x = __detail::__mod<_UIntType, __m>(__s);
 8009482:	2101      	movs	r1, #1
 8009484:	61a1      	str	r1, [r4, #24]
 8009486:	2100      	movs	r1, #0
 8009488:	61e1      	str	r1, [r4, #28]
struct Coordinate
 800948a:	6221      	str	r1, [r4, #32]
 800948c:	6261      	str	r1, [r4, #36]	; 0x24
 800948e:	f104 072c 	add.w	r7, r4, #44	; 0x2c
	this->_M_next = this->_M_prev = this;
 8009492:	6327      	str	r7, [r4, #48]	; 0x30
 8009494:	62e7      	str	r7, [r4, #44]	; 0x2c
	this->_M_size = 0;
 8009496:	6361      	str	r1, [r4, #52]	; 0x34
	Coordinate tmpCoord = { ((DownRight_.X - UpLeft_.X) / 2) + UpLeft_.X,((DownRight_.Y - UpLeft_.Y) / 2) + UpLeft_.Y };//center field
 8009498:	1b9b      	subs	r3, r3, r6
 800949a:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800949e:	eb06 0663 	add.w	r6, r6, r3, asr #1
 80094a2:	9602      	str	r6, [sp, #8]
 80094a4:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80094a6:	1aad      	subs	r5, r5, r2
 80094a8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094ac:	eb02 0565 	add.w	r5, r2, r5, asr #1
 80094b0:	9503      	str	r5, [sp, #12]
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80094b2:	2014      	movs	r0, #20
 80094b4:	f001 fade 	bl	800aa74 <_Znwj>
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 80094b8:	6086      	str	r6, [r0, #8]
 80094ba:	60c5      	str	r5, [r0, #12]
 80094bc:	f8a0 b010 	strh.w	fp, [r0, #16]
	 __tmp->_M_hook(__position._M_node);
 80094c0:	4639      	mov	r1, r7
 80094c2:	f001 faf5 	bl	800aab0 <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
      void _M_inc_size(size_t __n) { _M_impl._M_node._M_size += __n; }
 80094c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80094c8:	3301      	adds	r3, #1
 80094ca:	6363      	str	r3, [r4, #52]	; 0x34
	Promote(tmpCoord);
 80094cc:	a902      	add	r1, sp, #8
 80094ce:	4620      	mov	r0, r4
 80094d0:	f7ff fe82 	bl	80091d8 <_ZN5snake12ClassicSnake7PromoteERNS_10CoordinateE>
	mySnake.push_front({ tmpCoord,  ColorBody_ });
 80094d4:	9f02      	ldr	r7, [sp, #8]
 80094d6:	9e03      	ldr	r6, [sp, #12]
      { return iterator(this->_M_impl._M_node._M_next); }
 80094d8:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 80094da:	2014      	movs	r0, #20
 80094dc:	f001 faca 	bl	800aa74 <_Znwj>
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 80094e0:	6087      	str	r7, [r0, #8]
 80094e2:	60c6      	str	r6, [r0, #12]
 80094e4:	f8a0 a010 	strh.w	sl, [r0, #16]
	 __tmp->_M_hook(__position._M_node);
 80094e8:	4629      	mov	r1, r5
 80094ea:	f001 fae1 	bl	800aab0 <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
      void _M_inc_size(size_t __n) { _M_impl._M_node._M_size += __n; }
 80094ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80094f0:	3301      	adds	r3, #1
 80094f2:	6363      	str	r3, [r4, #52]	; 0x34
	Promote(tmpCoord);
 80094f4:	a902      	add	r1, sp, #8
 80094f6:	4620      	mov	r0, r4
 80094f8:	f7ff fe6e 	bl	80091d8 <_ZN5snake12ClassicSnake7PromoteERNS_10CoordinateE>
	mySnake.push_front({ tmpCoord, ColorBackGround_ });
 80094fc:	9f02      	ldr	r7, [sp, #8]
 80094fe:	9e03      	ldr	r6, [sp, #12]
      { return iterator(this->_M_impl._M_node._M_next); }
 8009500:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8009502:	2014      	movs	r0, #20
 8009504:	f001 fab6 	bl	800aa74 <_Znwj>
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8009508:	6087      	str	r7, [r0, #8]
 800950a:	60c6      	str	r6, [r0, #12]
 800950c:	f8a0 9010 	strh.w	r9, [r0, #16]
	 __tmp->_M_hook(__position._M_node);
 8009510:	4629      	mov	r1, r5
 8009512:	f001 facd 	bl	800aab0 <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
      void _M_inc_size(size_t __n) { _M_impl._M_node._M_size += __n; }
 8009516:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009518:	3301      	adds	r3, #1
 800951a:	6363      	str	r3, [r4, #52]	; 0x34
	this->GenerateNewFruit().color = ColorFruit_;
 800951c:	4620      	mov	r0, r4
 800951e:	f7ff ff7b 	bl	8009418 <_ZN5snake12ClassicSnake16GenerateNewFruitEv>
 8009522:	f8a0 8008 	strh.w	r8, [r0, #8]
}
 8009526:	4620      	mov	r0, r4
 8009528:	b005      	add	sp, #20
 800952a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800952e:	b002      	add	sp, #8
 8009530:	4770      	bx	lr

08009532 <_Z11printSquareRN5snake9SnakeNodeE>:
		but4->LogicState_ = LogicState::NONE;
	}
}

void printSquare(SnakeNode& sn)
{
 8009532:	b500      	push	{lr}
 8009534:	b083      	sub	sp, #12
	tft_fillRoundRect(sn.Coord.X * SIZE_SIDE_SQUARE, sn.Coord.Y *
 8009536:	6841      	ldr	r1, [r0, #4]
 8009538:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
 800953c:	6803      	ldr	r3, [r0, #0]
 800953e:	ebc3 1c03 	rsb	ip, r3, r3, lsl #4
 8009542:	8903      	ldrh	r3, [r0, #8]
 8009544:	9301      	str	r3, [sp, #4]
 8009546:	2302      	movs	r3, #2
 8009548:	9300      	str	r3, [sp, #0]
 800954a:	230f      	movs	r3, #15
 800954c:	461a      	mov	r2, r3
 800954e:	b209      	sxth	r1, r1
 8009550:	fa0f f08c 	sxth.w	r0, ip
 8009554:	f000 f9ca 	bl	80098ec <_Z17tft_fillRoundRectssssst>
			SIZE_SIDE_SQUARE, SIZE_SIDE_SQUARE, SIZE_SIDE_SQUARE, RADIUS_ROUNDING, sn.color);
}
 8009558:	b003      	add	sp, #12
 800955a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08009560 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE>:
{
 8009560:	b508      	push	{r3, lr}
	if((but1->LogicState_ == LogicState::WAS_PRESSED) && (cd.currentDir != directions::RIGHT)){
 8009562:	4b2e      	ldr	r3, [pc, #184]	; (800961c <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xbc>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009568:	2b01      	cmp	r3, #1
 800956a:	d00f      	beq.n	800958c <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x2c>
	else if((but2->LogicState_ == LogicState::WAS_PRESSED) && (cd.currentDir != directions::DOWN)){
 800956c:	4b2c      	ldr	r3, [pc, #176]	; (8009620 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xc0>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009572:	2b01      	cmp	r3, #1
 8009574:	d027      	beq.n	80095c6 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x66>
	else if((but3->LogicState_ == LogicState::WAS_PRESSED) && (cd.currentDir != directions::UP)){
 8009576:	4b2b      	ldr	r3, [pc, #172]	; (8009624 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xc4>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800957c:	2b01      	cmp	r3, #1
 800957e:	d038      	beq.n	80095f2 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x92>
	else if((but4->LogicState_ == LogicState::WAS_PRESSED) && (cd.currentDir != directions::LEFT)){
 8009580:	4b29      	ldr	r3, [pc, #164]	; (8009628 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xc8>)
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009586:	2b01      	cmp	r3, #1
 8009588:	d043      	beq.n	8009612 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xb2>
}
 800958a:	bd08      	pop	{r3, pc}
	if((but1->LogicState_ == LogicState::WAS_PRESSED) && (cd.currentDir != directions::RIGHT)){
 800958c:	69c3      	ldr	r3, [r0, #28]
 800958e:	2b03      	cmp	r3, #3
 8009590:	d111      	bne.n	80095b6 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x56>
	else if((but2->LogicState_ == LogicState::WAS_PRESSED) && (cd.currentDir != directions::DOWN)){
 8009592:	4b23      	ldr	r3, [pc, #140]	; (8009620 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xc0>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009598:	2b01      	cmp	r3, #1
 800959a:	d022      	beq.n	80095e2 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x82>
	else if((but3->LogicState_ == LogicState::WAS_PRESSED) && (cd.currentDir != directions::UP)){
 800959c:	4b21      	ldr	r3, [pc, #132]	; (8009624 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xc4>)
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095a2:	2b01      	cmp	r3, #1
 80095a4:	d1ec      	bne.n	8009580 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x20>
		cd.NewDirection(directions::DOWN);
 80095a6:	2101      	movs	r1, #1
 80095a8:	f7ff fe92 	bl	80092d0 <_ZN5snake12ClassicSnake12NewDirectionENS_10directionsE>
		but3->LogicState_ = LogicState::NONE;
 80095ac:	4b1d      	ldr	r3, [pc, #116]	; (8009624 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xc4>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	2200      	movs	r2, #0
 80095b2:	625a      	str	r2, [r3, #36]	; 0x24
 80095b4:	e7e9      	b.n	800958a <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x2a>
		cd.NewDirection(directions::LEFT);
 80095b6:	2102      	movs	r1, #2
 80095b8:	f7ff fe8a 	bl	80092d0 <_ZN5snake12ClassicSnake12NewDirectionENS_10directionsE>
		but1->LogicState_ = LogicState::NONE;
 80095bc:	4b17      	ldr	r3, [pc, #92]	; (800961c <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xbc>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	2200      	movs	r2, #0
 80095c2:	625a      	str	r2, [r3, #36]	; 0x24
 80095c4:	e7e1      	b.n	800958a <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x2a>
	else if((but2->LogicState_ == LogicState::WAS_PRESSED) && (cd.currentDir != directions::DOWN)){
 80095c6:	69c3      	ldr	r3, [r0, #28]
 80095c8:	2b01      	cmp	r3, #1
 80095ca:	d10a      	bne.n	80095e2 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x82>
	else if((but3->LogicState_ == LogicState::WAS_PRESSED) && (cd.currentDir != directions::UP)){
 80095cc:	4b15      	ldr	r3, [pc, #84]	; (8009624 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xc4>)
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d0e7      	beq.n	80095a6 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x46>
	else if((but4->LogicState_ == LogicState::WAS_PRESSED) && (cd.currentDir != directions::LEFT)){
 80095d6:	4b14      	ldr	r3, [pc, #80]	; (8009628 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xc8>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095dc:	2b01      	cmp	r3, #1
 80095de:	d1d4      	bne.n	800958a <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x2a>
 80095e0:	e00f      	b.n	8009602 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xa2>
		cd.NewDirection(directions::UP);
 80095e2:	2100      	movs	r1, #0
 80095e4:	f7ff fe74 	bl	80092d0 <_ZN5snake12ClassicSnake12NewDirectionENS_10directionsE>
		but2->LogicState_ = LogicState::NONE;
 80095e8:	4b0d      	ldr	r3, [pc, #52]	; (8009620 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xc0>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	2200      	movs	r2, #0
 80095ee:	625a      	str	r2, [r3, #36]	; 0x24
 80095f0:	e7cb      	b.n	800958a <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x2a>
	else if((but3->LogicState_ == LogicState::WAS_PRESSED) && (cd.currentDir != directions::UP)){
 80095f2:	69c3      	ldr	r3, [r0, #28]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d1d6      	bne.n	80095a6 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x46>
	else if((but4->LogicState_ == LogicState::WAS_PRESSED) && (cd.currentDir != directions::LEFT)){
 80095f8:	4b0b      	ldr	r3, [pc, #44]	; (8009628 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xc8>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095fe:	2b01      	cmp	r3, #1
 8009600:	d1c3      	bne.n	800958a <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x2a>
		cd.NewDirection(directions::RIGHT);
 8009602:	2103      	movs	r1, #3
 8009604:	f7ff fe64 	bl	80092d0 <_ZN5snake12ClassicSnake12NewDirectionENS_10directionsE>
		but4->LogicState_ = LogicState::NONE;
 8009608:	4b07      	ldr	r3, [pc, #28]	; (8009628 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xc8>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	2200      	movs	r2, #0
 800960e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8009610:	e7bb      	b.n	800958a <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x2a>
	else if((but4->LogicState_ == LogicState::WAS_PRESSED) && (cd.currentDir != directions::LEFT)){
 8009612:	69c3      	ldr	r3, [r0, #28]
 8009614:	2b02      	cmp	r3, #2
 8009616:	d0b8      	beq.n	800958a <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0x2a>
 8009618:	e7f3      	b.n	8009602 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE+0xa2>
 800961a:	bf00      	nop
 800961c:	20000880 	.word	0x20000880
 8009620:	20000884 	.word	0x20000884
 8009624:	20000888 	.word	0x20000888
 8009628:	2000088c 	.word	0x2000088c

0800962c <_Z19computeTimeDurationm>:

uint32_t computeTimeDuration(uint32_t time)
{
 800962c:	b510      	push	{r4, lr}
 800962e:	4604      	mov	r4, r0
	return HAL_GetTick() - time;
 8009630:	f7fe f892 	bl	8007758 <HAL_GetTick>
}
 8009634:	1b00      	subs	r0, r0, r4
 8009636:	bd10      	pop	{r4, pc}

08009638 <_Z9SnakeTaskv>:

void SnakeTask()
{
 8009638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800963c:	b098      	sub	sp, #96	; 0x60
	ClassicSnake SnakeObj(Coordinate{0, 0}, Coordinate{20, 15},
			ILI9341_BLACK, ILI9341_GREEN, ILI9341_DARKRED, ILI9341_BLUE);
 800963e:	2200      	movs	r2, #0
 8009640:	9214      	str	r2, [sp, #80]	; 0x50
 8009642:	9215      	str	r2, [sp, #84]	; 0x54
 8009644:	2314      	movs	r3, #20
 8009646:	9316      	str	r3, [sp, #88]	; 0x58
 8009648:	210f      	movs	r1, #15
 800964a:	9117      	str	r1, [sp, #92]	; 0x5c
 800964c:	241f      	movs	r4, #31
 800964e:	9404      	str	r4, [sp, #16]
 8009650:	f44f 4008 	mov.w	r0, #34816	; 0x8800
 8009654:	9003      	str	r0, [sp, #12]
 8009656:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 800965a:	9002      	str	r0, [sp, #8]
 800965c:	9201      	str	r2, [sp, #4]
 800965e:	9100      	str	r1, [sp, #0]
 8009660:	aa14      	add	r2, sp, #80	; 0x50
 8009662:	ca06      	ldmia	r2, {r1, r2}
 8009664:	a806      	add	r0, sp, #24
 8009666:	f7ff feea 	bl	800943e <_ZN5snake12ClassicSnakeC1ENS_10CoordinateES1_tttt>
	uint32_t time = HAL_GetTick();
 800966a:	f7fe f875 	bl	8007758 <HAL_GetTick>
 800966e:	4605      	mov	r5, r0
	directions tmpDir;
	uint32_t currentDelay = INIT_SPEED_GAME;

	//SnakeInterface();
	tft_fillScreen(ILI9341_BLUE);
 8009670:	4620      	mov	r0, r4
 8009672:	f000 f8ad 	bl	80097d0 <_Z14tft_fillScreent>

	printSquare(SnakeObj.fruitCoordinate);
 8009676:	a80e      	add	r0, sp, #56	; 0x38
 8009678:	f7ff ff5b 	bl	8009532 <_Z11printSquareRN5snake9SnakeNodeE>
	uint32_t currentDelay = INIT_SPEED_GAME;
 800967c:	26c8      	movs	r6, #200	; 0xc8
			SnakeObj.GenerateNewFruit();
			SnakeObj.AddNodeToEnd();
			while(SnakeObj.CheckSnakeCollision(SnakeObj.fruitCoordinate))
				SnakeObj.GenerateNewFruit();
			printSquare(SnakeObj.fruitCoordinate);
			if(!((SnakeObj.mySnake.size() - 1) % 3) && (currentDelay != FINAL_SPEED_GAME))
 800967e:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 8009754 <_Z9SnakeTaskv+0x11c>
 8009682:	e023      	b.n	80096cc <_Z9SnakeTaskv+0x94>
			SnakeObj.GenerateNewFruit();
 8009684:	a806      	add	r0, sp, #24
 8009686:	f7ff fec7 	bl	8009418 <_ZN5snake12ClassicSnake16GenerateNewFruitEv>
			SnakeObj.AddNodeToEnd();
 800968a:	a806      	add	r0, sp, #24
 800968c:	f7ff fe0b 	bl	80092a6 <_ZN5snake12ClassicSnake12AddNodeToEndEv>
 8009690:	e002      	b.n	8009698 <_Z9SnakeTaskv+0x60>
				SnakeObj.GenerateNewFruit();
 8009692:	a806      	add	r0, sp, #24
 8009694:	f7ff fec0 	bl	8009418 <_ZN5snake12ClassicSnake16GenerateNewFruitEv>
			while(SnakeObj.CheckSnakeCollision(SnakeObj.fruitCoordinate))
 8009698:	a90e      	add	r1, sp, #56	; 0x38
 800969a:	a806      	add	r0, sp, #24
 800969c:	f7ff fe1a 	bl	80092d4 <_ZNK5snake12ClassicSnake19CheckSnakeCollisionERKNS_9SnakeNodeE>
 80096a0:	2800      	cmp	r0, #0
 80096a2:	d1f6      	bne.n	8009692 <_Z9SnakeTaskv+0x5a>
			printSquare(SnakeObj.fruitCoordinate);
 80096a4:	a80e      	add	r0, sp, #56	; 0x38
 80096a6:	f7ff ff44 	bl	8009532 <_Z11printSquareRN5snake9SnakeNodeE>
			if(!((SnakeObj.mySnake.size() - 1) % 3) && (currentDelay != FINAL_SPEED_GAME))
 80096aa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80096ac:	3b01      	subs	r3, #1
 80096ae:	fba8 2103 	umull	r2, r1, r8, r3
 80096b2:	f021 0201 	bic.w	r2, r1, #1
 80096b6:	eb02 0251 	add.w	r2, r2, r1, lsr #1
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d114      	bne.n	80096e8 <_Z9SnakeTaskv+0xb0>
 80096be:	2e32      	cmp	r6, #50	; 0x32
				currentDelay -= 25;
 80096c0:	bf18      	it	ne
 80096c2:	3e19      	subne	r6, #25
 80096c4:	e010      	b.n	80096e8 <_Z9SnakeTaskv+0xb0>
		while(computeTimeDuration(time) < currentDelay)
		{
			if(tmpDir == SnakeObj.currentDir)
				SnakeButtonHandler(SnakeObj);
		}
		time = HAL_GetTick();
 80096c6:	f7fe f847 	bl	8007758 <HAL_GetTick>
 80096ca:	4605      	mov	r5, r0
	while(!SnakeObj.CheckSnakeCollision(*SnakeObj.mySnake.rbegin()))
 80096cc:	9912      	ldr	r1, [sp, #72]	; 0x48
 80096ce:	3108      	adds	r1, #8
 80096d0:	a806      	add	r0, sp, #24
 80096d2:	f7ff fdff 	bl	80092d4 <_ZNK5snake12ClassicSnake19CheckSnakeCollisionERKNS_9SnakeNodeE>
 80096d6:	bb00      	cbnz	r0, 800971a <_Z9SnakeTaskv+0xe2>
		SnakeObj.Move();
 80096d8:	a806      	add	r0, sp, #24
 80096da:	f7ff fdb5 	bl	8009248 <_ZN5snake12ClassicSnake4MoveEv>
		if(SnakeObj.CheckFruit())
 80096de:	a806      	add	r0, sp, #24
 80096e0:	f7ff fe14 	bl	800930c <_ZN5snake12ClassicSnake10CheckFruitEv>
 80096e4:	2800      	cmp	r0, #0
 80096e6:	d1cd      	bne.n	8009684 <_Z9SnakeTaskv+0x4c>
      { return iterator(this->_M_impl._M_node._M_next); }
 80096e8:	9c11      	ldr	r4, [sp, #68]	; 0x44
    for_each(_InputIterator __first, _InputIterator __last, _Function __f)
    {
      // concept requirements
      __glibcxx_function_requires(_InputIteratorConcept<_InputIterator>)
      __glibcxx_requires_valid_range(__first, __last);
      for (; __first != __last; ++__first)
 80096ea:	ab11      	add	r3, sp, #68	; 0x44
 80096ec:	429c      	cmp	r4, r3
 80096ee:	d007      	beq.n	8009700 <_Z9SnakeTaskv+0xc8>
 80096f0:	461f      	mov	r7, r3
	__f(*__first);
 80096f2:	f104 0008 	add.w	r0, r4, #8
 80096f6:	f7ff ff1c 	bl	8009532 <_Z11printSquareRN5snake9SnakeNodeE>
	_M_node = _M_node->_M_next;
 80096fa:	6824      	ldr	r4, [r4, #0]
      for (; __first != __last; ++__first)
 80096fc:	42bc      	cmp	r4, r7
 80096fe:	d1f8      	bne.n	80096f2 <_Z9SnakeTaskv+0xba>
		tmpDir = SnakeObj.currentDir;
 8009700:	9c0d      	ldr	r4, [sp, #52]	; 0x34
		while(computeTimeDuration(time) < currentDelay)
 8009702:	4628      	mov	r0, r5
 8009704:	f7ff ff92 	bl	800962c <_Z19computeTimeDurationm>
 8009708:	42b0      	cmp	r0, r6
 800970a:	d2dc      	bcs.n	80096c6 <_Z9SnakeTaskv+0x8e>
			if(tmpDir == SnakeObj.currentDir)
 800970c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800970e:	42a3      	cmp	r3, r4
 8009710:	d1f7      	bne.n	8009702 <_Z9SnakeTaskv+0xca>
				SnakeButtonHandler(SnakeObj);
 8009712:	a806      	add	r0, sp, #24
 8009714:	f7ff ff24 	bl	8009560 <_Z18SnakeButtonHandlerRN5snake12ClassicSnakeE>
 8009718:	e7f3      	b.n	8009702 <_Z9SnakeTaskv+0xca>
	}
	while(but1->LogicState_ != LogicState::WAS_HOLDED)computeTimeDuration(time);
 800971a:	4b0f      	ldr	r3, [pc, #60]	; (8009758 <_Z9SnakeTaskv+0x120>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009720:	2b02      	cmp	r3, #2
 8009722:	d007      	beq.n	8009734 <_Z9SnakeTaskv+0xfc>
 8009724:	4c0c      	ldr	r4, [pc, #48]	; (8009758 <_Z9SnakeTaskv+0x120>)
 8009726:	4628      	mov	r0, r5
 8009728:	f7ff ff80 	bl	800962c <_Z19computeTimeDurationm>
 800972c:	6823      	ldr	r3, [r4, #0]
 800972e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009730:	2b02      	cmp	r3, #2
 8009732:	d1f8      	bne.n	8009726 <_Z9SnakeTaskv+0xee>
      __detail::_List_node_base* __cur = _M_impl._M_node._M_next;
 8009734:	9c11      	ldr	r4, [sp, #68]	; 0x44
      while (__cur != &_M_impl._M_node)
 8009736:	ab11      	add	r3, sp, #68	; 0x44
 8009738:	429c      	cmp	r4, r3
 800973a:	d008      	beq.n	800974e <_Z9SnakeTaskv+0x116>
	::operator delete(__p
 800973c:	2614      	movs	r6, #20
 800973e:	461d      	mov	r5, r3
 8009740:	4620      	mov	r0, r4
	  __cur = __tmp->_M_next;
 8009742:	6824      	ldr	r4, [r4, #0]
 8009744:	4631      	mov	r1, r6
 8009746:	f001 f993 	bl	800aa70 <_ZdlPvj>
      while (__cur != &_M_impl._M_node)
 800974a:	42ac      	cmp	r4, r5
 800974c:	d1f8      	bne.n	8009740 <_Z9SnakeTaskv+0x108>
}
 800974e:	b018      	add	sp, #96	; 0x60
 8009750:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009754:	aaaaaaab 	.word	0xaaaaaaab
 8009758:	20000880 	.word	0x20000880

0800975c <_Z9tft_beginv>:
#ifndef abs
#define abs(a) ((a)<0?-(a):a)
#endif

uint16_t tft_begin(void)
{
 800975c:	b508      	push	{r3, lr}
     WIDTH = TFTWIDTH;
 800975e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8009762:	4a0f      	ldr	r2, [pc, #60]	; (80097a0 <_Z9tft_beginv+0x44>)
 8009764:	8013      	strh	r3, [r2, #0]
     HEIGHT = TFTHEIGHT;
 8009766:	4a0f      	ldr	r2, [pc, #60]	; (80097a4 <_Z9tft_beginv+0x48>)
 8009768:	8013      	strh	r3, [r2, #0]
    _width    = WIDTH;
 800976a:	4a0f      	ldr	r2, [pc, #60]	; (80097a8 <_Z9tft_beginv+0x4c>)
 800976c:	8013      	strh	r3, [r2, #0]
    _height   = HEIGHT;
 800976e:	4a0f      	ldr	r2, [pc, #60]	; (80097ac <_Z9tft_beginv+0x50>)
 8009770:	8013      	strh	r3, [r2, #0]
    rotation  = 0;
 8009772:	2300      	movs	r3, #0
 8009774:	4a0e      	ldr	r2, [pc, #56]	; (80097b0 <_Z9tft_beginv+0x54>)
 8009776:	7013      	strb	r3, [r2, #0]
    cursor_y  = cursor_x    = 0;
 8009778:	4a0e      	ldr	r2, [pc, #56]	; (80097b4 <_Z9tft_beginv+0x58>)
 800977a:	8013      	strh	r3, [r2, #0]
 800977c:	4a0e      	ldr	r2, [pc, #56]	; (80097b8 <_Z9tft_beginv+0x5c>)
 800977e:	8013      	strh	r3, [r2, #0]
    textsize  = 1;
 8009780:	2201      	movs	r2, #1
 8009782:	490e      	ldr	r1, [pc, #56]	; (80097bc <_Z9tft_beginv+0x60>)
 8009784:	700a      	strb	r2, [r1, #0]
    textcolor = textbgcolor = 0xFFFF;
 8009786:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800978a:	480d      	ldr	r0, [pc, #52]	; (80097c0 <_Z9tft_beginv+0x64>)
 800978c:	8001      	strh	r1, [r0, #0]
 800978e:	480d      	ldr	r0, [pc, #52]	; (80097c4 <_Z9tft_beginv+0x68>)
 8009790:	8001      	strh	r1, [r0, #0]
    wrap      = true;
 8009792:	490d      	ldr	r1, [pc, #52]	; (80097c8 <_Z9tft_beginv+0x6c>)
 8009794:	700a      	strb	r2, [r1, #0]
    gfxFont   = NULL;
 8009796:	4a0d      	ldr	r2, [pc, #52]	; (80097cc <_Z9tft_beginv+0x70>)
 8009798:	6013      	str	r3, [r2, #0]
    return ili9341_begin();
 800979a:	f001 f83d 	bl	800a818 <_Z13ili9341_beginv>
}
 800979e:	bd08      	pop	{r3, pc}
 80097a0:	20000892 	.word	0x20000892
 80097a4:	20000890 	.word	0x20000890
 80097a8:	20000896 	.word	0x20000896
 80097ac:	20000894 	.word	0x20000894
 80097b0:	200008a0 	.word	0x200008a0
 80097b4:	20000898 	.word	0x20000898
 80097b8:	2000089a 	.word	0x2000089a
 80097bc:	200008a6 	.word	0x200008a6
 80097c0:	200008a2 	.word	0x200008a2
 80097c4:	200008a4 	.word	0x200008a4
 80097c8:	200008a7 	.word	0x200008a7
 80097cc:	2000089c 	.word	0x2000089c

080097d0 <_Z14tft_fillScreent>:
    // Overwrite in subclasses if desired!
    fillRect(x,y,w,h,color);
}

void tft_fillScreen(uint16_t color)
{
 80097d0:	b500      	push	{lr}
 80097d2:	b083      	sub	sp, #12
    // Update in subclasses if desired!
    fillRect(0, 0, _width, _height, color);
 80097d4:	9000      	str	r0, [sp, #0]
 80097d6:	4b06      	ldr	r3, [pc, #24]	; (80097f0 <_Z14tft_fillScreent+0x20>)
 80097d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80097dc:	4a05      	ldr	r2, [pc, #20]	; (80097f4 <_Z14tft_fillScreent+0x24>)
 80097de:	f9b2 2000 	ldrsh.w	r2, [r2]
 80097e2:	2100      	movs	r1, #0
 80097e4:	4608      	mov	r0, r1
 80097e6:	f001 f8ab 	bl	800a940 <_Z8fillRectsssst>
}
 80097ea:	b003      	add	sp, #12
 80097ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80097f0:	20000894 	.word	0x20000894
 80097f4:	20000896 	.word	0x20000896

080097f8 <_Z20tft_fillCircleHelperssshst>:
    tft_fillCircleHelper(x0, y0, r, 3, 0, color);
}

// Used to do circles and roundrects
void tft_fillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint16_t color)
{
 80097f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097fc:	b087      	sub	sp, #28
 80097fe:	9104      	str	r1, [sp, #16]
 8009800:	4617      	mov	r7, r2
 8009802:	f8bd 2044 	ldrh.w	r2, [sp, #68]	; 0x44
 8009806:	9200      	str	r2, [sp, #0]

    int16_t f     = 1 - r;
 8009808:	b2ba      	uxth	r2, r7
 800980a:	f1c2 0401 	rsb	r4, r2, #1
    int16_t ddF_x = 1;
    int16_t ddF_y = -2 * r;
 800980e:	ebc2 32c2 	rsb	r2, r2, r2, lsl #15
 8009812:	0052      	lsls	r2, r2, #1
 8009814:	b212      	sxth	r2, r2
 8009816:	9201      	str	r2, [sp, #4]
    int16_t x     = 0;
    int16_t y     = r;

    while (x<y)
 8009818:	2f00      	cmp	r7, #0
 800981a:	dd64      	ble.n	80098e6 <_Z20tft_fillCircleHelperssshst+0xee>
 800981c:	b224      	sxth	r4, r4
 800981e:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
 8009822:	9205      	str	r2, [sp, #20]
 8009824:	1cd6      	adds	r6, r2, #3
 8009826:	b2b6      	uxth	r6, r6
    int16_t x     = 0;
 8009828:	2500      	movs	r5, #0
        }
        x++;
        ddF_x += 2;
        f     += ddF_x;

        if (cornername & 0x1)
 800982a:	f003 0201 	and.w	r2, r3, #1
 800982e:	9202      	str	r2, [sp, #8]
        {
            tft_writeFastVLine(x0+x, y0-y, 2*y+1+delta, color);
 8009830:	fa1f fa80 	uxth.w	sl, r0
            tft_writeFastVLine(x0+y, y0-x, 2*x+1+delta, color);
        }
        if (cornername & 0x2)
 8009834:	f003 0302 	and.w	r3, r3, #2
 8009838:	9303      	str	r3, [sp, #12]
 800983a:	e017      	b.n	800986c <_Z20tft_fillCircleHelperssshst+0x74>
            y--;
 800983c:	3f01      	subs	r7, #1
 800983e:	b23f      	sxth	r7, r7
            ddF_y += 2;
 8009840:	9b01      	ldr	r3, [sp, #4]
 8009842:	3302      	adds	r3, #2
 8009844:	b21a      	sxth	r2, r3
 8009846:	9201      	str	r2, [sp, #4]
            f     += ddF_y;
 8009848:	441c      	add	r4, r3
 800984a:	b224      	sxth	r4, r4
        x++;
 800984c:	3501      	adds	r5, #1
 800984e:	fa1f f885 	uxth.w	r8, r5
 8009852:	b22d      	sxth	r5, r5
        ddF_x += 2;
 8009854:	eb04 0448 	add.w	r4, r4, r8, lsl #1
        f     += ddF_x;
 8009858:	3401      	adds	r4, #1
 800985a:	b224      	sxth	r4, r4
        if (cornername & 0x1)
 800985c:	9b02      	ldr	r3, [sp, #8]
 800985e:	b943      	cbnz	r3, 8009872 <_Z20tft_fillCircleHelperssshst+0x7a>
        if (cornername & 0x2)
 8009860:	9b03      	ldr	r3, [sp, #12]
 8009862:	bb1b      	cbnz	r3, 80098ac <_Z20tft_fillCircleHelperssshst+0xb4>
    while (x<y)
 8009864:	3602      	adds	r6, #2
 8009866:	b2b6      	uxth	r6, r6
 8009868:	42af      	cmp	r7, r5
 800986a:	dd3c      	ble.n	80098e6 <_Z20tft_fillCircleHelperssshst+0xee>
        if (f >= 0)
 800986c:	2c00      	cmp	r4, #0
 800986e:	dae5      	bge.n	800983c <_Z20tft_fillCircleHelperssshst+0x44>
 8009870:	e7ec      	b.n	800984c <_Z20tft_fillCircleHelperssshst+0x54>
            tft_writeFastVLine(x0+x, y0-y, 2*y+1+delta, color);
 8009872:	f8bd b010 	ldrh.w	fp, [sp, #16]
 8009876:	fa1f f987 	uxth.w	r9, r7
 800987a:	9b05      	ldr	r3, [sp, #20]
 800987c:	1c5a      	adds	r2, r3, #1
 800987e:	eb02 0249 	add.w	r2, r2, r9, lsl #1
 8009882:	ebab 0109 	sub.w	r1, fp, r9
    drawFastVLine(x, y, h, color);
 8009886:	eb0a 0008 	add.w	r0, sl, r8
 800988a:	9b00      	ldr	r3, [sp, #0]
 800988c:	b212      	sxth	r2, r2
 800988e:	b209      	sxth	r1, r1
 8009890:	b200      	sxth	r0, r0
 8009892:	f001 f831 	bl	800a8f8 <_Z13drawFastVLinessst>
 8009896:	ebab 0108 	sub.w	r1, fp, r8
            tft_writeFastVLine(x0+y, y0-x, 2*x+1+delta, color);
 800989a:	eb0a 0009 	add.w	r0, sl, r9
    drawFastVLine(x, y, h, color);
 800989e:	9b00      	ldr	r3, [sp, #0]
 80098a0:	b232      	sxth	r2, r6
 80098a2:	b209      	sxth	r1, r1
 80098a4:	b200      	sxth	r0, r0
 80098a6:	f001 f827 	bl	800a8f8 <_Z13drawFastVLinessst>
}
 80098aa:	e7d9      	b.n	8009860 <_Z20tft_fillCircleHelperssshst+0x68>
        {
            tft_writeFastVLine(x0-x, y0-y, 2*y+1+delta, color);
 80098ac:	f8bd b010 	ldrh.w	fp, [sp, #16]
 80098b0:	fa1f f987 	uxth.w	r9, r7
 80098b4:	9b05      	ldr	r3, [sp, #20]
 80098b6:	1c5a      	adds	r2, r3, #1
 80098b8:	eb02 0249 	add.w	r2, r2, r9, lsl #1
 80098bc:	ebab 0109 	sub.w	r1, fp, r9
    drawFastVLine(x, y, h, color);
 80098c0:	ebaa 0008 	sub.w	r0, sl, r8
 80098c4:	9b00      	ldr	r3, [sp, #0]
 80098c6:	b212      	sxth	r2, r2
 80098c8:	b209      	sxth	r1, r1
 80098ca:	b200      	sxth	r0, r0
 80098cc:	f001 f814 	bl	800a8f8 <_Z13drawFastVLinessst>
 80098d0:	ebab 0108 	sub.w	r1, fp, r8
            tft_writeFastVLine(x0-y, y0-x, 2*x+1+delta, color);
 80098d4:	ebaa 0009 	sub.w	r0, sl, r9
    drawFastVLine(x, y, h, color);
 80098d8:	9b00      	ldr	r3, [sp, #0]
 80098da:	b232      	sxth	r2, r6
 80098dc:	b209      	sxth	r1, r1
 80098de:	b200      	sxth	r0, r0
 80098e0:	f001 f80a 	bl	800a8f8 <_Z13drawFastVLinessst>
}
 80098e4:	e7be      	b.n	8009864 <_Z20tft_fillCircleHelperssshst+0x6c>
        }
    }
}
 80098e6:	b007      	add	sp, #28
 80098e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080098ec <_Z17tft_fillRoundRectssssst>:
    tft_drawCircleHelper(x+r    , y+h-r-1, r, 8, color);
}

// Fill a rounded rectangle
void tft_fillRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 80098ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098f0:	b085      	sub	sp, #20
 80098f2:	460c      	mov	r4, r1
 80098f4:	9303      	str	r3, [sp, #12]
 80098f6:	f9bd a038 	ldrsh.w	sl, [sp, #56]	; 0x38
 80098fa:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
    // smarter version
    tft_writeFillRect(x+r, y, w-2*r, h, color);
 80098fe:	b285      	uxth	r5, r0
 8009900:	fa1f f88a 	uxth.w	r8, sl
 8009904:	eb05 0708 	add.w	r7, r5, r8
 8009908:	b23f      	sxth	r7, r7
 800990a:	b296      	uxth	r6, r2
 800990c:	ea4f 0948 	mov.w	r9, r8, lsl #1
 8009910:	fa1f f989 	uxth.w	r9, r9
 8009914:	eba6 0209 	sub.w	r2, r6, r9
    fillRect(x,y,w,h,color);
 8009918:	f8cd b000 	str.w	fp, [sp]
 800991c:	b212      	sxth	r2, r2
 800991e:	4638      	mov	r0, r7
 8009920:	f001 f80e 	bl	800a940 <_Z8fillRectsssst>

    // draw four corners
    tft_fillCircleHelper(x+w-r-1, y+r, r, 1, h-2*r-1, color);
 8009924:	4444      	add	r4, r8
 8009926:	b224      	sxth	r4, r4
 8009928:	9b03      	ldr	r3, [sp, #12]
 800992a:	3b01      	subs	r3, #1
 800992c:	eba3 0909 	sub.w	r9, r3, r9
 8009930:	fa0f f989 	sxth.w	r9, r9
 8009934:	1e70      	subs	r0, r6, #1
 8009936:	4428      	add	r0, r5
 8009938:	eba0 0008 	sub.w	r0, r0, r8
 800993c:	f8cd b004 	str.w	fp, [sp, #4]
 8009940:	f8cd 9000 	str.w	r9, [sp]
 8009944:	2301      	movs	r3, #1
 8009946:	4652      	mov	r2, sl
 8009948:	4621      	mov	r1, r4
 800994a:	b200      	sxth	r0, r0
 800994c:	f7ff ff54 	bl	80097f8 <_Z20tft_fillCircleHelperssshst>
    tft_fillCircleHelper(x+r    , y+r, r, 2, h-2*r-1, color);
 8009950:	f8cd b004 	str.w	fp, [sp, #4]
 8009954:	f8cd 9000 	str.w	r9, [sp]
 8009958:	2302      	movs	r3, #2
 800995a:	4652      	mov	r2, sl
 800995c:	4621      	mov	r1, r4
 800995e:	4638      	mov	r0, r7
 8009960:	f7ff ff4a 	bl	80097f8 <_Z20tft_fillCircleHelperssshst>
}
 8009964:	b005      	add	sp, #20
 8009966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800996c <_Z15tft_setRotationh>:
{
    return rotation;
}

void tft_setRotation(uint8_t x)
{
 800996c:	b508      	push	{r3, lr}
    rotation = (x & 3);
 800996e:	f000 0303 	and.w	r3, r0, #3
 8009972:	4a0e      	ldr	r2, [pc, #56]	; (80099ac <_Z15tft_setRotationh+0x40>)
 8009974:	7013      	strb	r3, [r2, #0]
    switch(rotation)
 8009976:	2b03      	cmp	r3, #3
 8009978:	d80b      	bhi.n	8009992 <_Z15tft_setRotationh+0x26>
 800997a:	e8df f003 	tbb	[pc, r3]
 800997e:	0d02      	.short	0x0d02
 8009980:	0d02      	.short	0x0d02
    {
        case 0:
        case 2:
            _width  = WIDTH;
 8009982:	4b0b      	ldr	r3, [pc, #44]	; (80099b0 <_Z15tft_setRotationh+0x44>)
 8009984:	881a      	ldrh	r2, [r3, #0]
 8009986:	4b0b      	ldr	r3, [pc, #44]	; (80099b4 <_Z15tft_setRotationh+0x48>)
 8009988:	801a      	strh	r2, [r3, #0]
            _height = HEIGHT;
 800998a:	4b0b      	ldr	r3, [pc, #44]	; (80099b8 <_Z15tft_setRotationh+0x4c>)
 800998c:	881a      	ldrh	r2, [r3, #0]
 800998e:	4b0b      	ldr	r3, [pc, #44]	; (80099bc <_Z15tft_setRotationh+0x50>)
 8009990:	801a      	strh	r2, [r3, #0]
        case 3:
            _width  = HEIGHT;
            _height = WIDTH;
            break;
    }
    setRotation(x);
 8009992:	f001 f819 	bl	800a9c8 <_Z11setRotationh>
}
 8009996:	bd08      	pop	{r3, pc}
            _width  = HEIGHT;
 8009998:	4b07      	ldr	r3, [pc, #28]	; (80099b8 <_Z15tft_setRotationh+0x4c>)
 800999a:	881a      	ldrh	r2, [r3, #0]
 800999c:	4b05      	ldr	r3, [pc, #20]	; (80099b4 <_Z15tft_setRotationh+0x48>)
 800999e:	801a      	strh	r2, [r3, #0]
            _height = WIDTH;
 80099a0:	4b03      	ldr	r3, [pc, #12]	; (80099b0 <_Z15tft_setRotationh+0x44>)
 80099a2:	881a      	ldrh	r2, [r3, #0]
 80099a4:	4b05      	ldr	r3, [pc, #20]	; (80099bc <_Z15tft_setRotationh+0x50>)
 80099a6:	801a      	strh	r2, [r3, #0]
            break;
 80099a8:	e7f3      	b.n	8009992 <_Z15tft_setRotationh+0x26>
 80099aa:	bf00      	nop
 80099ac:	200008a0 	.word	0x200008a0
 80099b0:	20000892 	.word	0x20000892
 80099b4:	20000896 	.word	0x20000896
 80099b8:	20000890 	.word	0x20000890
 80099bc:	20000894 	.word	0x20000894

080099c0 <_Z7delayMSm>:


//Arduino Function Wrapper...

void delayMS(uint32_t ms)
{
 80099c0:	b508      	push	{r3, lr}
	HAL_Delay(ms);
 80099c2:	f7fd fecf 	bl	8007764 <HAL_Delay>
}
 80099c6:	bd08      	pop	{r3, pc}

080099c8 <_Z7delayUSm>:


#define STM32_DELAY_US_MULT (SystemCoreClock / 6000000U)
/*inline*/ void delayUS(uint32_t us)
{
    us *= STM32_DELAY_US_MULT;
 80099c8:	4b06      	ldr	r3, [pc, #24]	; (80099e4 <_Z7delayUSm+0x1c>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a06      	ldr	r2, [pc, #24]	; (80099e8 <_Z7delayUSm+0x20>)
 80099ce:	fba2 2303 	umull	r2, r3, r2, r3
 80099d2:	0cdb      	lsrs	r3, r3, #19
 80099d4:	fb00 f303 	mul.w	r3, r0, r3

    /* fudge for function call overhead  */
    us--;
 80099d8:	3b01      	subs	r3, #1
    asm volatile("   mov r0, %[us]          \n\t"
 80099da:	4618      	mov	r0, r3
 80099dc:	3801      	subs	r0, #1
 80099de:	d8fd      	bhi.n	80099dc <_Z7delayUSm+0x14>
                 "1: subs r0, #1            \n\t"
                 "   bhi 1b                 \n\t"
                 :
                 : [us] "r" (us)
                 : "r0");
}
 80099e0:	4770      	bx	lr
 80099e2:	bf00      	nop
 80099e4:	20000000 	.word	0x20000000
 80099e8:	165e9f81 	.word	0x165e9f81

080099ec <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80099ec:	b500      	push	{lr}
 80099ee:	b095      	sub	sp, #84	; 0x54
    _Error_Handler(__FILE__, __LINE__);
  }
#else
    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80099f0:	2201      	movs	r2, #1
 80099f2:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80099f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80099f8:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80099fa:	2100      	movs	r1, #0
 80099fc:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80099fe:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009a00:	2202      	movs	r2, #2
 8009a02:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009a04:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8009a06:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8009a0a:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009a0c:	a80a      	add	r0, sp, #40	; 0x28
 8009a0e:	f7fe faef 	bl	8007ff0 <HAL_RCC_OscConfig>
 8009a12:	bb50      	cbnz	r0, 8009a6a <_Z18SystemClock_Configv+0x7e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009a14:	230f      	movs	r3, #15
 8009a16:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009a18:	2102      	movs	r1, #2
 8009a1a:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8009a20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009a24:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8009a26:	9309      	str	r3, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8009a28:	a805      	add	r0, sp, #20
 8009a2a:	f7fe fd17 	bl	800845c <HAL_RCC_ClockConfig>
 8009a2e:	b9e8      	cbnz	r0, 8009a6c <_Z18SystemClock_Configv+0x80>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8009a30:	2302      	movs	r3, #2
 8009a32:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8009a34:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a38:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009a3a:	a801      	add	r0, sp, #4
 8009a3c:	f7fe fdf4 	bl	8008628 <HAL_RCCEx_PeriphCLKConfig>
 8009a40:	b9a8      	cbnz	r0, 8009a6e <_Z18SystemClock_Configv+0x82>
    _Error_Handler(__FILE__, __LINE__);
  }
#endif
    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8009a42:	f7fe fdcb 	bl	80085dc <HAL_RCC_GetHCLKFreq>
 8009a46:	4b0a      	ldr	r3, [pc, #40]	; (8009a70 <_Z18SystemClock_Configv+0x84>)
 8009a48:	fba3 3000 	umull	r3, r0, r3, r0
 8009a4c:	0980      	lsrs	r0, r0, #6
 8009a4e:	f7fe f8e9 	bl	8007c24 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8009a52:	2004      	movs	r0, #4
 8009a54:	f7fe f8fa 	bl	8007c4c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8009a58:	2200      	movs	r2, #0
 8009a5a:	4611      	mov	r1, r2
 8009a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a60:	f7fe f8aa 	bl	8007bb8 <HAL_NVIC_SetPriority>
}
 8009a64:	b015      	add	sp, #84	; 0x54
 8009a66:	f85d fb04 	ldr.w	pc, [sp], #4
  */
void _Error_Handler(const char *file, int line)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8009a6a:	e7fe      	b.n	8009a6a <_Z18SystemClock_Configv+0x7e>
 8009a6c:	e7fe      	b.n	8009a6c <_Z18SystemClock_Configv+0x80>
 8009a6e:	e7fe      	b.n	8009a6e <_Z18SystemClock_Configv+0x82>
 8009a70:	10624dd3 	.word	0x10624dd3

08009a74 <main>:
{
 8009a74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009a78:	b08f      	sub	sp, #60	; 0x3c
  HAL_Init();
 8009a7a:	f7fd fe53 	bl	8007724 <HAL_Init>
  SystemClock_Config();
 8009a7e:	f7ff ffb5 	bl	80099ec <_Z18SystemClock_Configv>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009a82:	4ba8      	ldr	r3, [pc, #672]	; (8009d24 <main+0x2b0>)
 8009a84:	699a      	ldr	r2, [r3, #24]
 8009a86:	f042 0210 	orr.w	r2, r2, #16
 8009a8a:	619a      	str	r2, [r3, #24]
 8009a8c:	699a      	ldr	r2, [r3, #24]
 8009a8e:	f002 0210 	and.w	r2, r2, #16
 8009a92:	9201      	str	r2, [sp, #4]
 8009a94:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8009a96:	699a      	ldr	r2, [r3, #24]
 8009a98:	f042 0220 	orr.w	r2, r2, #32
 8009a9c:	619a      	str	r2, [r3, #24]
 8009a9e:	699a      	ldr	r2, [r3, #24]
 8009aa0:	f002 0220 	and.w	r2, r2, #32
 8009aa4:	9202      	str	r2, [sp, #8]
 8009aa6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009aa8:	699a      	ldr	r2, [r3, #24]
 8009aaa:	f042 0204 	orr.w	r2, r2, #4
 8009aae:	619a      	str	r2, [r3, #24]
 8009ab0:	699a      	ldr	r2, [r3, #24]
 8009ab2:	f002 0204 	and.w	r2, r2, #4
 8009ab6:	9203      	str	r2, [sp, #12]
 8009ab8:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009aba:	699a      	ldr	r2, [r3, #24]
 8009abc:	f042 0208 	orr.w	r2, r2, #8
 8009ac0:	619a      	str	r2, [r3, #24]
 8009ac2:	699b      	ldr	r3, [r3, #24]
 8009ac4:	f003 0308 	and.w	r3, r3, #8
 8009ac8:	9304      	str	r3, [sp, #16]
 8009aca:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, LCD_nCS_Pin|LCD_RS_Pin|LCD_nWR_Pin, GPIO_PIN_RESET);
 8009acc:	f8df 9258 	ldr.w	r9, [pc, #600]	; 8009d28 <main+0x2b4>
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8009ad6:	4648      	mov	r0, r9
 8009ad8:	f7fe fa02 	bl	8007ee0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, SENSEL0_Pin|SENSEL1_Pin|SENSEL2_Pin|SENSEL3_Pin 
 8009adc:	4f93      	ldr	r7, [pc, #588]	; (8009d2c <main+0x2b8>)
 8009ade:	2200      	movs	r2, #0
 8009ae0:	f248 01de 	movw	r1, #32990	; 0x80de
 8009ae4:	4638      	mov	r0, r7
 8009ae6:	f7fe f9fb 	bl	8007ee0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DB0_Pin|DB1_Pin|DB2_Pin|DB3_Pin 
 8009aea:	4e91      	ldr	r6, [pc, #580]	; (8009d30 <main+0x2bc>)
 8009aec:	2200      	movs	r2, #0
 8009aee:	f240 21ff 	movw	r1, #767	; 0x2ff
 8009af2:	4630      	mov	r0, r6
 8009af4:	f7fe f9f4 	bl	8007ee0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LCD_nCS_Pin|LCD_RS_Pin|LCD_nWR_Pin;
 8009af8:	f44f 4560 	mov.w	r5, #57344	; 0xe000
 8009afc:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009afe:	2401      	movs	r4, #1
 8009b00:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b02:	f04f 0802 	mov.w	r8, #2
 8009b06:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009b0a:	a907      	add	r1, sp, #28
 8009b0c:	4648      	mov	r0, r9
 8009b0e:	f7fe f8ad 	bl	8007c6c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SENSEL0_Pin|SENSEL1_Pin|SENSEL2_Pin|SENSEL3_Pin 
 8009b12:	f248 03de 	movw	r3, #32990	; 0x80de
 8009b16:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009b18:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b1a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009b1e:	a907      	add	r1, sp, #28
 8009b20:	4638      	mov	r0, r7
 8009b22:	f7fe f8a3 	bl	8007c6c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DB0_Pin|DB1_Pin|DB2_Pin|DB3_Pin 
 8009b26:	f240 23ff 	movw	r3, #767	; 0x2ff
 8009b2a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009b2c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8009b2e:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009b30:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009b32:	a907      	add	r1, sp, #28
 8009b34:	4630      	mov	r0, r6
 8009b36:	f7fe f899 	bl	8007c6c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = D1_Pin|D2_Pin|D3_Pin;
 8009b3a:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009b3c:	2500      	movs	r5, #0
 8009b3e:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8009b40:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009b44:	a907      	add	r1, sp, #28
 8009b46:	4630      	mov	r0, r6
 8009b48:	f7fe f890 	bl	8007c6c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = AMPSEL_Pin;
 8009b4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009b50:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009b52:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b54:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009b56:	a907      	add	r1, sp, #28
 8009b58:	4630      	mov	r0, r6
 8009b5a:	f7fe f887 	bl	8007c6c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009b5e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009b62:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009b64:	2303      	movs	r3, #3
 8009b66:	9308      	str	r3, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009b68:	a907      	add	r1, sp, #28
 8009b6a:	4638      	mov	r0, r7
 8009b6c:	f7fe f87e 	bl	8007c6c <HAL_GPIO_Init>
  hadc1.Instance = ADC1;
 8009b70:	4870      	ldr	r0, [pc, #448]	; (8009d34 <main+0x2c0>)
 8009b72:	4b71      	ldr	r3, [pc, #452]	; (8009d38 <main+0x2c4>)
 8009b74:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8009b76:	6085      	str	r5, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8009b78:	60c4      	str	r4, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8009b7a:	6145      	str	r5, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8009b7c:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8009b80:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009b82:	6045      	str	r5, [r0, #4]
  hadc1.Init.NbrOfConversion = 1;
 8009b84:	6104      	str	r4, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009b86:	f7fd ff0b 	bl	80079a0 <HAL_ADC_Init>
 8009b8a:	2800      	cmp	r0, #0
 8009b8c:	f040 80f8 	bne.w	8009d80 <main+0x30c>
  sConfig.Channel = ADC_CHANNEL_0;
 8009b90:	2300      	movs	r3, #0
 8009b92:	9307      	str	r3, [sp, #28]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8009b94:	2201      	movs	r2, #1
 8009b96:	9208      	str	r2, [sp, #32]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8009b98:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009b9a:	a907      	add	r1, sp, #28
 8009b9c:	4865      	ldr	r0, [pc, #404]	; (8009d34 <main+0x2c0>)
 8009b9e:	f7fd fdf3 	bl	8007788 <HAL_ADC_ConfigChannel>
 8009ba2:	2800      	cmp	r0, #0
 8009ba4:	f040 80ed 	bne.w	8009d82 <main+0x30e>
  HAL_ADCEx_Calibration_Start(&hadc1);
 8009ba8:	4862      	ldr	r0, [pc, #392]	; (8009d34 <main+0x2c0>)
 8009baa:	f7fd ff7d 	bl	8007aa8 <HAL_ADCEx_Calibration_Start>
  hadc2.Instance = ADC2;
 8009bae:	4863      	ldr	r0, [pc, #396]	; (8009d3c <main+0x2c8>)
 8009bb0:	4b63      	ldr	r3, [pc, #396]	; (8009d40 <main+0x2cc>)
 8009bb2:	6003      	str	r3, [r0, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	6083      	str	r3, [r0, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8009bb8:	2201      	movs	r2, #1
 8009bba:	60c2      	str	r2, [r0, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8009bbc:	6143      	str	r3, [r0, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8009bbe:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 8009bc2:	61c1      	str	r1, [r0, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009bc4:	6043      	str	r3, [r0, #4]
  hadc2.Init.NbrOfConversion = 1;
 8009bc6:	6102      	str	r2, [r0, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8009bc8:	f7fd feea 	bl	80079a0 <HAL_ADC_Init>
 8009bcc:	2800      	cmp	r0, #0
 8009bce:	f040 80d9 	bne.w	8009d84 <main+0x310>
  sConfig.Channel = ADC_CHANNEL_5;
 8009bd2:	2305      	movs	r3, #5
 8009bd4:	9307      	str	r3, [sp, #28]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8009bd6:	2301      	movs	r3, #1
 8009bd8:	9308      	str	r3, [sp, #32]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8009bda:	2300      	movs	r3, #0
 8009bdc:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8009bde:	a907      	add	r1, sp, #28
 8009be0:	4856      	ldr	r0, [pc, #344]	; (8009d3c <main+0x2c8>)
 8009be2:	f7fd fdd1 	bl	8007788 <HAL_ADC_ConfigChannel>
 8009be6:	2800      	cmp	r0, #0
 8009be8:	f040 80cd 	bne.w	8009d86 <main+0x312>
  HAL_ADCEx_Calibration_Start(&hadc2);
 8009bec:	4853      	ldr	r0, [pc, #332]	; (8009d3c <main+0x2c8>)
 8009bee:	f7fd ff5b 	bl	8007aa8 <HAL_ADCEx_Calibration_Start>
  huart1.Instance = USART1;
 8009bf2:	4854      	ldr	r0, [pc, #336]	; (8009d44 <main+0x2d0>)
 8009bf4:	4b54      	ldr	r3, [pc, #336]	; (8009d48 <main+0x2d4>)
 8009bf6:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8009bf8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8009bfc:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8009bfe:	2300      	movs	r3, #0
 8009c00:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8009c02:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8009c04:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8009c06:	220c      	movs	r2, #12
 8009c08:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009c0a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8009c0c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8009c0e:	f7ff f915 	bl	8008e3c <HAL_UART_Init>
 8009c12:	2800      	cmp	r0, #0
 8009c14:	f040 80b8 	bne.w	8009d88 <main+0x314>
  hi2c2.Instance = I2C2;
 8009c18:	484c      	ldr	r0, [pc, #304]	; (8009d4c <main+0x2d8>)
 8009c1a:	4b4d      	ldr	r3, [pc, #308]	; (8009d50 <main+0x2dc>)
 8009c1c:	6003      	str	r3, [r0, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8009c1e:	4b4d      	ldr	r3, [pc, #308]	; (8009d54 <main+0x2e0>)
 8009c20:	6043      	str	r3, [r0, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8009c22:	2300      	movs	r3, #0
 8009c24:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8009c26:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009c28:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009c2c:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009c2e:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8009c30:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009c32:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009c34:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8009c36:	f7fe f959 	bl	8007eec <HAL_I2C_Init>
 8009c3a:	2800      	cmp	r0, #0
 8009c3c:	f040 80a5 	bne.w	8009d8a <main+0x316>
  htim4.Instance = TIM4;
 8009c40:	4845      	ldr	r0, [pc, #276]	; (8009d58 <main+0x2e4>)
 8009c42:	4b46      	ldr	r3, [pc, #280]	; (8009d5c <main+0x2e8>)
 8009c44:	6003      	str	r3, [r0, #0]
  htim4.Init.Prescaler = 0;
 8009c46:	2300      	movs	r3, #0
 8009c48:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009c4a:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 0;
 8009c4c:	60c3      	str	r3, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009c4e:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009c50:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8009c52:	f7fe fec1 	bl	80089d8 <HAL_TIM_OC_Init>
 8009c56:	2800      	cmp	r0, #0
 8009c58:	f040 8098 	bne.w	8009d8c <main+0x318>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009c60:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8009c62:	a905      	add	r1, sp, #20
 8009c64:	483c      	ldr	r0, [pc, #240]	; (8009d58 <main+0x2e4>)
 8009c66:	f7fe ffb6 	bl	8008bd6 <HAL_TIMEx_MasterConfigSynchronization>
 8009c6a:	2800      	cmp	r0, #0
 8009c6c:	f040 808f 	bne.w	8009d8e <main+0x31a>
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8009c70:	2310      	movs	r3, #16
 8009c72:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 8009c74:	2300      	movs	r3, #0
 8009c76:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009c78:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009c7a:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8009c7c:	220c      	movs	r2, #12
 8009c7e:	a907      	add	r1, sp, #28
 8009c80:	4835      	ldr	r0, [pc, #212]	; (8009d58 <main+0x2e4>)
 8009c82:	f7fe ff3a 	bl	8008afa <HAL_TIM_PWM_ConfigChannel>
 8009c86:	2800      	cmp	r0, #0
 8009c88:	f040 8082 	bne.w	8009d90 <main+0x31c>
  HAL_TIM_MspPostInit(&htim4);
 8009c8c:	4832      	ldr	r0, [pc, #200]	; (8009d58 <main+0x2e4>)
 8009c8e:	f000 f96b 	bl	8009f68 <HAL_TIM_MspPostInit>
  htim3.Instance = TIM3;
 8009c92:	4833      	ldr	r0, [pc, #204]	; (8009d60 <main+0x2ec>)
 8009c94:	4b33      	ldr	r3, [pc, #204]	; (8009d64 <main+0x2f0>)
 8009c96:	6003      	str	r3, [r0, #0]
  htim3.Init.Prescaler = 0;
 8009c98:	2300      	movs	r3, #0
 8009c9a:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009c9c:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 0;
 8009c9e:	60c3      	str	r3, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009ca0:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009ca2:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8009ca4:	f7fe feb2 	bl	8008a0c <HAL_TIM_PWM_Init>
 8009ca8:	2800      	cmp	r0, #0
 8009caa:	d172      	bne.n	8009d92 <main+0x31e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009cac:	2300      	movs	r3, #0
 8009cae:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009cb0:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8009cb2:	a905      	add	r1, sp, #20
 8009cb4:	482a      	ldr	r0, [pc, #168]	; (8009d60 <main+0x2ec>)
 8009cb6:	f7fe ff8e 	bl	8008bd6 <HAL_TIMEx_MasterConfigSynchronization>
 8009cba:	2800      	cmp	r0, #0
 8009cbc:	d16a      	bne.n	8009d94 <main+0x320>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009cbe:	2360      	movs	r3, #96	; 0x60
 8009cc0:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009cc6:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009cc8:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8009cca:	2204      	movs	r2, #4
 8009ccc:	a907      	add	r1, sp, #28
 8009cce:	4824      	ldr	r0, [pc, #144]	; (8009d60 <main+0x2ec>)
 8009cd0:	f7fe ff13 	bl	8008afa <HAL_TIM_PWM_ConfigChannel>
 8009cd4:	2800      	cmp	r0, #0
 8009cd6:	d15e      	bne.n	8009d96 <main+0x322>
  HAL_TIM_MspPostInit(&htim3);
 8009cd8:	4821      	ldr	r0, [pc, #132]	; (8009d60 <main+0x2ec>)
 8009cda:	f000 f945 	bl	8009f68 <HAL_TIM_MspPostInit>
  htim2.Instance = TIM2;
 8009cde:	4822      	ldr	r0, [pc, #136]	; (8009d68 <main+0x2f4>)
 8009ce0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009ce4:	6003      	str	r3, [r0, #0]
  htim2.Init.Prescaler = 0;
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009cea:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 0;
 8009cec:	60c3      	str	r3, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009cee:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009cf0:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8009cf2:	f7fe fe71 	bl	80089d8 <HAL_TIM_OC_Init>
 8009cf6:	2800      	cmp	r0, #0
 8009cf8:	d14e      	bne.n	8009d98 <main+0x324>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009cfe:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8009d00:	a905      	add	r1, sp, #20
 8009d02:	4819      	ldr	r0, [pc, #100]	; (8009d68 <main+0x2f4>)
 8009d04:	f7fe ff67 	bl	8008bd6 <HAL_TIMEx_MasterConfigSynchronization>
 8009d08:	2800      	cmp	r0, #0
 8009d0a:	d146      	bne.n	8009d9a <main+0x326>
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8009d0c:	2310      	movs	r3, #16
 8009d0e:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 8009d10:	2200      	movs	r2, #0
 8009d12:	9208      	str	r2, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009d14:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009d16:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009d18:	a907      	add	r1, sp, #28
 8009d1a:	4813      	ldr	r0, [pc, #76]	; (8009d68 <main+0x2f4>)
 8009d1c:	f7fe febe 	bl	8008a9c <HAL_TIM_OC_ConfigChannel>
 8009d20:	e024      	b.n	8009d6c <main+0x2f8>
 8009d22:	bf00      	nop
 8009d24:	40021000 	.word	0x40021000
 8009d28:	40011000 	.word	0x40011000
 8009d2c:	40010800 	.word	0x40010800
 8009d30:	40010c00 	.word	0x40010c00
 8009d34:	200008a8 	.word	0x200008a8
 8009d38:	40012400 	.word	0x40012400
 8009d3c:	200008d8 	.word	0x200008d8
 8009d40:	40012800 	.word	0x40012800
 8009d44:	20000a1c 	.word	0x20000a1c
 8009d48:	40013800 	.word	0x40013800
 8009d4c:	20000908 	.word	0x20000908
 8009d50:	40005800 	.word	0x40005800
 8009d54:	000186a0 	.word	0x000186a0
 8009d58:	200009dc 	.word	0x200009dc
 8009d5c:	40000800 	.word	0x40000800
 8009d60:	2000099c 	.word	0x2000099c
 8009d64:	40000400 	.word	0x40000400
 8009d68:	2000095c 	.word	0x2000095c
 8009d6c:	b9b0      	cbnz	r0, 8009d9c <main+0x328>
  HAL_TIM_MspPostInit(&htim2);
 8009d6e:	480c      	ldr	r0, [pc, #48]	; (8009da0 <main+0x32c>)
 8009d70:	f000 f8fa 	bl	8009f68 <HAL_TIM_MspPostInit>
  MainThread();
 8009d74:	f7ff f9fb 	bl	800916e <_Z10MainThreadv>
}
 8009d78:	2000      	movs	r0, #0
 8009d7a:	b00f      	add	sp, #60	; 0x3c
 8009d7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while(1)
 8009d80:	e7fe      	b.n	8009d80 <main+0x30c>
 8009d82:	e7fe      	b.n	8009d82 <main+0x30e>
 8009d84:	e7fe      	b.n	8009d84 <main+0x310>
 8009d86:	e7fe      	b.n	8009d86 <main+0x312>
 8009d88:	e7fe      	b.n	8009d88 <main+0x314>
 8009d8a:	e7fe      	b.n	8009d8a <main+0x316>
 8009d8c:	e7fe      	b.n	8009d8c <main+0x318>
 8009d8e:	e7fe      	b.n	8009d8e <main+0x31a>
 8009d90:	e7fe      	b.n	8009d90 <main+0x31c>
 8009d92:	e7fe      	b.n	8009d92 <main+0x31e>
 8009d94:	e7fe      	b.n	8009d94 <main+0x320>
 8009d96:	e7fe      	b.n	8009d96 <main+0x322>
 8009d98:	e7fe      	b.n	8009d98 <main+0x324>
 8009d9a:	e7fe      	b.n	8009d9a <main+0x326>
 8009d9c:	e7fe      	b.n	8009d9c <main+0x328>
 8009d9e:	bf00      	nop
 8009da0:	2000095c 	.word	0x2000095c

08009da4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009da4:	b500      	push	{lr}
 8009da6:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8009da8:	4b21      	ldr	r3, [pc, #132]	; (8009e30 <HAL_MspInit+0x8c>)
 8009daa:	699a      	ldr	r2, [r3, #24]
 8009dac:	f042 0201 	orr.w	r2, r2, #1
 8009db0:	619a      	str	r2, [r3, #24]
 8009db2:	699b      	ldr	r3, [r3, #24]
 8009db4:	f003 0301 	and.w	r3, r3, #1
 8009db8:	9301      	str	r3, [sp, #4]
 8009dba:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009dbc:	2003      	movs	r0, #3
 8009dbe:	f7fd fee9 	bl	8007b94 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	4611      	mov	r1, r2
 8009dc6:	f06f 000b 	mvn.w	r0, #11
 8009dca:	f7fd fef5 	bl	8007bb8 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8009dce:	2200      	movs	r2, #0
 8009dd0:	4611      	mov	r1, r2
 8009dd2:	f06f 000a 	mvn.w	r0, #10
 8009dd6:	f7fd feef 	bl	8007bb8 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8009dda:	2200      	movs	r2, #0
 8009ddc:	4611      	mov	r1, r2
 8009dde:	f06f 0009 	mvn.w	r0, #9
 8009de2:	f7fd fee9 	bl	8007bb8 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8009de6:	2200      	movs	r2, #0
 8009de8:	4611      	mov	r1, r2
 8009dea:	f06f 0004 	mvn.w	r0, #4
 8009dee:	f7fd fee3 	bl	8007bb8 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8009df2:	2200      	movs	r2, #0
 8009df4:	4611      	mov	r1, r2
 8009df6:	f06f 0003 	mvn.w	r0, #3
 8009dfa:	f7fd fedd 	bl	8007bb8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8009dfe:	2200      	movs	r2, #0
 8009e00:	4611      	mov	r1, r2
 8009e02:	f06f 0001 	mvn.w	r0, #1
 8009e06:	f7fd fed7 	bl	8007bb8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	4611      	mov	r1, r2
 8009e0e:	f04f 30ff 	mov.w	r0, #4294967295
 8009e12:	f7fd fed1 	bl	8007bb8 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8009e16:	4b07      	ldr	r3, [pc, #28]	; (8009e34 <HAL_MspInit+0x90>)
 8009e18:	685a      	ldr	r2, [r3, #4]
 8009e1a:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8009e1e:	605a      	str	r2, [r3, #4]
 8009e20:	685a      	ldr	r2, [r3, #4]
 8009e22:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8009e26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009e28:	b003      	add	sp, #12
 8009e2a:	f85d fb04 	ldr.w	pc, [sp], #4
 8009e2e:	bf00      	nop
 8009e30:	40021000 	.word	0x40021000
 8009e34:	40010000 	.word	0x40010000

08009e38 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8009e38:	b500      	push	{lr}
 8009e3a:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8009e3c:	6803      	ldr	r3, [r0, #0]
 8009e3e:	4a17      	ldr	r2, [pc, #92]	; (8009e9c <HAL_ADC_MspInit+0x64>)
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d005      	beq.n	8009e50 <HAL_ADC_MspInit+0x18>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 8009e44:	4a16      	ldr	r2, [pc, #88]	; (8009ea0 <HAL_ADC_MspInit+0x68>)
 8009e46:	4293      	cmp	r3, r2
 8009e48:	d015      	beq.n	8009e76 <HAL_ADC_MspInit+0x3e>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8009e4a:	b007      	add	sp, #28
 8009e4c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_ADC1_CLK_ENABLE();
 8009e50:	4b14      	ldr	r3, [pc, #80]	; (8009ea4 <HAL_ADC_MspInit+0x6c>)
 8009e52:	699a      	ldr	r2, [r3, #24]
 8009e54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009e58:	619a      	str	r2, [r3, #24]
 8009e5a:	699b      	ldr	r3, [r3, #24]
 8009e5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009e60:	9300      	str	r3, [sp, #0]
 8009e62:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = ADCIN_Pin;
 8009e64:	2301      	movs	r3, #1
 8009e66:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009e68:	2303      	movs	r3, #3
 8009e6a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(ADCIN_GPIO_Port, &GPIO_InitStruct);
 8009e6c:	a902      	add	r1, sp, #8
 8009e6e:	480e      	ldr	r0, [pc, #56]	; (8009ea8 <HAL_ADC_MspInit+0x70>)
 8009e70:	f7fd fefc 	bl	8007c6c <HAL_GPIO_Init>
 8009e74:	e7e9      	b.n	8009e4a <HAL_ADC_MspInit+0x12>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8009e76:	4b0b      	ldr	r3, [pc, #44]	; (8009ea4 <HAL_ADC_MspInit+0x6c>)
 8009e78:	699a      	ldr	r2, [r3, #24]
 8009e7a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009e7e:	619a      	str	r2, [r3, #24]
 8009e80:	699b      	ldr	r3, [r3, #24]
 8009e82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e86:	9301      	str	r3, [sp, #4]
 8009e88:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = CPLSEL_Pin;
 8009e8a:	2320      	movs	r3, #32
 8009e8c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009e8e:	2303      	movs	r3, #3
 8009e90:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(CPLSEL_GPIO_Port, &GPIO_InitStruct);
 8009e92:	a902      	add	r1, sp, #8
 8009e94:	4804      	ldr	r0, [pc, #16]	; (8009ea8 <HAL_ADC_MspInit+0x70>)
 8009e96:	f7fd fee9 	bl	8007c6c <HAL_GPIO_Init>
}
 8009e9a:	e7d6      	b.n	8009e4a <HAL_ADC_MspInit+0x12>
 8009e9c:	40012400 	.word	0x40012400
 8009ea0:	40012800 	.word	0x40012800
 8009ea4:	40021000 	.word	0x40021000
 8009ea8:	40010800 	.word	0x40010800

08009eac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C2)
 8009eac:	6802      	ldr	r2, [r0, #0]
 8009eae:	4b0f      	ldr	r3, [pc, #60]	; (8009eec <HAL_I2C_MspInit+0x40>)
 8009eb0:	429a      	cmp	r2, r3
 8009eb2:	d000      	beq.n	8009eb6 <HAL_I2C_MspInit+0xa>
 8009eb4:	4770      	bx	lr
{
 8009eb6:	b500      	push	{lr}
 8009eb8:	b087      	sub	sp, #28
  
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8009eba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009ebe:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8009ec0:	2312      	movs	r3, #18
 8009ec2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009ec4:	2303      	movs	r3, #3
 8009ec6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009ec8:	a902      	add	r1, sp, #8
 8009eca:	4809      	ldr	r0, [pc, #36]	; (8009ef0 <HAL_I2C_MspInit+0x44>)
 8009ecc:	f7fd fece 	bl	8007c6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8009ed0:	4b08      	ldr	r3, [pc, #32]	; (8009ef4 <HAL_I2C_MspInit+0x48>)
 8009ed2:	69da      	ldr	r2, [r3, #28]
 8009ed4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8009ed8:	61da      	str	r2, [r3, #28]
 8009eda:	69db      	ldr	r3, [r3, #28]
 8009edc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ee0:	9301      	str	r3, [sp, #4]
 8009ee2:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8009ee4:	b007      	add	sp, #28
 8009ee6:	f85d fb04 	ldr.w	pc, [sp], #4
 8009eea:	bf00      	nop
 8009eec:	40005800 	.word	0x40005800
 8009ef0:	40010c00 	.word	0x40010c00
 8009ef4:	40021000 	.word	0x40021000

08009ef8 <HAL_TIM_PWM_MspInit>:
  }

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8009ef8:	b084      	sub	sp, #16

  if(htim_pwm->Instance==TIM4)
 8009efa:	6802      	ldr	r2, [r0, #0]
 8009efc:	4b18      	ldr	r3, [pc, #96]	; (8009f60 <HAL_TIM_PWM_MspInit+0x68>)
 8009efe:	429a      	cmp	r2, r3
 8009f00:	d009      	beq.n	8009f16 <HAL_TIM_PWM_MspInit+0x1e>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  if(htim_pwm->Instance==TIM3)
 8009f02:	6802      	ldr	r2, [r0, #0]
 8009f04:	4b17      	ldr	r3, [pc, #92]	; (8009f64 <HAL_TIM_PWM_MspInit+0x6c>)
 8009f06:	429a      	cmp	r2, r3
 8009f08:	d011      	beq.n	8009f2e <HAL_TIM_PWM_MspInit+0x36>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  if(htim_pwm->Instance==TIM2)
 8009f0a:	6803      	ldr	r3, [r0, #0]
 8009f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f10:	d019      	beq.n	8009f46 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8009f12:	b004      	add	sp, #16
 8009f14:	4770      	bx	lr
    __HAL_RCC_TIM4_CLK_ENABLE();
 8009f16:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8009f1a:	69da      	ldr	r2, [r3, #28]
 8009f1c:	f042 0204 	orr.w	r2, r2, #4
 8009f20:	61da      	str	r2, [r3, #28]
 8009f22:	69db      	ldr	r3, [r3, #28]
 8009f24:	f003 0304 	and.w	r3, r3, #4
 8009f28:	9301      	str	r3, [sp, #4]
 8009f2a:	9b01      	ldr	r3, [sp, #4]
 8009f2c:	e7e9      	b.n	8009f02 <HAL_TIM_PWM_MspInit+0xa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8009f2e:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 8009f32:	69da      	ldr	r2, [r3, #28]
 8009f34:	f042 0202 	orr.w	r2, r2, #2
 8009f38:	61da      	str	r2, [r3, #28]
 8009f3a:	69db      	ldr	r3, [r3, #28]
 8009f3c:	f003 0302 	and.w	r3, r3, #2
 8009f40:	9302      	str	r3, [sp, #8]
 8009f42:	9b02      	ldr	r3, [sp, #8]
 8009f44:	e7e1      	b.n	8009f0a <HAL_TIM_PWM_MspInit+0x12>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8009f46:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8009f4a:	69da      	ldr	r2, [r3, #28]
 8009f4c:	f042 0201 	orr.w	r2, r2, #1
 8009f50:	61da      	str	r2, [r3, #28]
 8009f52:	69db      	ldr	r3, [r3, #28]
 8009f54:	f003 0301 	and.w	r3, r3, #1
 8009f58:	9303      	str	r3, [sp, #12]
 8009f5a:	9b03      	ldr	r3, [sp, #12]
}
 8009f5c:	e7d9      	b.n	8009f12 <HAL_TIM_PWM_MspInit+0x1a>
 8009f5e:	bf00      	nop
 8009f60:	40000800 	.word	0x40000800
 8009f64:	40000400 	.word	0x40000400

08009f68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM4)
 8009f68:	6802      	ldr	r2, [r0, #0]
 8009f6a:	4b09      	ldr	r3, [pc, #36]	; (8009f90 <HAL_TIM_MspPostInit+0x28>)
 8009f6c:	429a      	cmp	r2, r3
 8009f6e:	d000      	beq.n	8009f72 <HAL_TIM_MspPostInit+0xa>
 8009f70:	4770      	bx	lr
{
 8009f72:	b500      	push	{lr}
 8009f74:	b085      	sub	sp, #20
  /* USER CODE END TIM4_MspPostInit 0 */
  
    /**TIM4 GPIO Configuration    
    PB8     ------> TIM4_CH3 
    */
    GPIO_InitStruct.Pin = TL_PWM_Pin;
 8009f76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009f7a:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f7c:	2302      	movs	r3, #2
 8009f7e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009f80:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(TL_PWM_GPIO_Port, &GPIO_InitStruct);
 8009f82:	4669      	mov	r1, sp
 8009f84:	4803      	ldr	r0, [pc, #12]	; (8009f94 <HAL_TIM_MspPostInit+0x2c>)
 8009f86:	f7fd fe71 	bl	8007c6c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }
}
 8009f8a:	b005      	add	sp, #20
 8009f8c:	f85d fb04 	ldr.w	pc, [sp], #4
 8009f90:	40000800 	.word	0x40000800
 8009f94:	40010c00 	.word	0x40010c00

08009f98 <HAL_TIM_OC_MspInit>:
  }
}


void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8009f98:	b084      	sub	sp, #16

  if(htim_pwm->Instance==TIM4)
 8009f9a:	6802      	ldr	r2, [r0, #0]
 8009f9c:	4b18      	ldr	r3, [pc, #96]	; (800a000 <HAL_TIM_OC_MspInit+0x68>)
 8009f9e:	429a      	cmp	r2, r3
 8009fa0:	d009      	beq.n	8009fb6 <HAL_TIM_OC_MspInit+0x1e>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
  if(htim_pwm->Instance==TIM3)
 8009fa2:	6802      	ldr	r2, [r0, #0]
 8009fa4:	4b17      	ldr	r3, [pc, #92]	; (800a004 <HAL_TIM_OC_MspInit+0x6c>)
 8009fa6:	429a      	cmp	r2, r3
 8009fa8:	d011      	beq.n	8009fce <HAL_TIM_OC_MspInit+0x36>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  if(htim_pwm->Instance==TIM2)
 8009faa:	6803      	ldr	r3, [r0, #0]
 8009fac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009fb0:	d019      	beq.n	8009fe6 <HAL_TIM_OC_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8009fb2:	b004      	add	sp, #16
 8009fb4:	4770      	bx	lr
    __HAL_RCC_TIM4_CLK_ENABLE();
 8009fb6:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8009fba:	69da      	ldr	r2, [r3, #28]
 8009fbc:	f042 0204 	orr.w	r2, r2, #4
 8009fc0:	61da      	str	r2, [r3, #28]
 8009fc2:	69db      	ldr	r3, [r3, #28]
 8009fc4:	f003 0304 	and.w	r3, r3, #4
 8009fc8:	9301      	str	r3, [sp, #4]
 8009fca:	9b01      	ldr	r3, [sp, #4]
 8009fcc:	e7e9      	b.n	8009fa2 <HAL_TIM_OC_MspInit+0xa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8009fce:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 8009fd2:	69da      	ldr	r2, [r3, #28]
 8009fd4:	f042 0202 	orr.w	r2, r2, #2
 8009fd8:	61da      	str	r2, [r3, #28]
 8009fda:	69db      	ldr	r3, [r3, #28]
 8009fdc:	f003 0302 	and.w	r3, r3, #2
 8009fe0:	9302      	str	r3, [sp, #8]
 8009fe2:	9b02      	ldr	r3, [sp, #8]
 8009fe4:	e7e1      	b.n	8009faa <HAL_TIM_OC_MspInit+0x12>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8009fe6:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8009fea:	69da      	ldr	r2, [r3, #28]
 8009fec:	f042 0201 	orr.w	r2, r2, #1
 8009ff0:	61da      	str	r2, [r3, #28]
 8009ff2:	69db      	ldr	r3, [r3, #28]
 8009ff4:	f003 0301 	and.w	r3, r3, #1
 8009ff8:	9303      	str	r3, [sp, #12]
 8009ffa:	9b03      	ldr	r3, [sp, #12]
}
 8009ffc:	e7d9      	b.n	8009fb2 <HAL_TIM_OC_MspInit+0x1a>
 8009ffe:	bf00      	nop
 800a000:	40000800 	.word	0x40000800
 800a004:	40000400 	.word	0x40000400

0800a008 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 800a008:	6802      	ldr	r2, [r0, #0]
 800a00a:	4b14      	ldr	r3, [pc, #80]	; (800a05c <HAL_UART_MspInit+0x54>)
 800a00c:	429a      	cmp	r2, r3
 800a00e:	d000      	beq.n	800a012 <HAL_UART_MspInit+0xa>
 800a010:	4770      	bx	lr
{
 800a012:	b510      	push	{r4, lr}
 800a014:	b086      	sub	sp, #24
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800a016:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800a01a:	699a      	ldr	r2, [r3, #24]
 800a01c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a020:	619a      	str	r2, [r3, #24]
 800a022:	699b      	ldr	r3, [r3, #24]
 800a024:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a028:	9301      	str	r3, [sp, #4]
 800a02a:	9b01      	ldr	r3, [sp, #4]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800a02c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a030:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a032:	2302      	movs	r3, #2
 800a034:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a036:	2303      	movs	r3, #3
 800a038:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a03a:	4c09      	ldr	r4, [pc, #36]	; (800a060 <HAL_UART_MspInit+0x58>)
 800a03c:	a902      	add	r1, sp, #8
 800a03e:	4620      	mov	r0, r4
 800a040:	f7fd fe14 	bl	8007c6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800a044:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a048:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a04a:	2300      	movs	r3, #0
 800a04c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a04e:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a050:	a902      	add	r1, sp, #8
 800a052:	4620      	mov	r0, r4
 800a054:	f7fd fe0a 	bl	8007c6c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800a058:	b006      	add	sp, #24
 800a05a:	bd10      	pop	{r4, pc}
 800a05c:	40013800 	.word	0x40013800
 800a060:	40010800 	.word	0x40010800

0800a064 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800a064:	4770      	bx	lr

0800a066 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a066:	e7fe      	b.n	800a066 <HardFault_Handler>

0800a068 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a068:	e7fe      	b.n	800a068 <MemManage_Handler>

0800a06a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a06a:	e7fe      	b.n	800a06a <BusFault_Handler>

0800a06c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a06c:	e7fe      	b.n	800a06c <UsageFault_Handler>

0800a06e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a06e:	4770      	bx	lr

0800a070 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a070:	4770      	bx	lr

0800a072 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a072:	4770      	bx	lr

0800a074 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800a074:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

	/////////////
		SysTickThread();
 800a076:	f7ff f880 	bl	800917a <_Z13SysTickThreadv>
  /////////////

		/* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a07a:	f7fd fb65 	bl	8007748 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800a07e:	f7fd fdf1 	bl	8007c64 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a082:	bd08      	pop	{r3, pc}

0800a084 <_write>:


extern UART_HandleTypeDef huart1;

int _write(int file, char *data, int len)
{
 800a084:	b510      	push	{r4, lr}
   if ((file != STDOUT_FILENO) && (file != STDERR_FILENO))
 800a086:	3801      	subs	r0, #1
 800a088:	2801      	cmp	r0, #1
 800a08a:	d80b      	bhi.n	800a0a4 <_write+0x20>
 800a08c:	4614      	mov	r4, r2
      return -1;
   }

   // arbitrary timeout 1000
   HAL_StatusTypeDef status =
      HAL_UART_Transmit(&huart1, (uint8_t*)data, len, 1000);
 800a08e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800a092:	b292      	uxth	r2, r2
 800a094:	4807      	ldr	r0, [pc, #28]	; (800a0b4 <_write+0x30>)
 800a096:	f7fe ff00 	bl	8008e9a <HAL_UART_Transmit>

   // return # of bytes written - as best we can tell
   return (status == HAL_OK ? len : 0);
 800a09a:	2800      	cmp	r0, #0
 800a09c:	bf0c      	ite	eq
 800a09e:	4620      	moveq	r0, r4
 800a0a0:	2000      	movne	r0, #0
}
 800a0a2:	bd10      	pop	{r4, pc}
      errno = EBADF;
 800a0a4:	f001 fdae 	bl	800bc04 <__errno>
 800a0a8:	2309      	movs	r3, #9
 800a0aa:	6003      	str	r3, [r0, #0]
      return -1;
 800a0ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b0:	e7f7      	b.n	800a0a2 <_write+0x1e>
 800a0b2:	bf00      	nop
 800a0b4:	20000a1c 	.word	0x20000a1c

0800a0b8 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800a0b8:	4b0f      	ldr	r3, [pc, #60]	; (800a0f8 <SystemInit+0x40>)
 800a0ba:	681a      	ldr	r2, [r3, #0]
 800a0bc:	f042 0201 	orr.w	r2, r2, #1
 800a0c0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800a0c2:	6859      	ldr	r1, [r3, #4]
 800a0c4:	4a0d      	ldr	r2, [pc, #52]	; (800a0fc <SystemInit+0x44>)
 800a0c6:	400a      	ands	r2, r1
 800a0c8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800a0ca:	681a      	ldr	r2, [r3, #0]
 800a0cc:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800a0d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800a0d4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800a0d6:	681a      	ldr	r2, [r3, #0]
 800a0d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a0dc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800a0de:	685a      	ldr	r2, [r3, #4]
 800a0e0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800a0e4:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800a0e6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800a0ea:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800a0ec:	4b04      	ldr	r3, [pc, #16]	; (800a100 <SystemInit+0x48>)
 800a0ee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a0f2:	609a      	str	r2, [r3, #8]
#endif 
}
 800a0f4:	4770      	bx	lr
 800a0f6:	bf00      	nop
 800a0f8:	40021000 	.word	0x40021000
 800a0fc:	f8ff0000 	.word	0xf8ff0000
 800a100:	e000ed00 	.word	0xe000ed00

0800a104 <ts_itoa>:
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
	int div = 1;
	while (d/div >= base)
 800a104:	4291      	cmp	r1, r2
 800a106:	d320      	bcc.n	800a14a <ts_itoa+0x46>
	int div = 1;
 800a108:	2301      	movs	r3, #1
		div *= base;
 800a10a:	fb02 f303 	mul.w	r3, r2, r3
	while (d/div >= base)
 800a10e:	fbb1 fcf3 	udiv	ip, r1, r3
 800a112:	4594      	cmp	ip, r2
 800a114:	d2f9      	bcs.n	800a10a <ts_itoa+0x6>

	while (div != 0)
 800a116:	b1bb      	cbz	r3, 800a148 <ts_itoa+0x44>
{
 800a118:	b430      	push	{r4, r5}
	{
		int num = d/div;
 800a11a:	fbb1 fcf3 	udiv	ip, r1, r3
		d = d%div;
 800a11e:	fb03 111c 	mls	r1, r3, ip, r1
		div /= base;
 800a122:	fb93 f3f2 	sdiv	r3, r3, r2
		if (num > 9)
 800a126:	f1bc 0f09 	cmp.w	ip, #9
			*((*buf)++) = (num-10) + 'A';
 800a12a:	6804      	ldr	r4, [r0, #0]
 800a12c:	f104 0501 	add.w	r5, r4, #1
 800a130:	6005      	str	r5, [r0, #0]
 800a132:	bfcc      	ite	gt
 800a134:	f10c 0c37 	addgt.w	ip, ip, #55	; 0x37
		else
			*((*buf)++) = num + '0';
 800a138:	f10c 0c30 	addle.w	ip, ip, #48	; 0x30
 800a13c:	f884 c000 	strb.w	ip, [r4]
	while (div != 0)
 800a140:	2b00      	cmp	r3, #0
 800a142:	d1ea      	bne.n	800a11a <ts_itoa+0x16>
	}
}
 800a144:	bc30      	pop	{r4, r5}
 800a146:	4770      	bx	lr
 800a148:	4770      	bx	lr
	int div = 1;
 800a14a:	2301      	movs	r3, #1
 800a14c:	e7e4      	b.n	800a118 <ts_itoa+0x14>

0800a14e <intpow>:
  if (float_precision > 8)
      float_precision = 8;
}

int intpow(int x, int y)
{
 800a14e:	4602      	mov	r2, r0
	int res=x;

	if (y==0)
 800a150:	468c      	mov	ip, r1
 800a152:	b141      	cbz	r1, 800a166 <intpow+0x18>
		return 1;

	for (int ii=1;ii<y;ii++)
 800a154:	2901      	cmp	r1, #1
 800a156:	dd08      	ble.n	800a16a <intpow+0x1c>
 800a158:	2301      	movs	r3, #1
	{
		res = res * x;
 800a15a:	fb02 f000 	mul.w	r0, r2, r0
	for (int ii=1;ii<y;ii++)
 800a15e:	3301      	adds	r3, #1
 800a160:	459c      	cmp	ip, r3
 800a162:	d1fa      	bne.n	800a15a <intpow+0xc>
 800a164:	4770      	bx	lr
		return 1;
 800a166:	2001      	movs	r0, #1
 800a168:	4770      	bx	lr
	}
	return res;
}
 800a16a:	4770      	bx	lr

0800a16c <ts_ftoa>:

void ts_ftoa(char **buf, float f, int precision)
{
 800a16c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a170:	4605      	mov	r5, r0
 800a172:	460c      	mov	r4, r1
 800a174:	4690      	mov	r8, r2
	int a=0,b=0,c=0,k=0,l=0;

	// check for negetive float
	if(f<0.0)
 800a176:	2100      	movs	r1, #0
 800a178:	4620      	mov	r0, r4
 800a17a:	f7fc fae1 	bl	8006740 <__aeabi_fcmplt>
 800a17e:	b988      	cbnz	r0, 800a1a4 <ts_ftoa+0x38>

		*((*buf)++)='-';
		f*=-1;
	}

	a=f;	// extracting whole number
 800a180:	4620      	mov	r0, r4
 800a182:	f7fc fb05 	bl	8006790 <__aeabi_f2iz>
 800a186:	4607      	mov	r7, r0
	f-=a;	// extracting decimal part
 800a188:	f7fc f8e8 	bl	800635c <__aeabi_i2f>
 800a18c:	4601      	mov	r1, r0
 800a18e:	4620      	mov	r0, r4
 800a190:	f7fc f82e 	bl	80061f0 <__aeabi_fsub>
 800a194:	4606      	mov	r6, r0


    //Add Leading 0...
    if (a==0)
 800a196:	b96f      	cbnz	r7, 800a1b4 <ts_ftoa+0x48>
      *((*buf)++) = '0';
 800a198:	682b      	ldr	r3, [r5, #0]
 800a19a:	1c5a      	adds	r2, r3, #1
 800a19c:	602a      	str	r2, [r5, #0]
 800a19e:	2230      	movs	r2, #48	; 0x30
 800a1a0:	701a      	strb	r2, [r3, #0]
	/*
	extracting most significant digit i.e. right most digit , and concatenating to string
	obtained as quotient by dividing number by 10^k where k = (number of digit -1)
	*/

	for(l=k+1;l>0;l--)
 800a1a2:	e026      	b.n	800a1f2 <ts_ftoa+0x86>
		*((*buf)++)='-';
 800a1a4:	682b      	ldr	r3, [r5, #0]
 800a1a6:	1c5a      	adds	r2, r3, #1
 800a1a8:	602a      	str	r2, [r5, #0]
 800a1aa:	222d      	movs	r2, #45	; 0x2d
 800a1ac:	701a      	strb	r2, [r3, #0]
		f*=-1;
 800a1ae:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 800a1b2:	e7e5      	b.n	800a180 <ts_ftoa+0x14>
 800a1b4:	463b      	mov	r3, r7
 800a1b6:	2400      	movs	r4, #0
		l=l/10;
 800a1b8:	4920      	ldr	r1, [pc, #128]	; (800a23c <ts_ftoa+0xd0>)
 800a1ba:	fb81 0203 	smull	r0, r2, r1, r3
 800a1be:	17db      	asrs	r3, r3, #31
		k++;
 800a1c0:	3401      	adds	r4, #1
	while(l!=0)
 800a1c2:	ebd3 03a2 	rsbs	r3, r3, r2, asr #2
 800a1c6:	d1f8      	bne.n	800a1ba <ts_ftoa+0x4e>
	for(l=k+1;l>0;l--)
 800a1c8:	2c00      	cmp	r4, #0
 800a1ca:	dd12      	ble.n	800a1f2 <ts_ftoa+0x86>
	{
		b = intpow(10,l-1);
 800a1cc:	f04f 090a 	mov.w	r9, #10
 800a1d0:	3c01      	subs	r4, #1
 800a1d2:	4621      	mov	r1, r4
 800a1d4:	4648      	mov	r0, r9
 800a1d6:	f7ff ffba 	bl	800a14e <intpow>
		c = a/b;
		*((*buf)++)=c+48;
 800a1da:	682a      	ldr	r2, [r5, #0]
 800a1dc:	1c53      	adds	r3, r2, #1
 800a1de:	602b      	str	r3, [r5, #0]
		c = a/b;
 800a1e0:	fb97 f3f0 	sdiv	r3, r7, r0
		*((*buf)++)=c+48;
 800a1e4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a1e8:	7011      	strb	r1, [r2, #0]
		a%=b;
 800a1ea:	fb00 7713 	mls	r7, r0, r3, r7
	for(l=k+1;l>0;l--)
 800a1ee:	2c00      	cmp	r4, #0
 800a1f0:	d1ee      	bne.n	800a1d0 <ts_ftoa+0x64>
	}


	*((*buf)++) = '.';
 800a1f2:	682b      	ldr	r3, [r5, #0]
 800a1f4:	1c5a      	adds	r2, r3, #1
 800a1f6:	602a      	str	r2, [r5, #0]
 800a1f8:	222e      	movs	r2, #46	; 0x2e
 800a1fa:	701a      	strb	r2, [r3, #0]

	/* extracting decimal digits till precision */

	for(l=0;l<precision;l++)
 800a1fc:	f1b8 0f00 	cmp.w	r8, #0
 800a200:	dd19      	ble.n	800a236 <ts_ftoa+0xca>
 800a202:	2700      	movs	r7, #0
	{
		f*=10.0;
 800a204:	f8df 9038 	ldr.w	r9, [pc, #56]	; 800a240 <ts_ftoa+0xd4>
 800a208:	4649      	mov	r1, r9
 800a20a:	4630      	mov	r0, r6
 800a20c:	f7fc f8fa 	bl	8006404 <__aeabi_fmul>
 800a210:	4604      	mov	r4, r0
		b = f;
 800a212:	f7fc fabd 	bl	8006790 <__aeabi_f2iz>
		*((*buf)++)=b+48;
 800a216:	682a      	ldr	r2, [r5, #0]
 800a218:	1c53      	adds	r3, r2, #1
 800a21a:	602b      	str	r3, [r5, #0]
 800a21c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a220:	7013      	strb	r3, [r2, #0]
		f-=b;
 800a222:	f7fc f89b 	bl	800635c <__aeabi_i2f>
 800a226:	4601      	mov	r1, r0
 800a228:	4620      	mov	r0, r4
 800a22a:	f7fb ffe1 	bl	80061f0 <__aeabi_fsub>
 800a22e:	4606      	mov	r6, r0
	for(l=0;l<precision;l++)
 800a230:	3701      	adds	r7, #1
 800a232:	45b8      	cmp	r8, r7
 800a234:	d1e8      	bne.n	800a208 <ts_ftoa+0x9c>
	}
}
 800a236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a23a:	bf00      	nop
 800a23c:	66666667 	.word	0x66666667
 800a240:	41200000 	.word	0x41200000

0800a244 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 800a244:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a248:	b083      	sub	sp, #12
 800a24a:	9001      	str	r0, [sp, #4]
	char *start_buf = buf;
 800a24c:	4606      	mov	r6, r0
	while(*fmt)
 800a24e:	780b      	ldrb	r3, [r1, #0]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d077      	beq.n	800a344 <ts_formatstring+0x100>
 800a254:	460c      	mov	r4, r1
 800a256:	4615      	mov	r5, r2
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
				break;
			  case '%':
				  *buf++ = '%';
 800a258:	f04f 0825 	mov.w	r8, #37	; 0x25
					ts_ftoa(&buf, val, float_precision);
 800a25c:	4f3d      	ldr	r7, [pc, #244]	; (800a354 <ts_formatstring+0x110>)
 800a25e:	e027      	b.n	800a2b0 <ts_formatstring+0x6c>
			switch (*(++fmt))
 800a260:	7863      	ldrb	r3, [r4, #1]
 800a262:	2b25      	cmp	r3, #37	; 0x25
 800a264:	d068      	beq.n	800a338 <ts_formatstring+0xf4>
 800a266:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800a26a:	b2d2      	uxtb	r2, r2
 800a26c:	2a20      	cmp	r2, #32
 800a26e:	d81b      	bhi.n	800a2a8 <ts_formatstring+0x64>
 800a270:	3b58      	subs	r3, #88	; 0x58
 800a272:	2b20      	cmp	r3, #32
 800a274:	d818      	bhi.n	800a2a8 <ts_formatstring+0x64>
 800a276:	e8df f003 	tbb	[pc, r3]
 800a27a:	1758      	.short	0x1758
 800a27c:	17171717 	.word	0x17171717
 800a280:	17171717 	.word	0x17171717
 800a284:	17231117 	.word	0x17231117
 800a288:	23171733 	.word	0x23171733
 800a28c:	17171717 	.word	0x17171717
 800a290:	17171717 	.word	0x17171717
 800a294:	51174217 	.word	0x51174217
 800a298:	1717      	.short	0x1717
 800a29a:	58          	.byte	0x58
 800a29b:	00          	.byte	0x00
				*buf++ = va_arg(va, int);
 800a29c:	f855 2b04 	ldr.w	r2, [r5], #4
 800a2a0:	9b01      	ldr	r3, [sp, #4]
 800a2a2:	1c59      	adds	r1, r3, #1
 800a2a4:	9101      	str	r1, [sp, #4]
 800a2a6:	701a      	strb	r2, [r3, #0]
				  break;
			}
			fmt++;
 800a2a8:	3402      	adds	r4, #2
	while(*fmt)
 800a2aa:	7823      	ldrb	r3, [r4, #0]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d049      	beq.n	800a344 <ts_formatstring+0x100>
		if (*fmt == '%')
 800a2b0:	2b25      	cmp	r3, #37	; 0x25
 800a2b2:	d0d5      	beq.n	800a260 <ts_formatstring+0x1c>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 800a2b4:	3401      	adds	r4, #1
 800a2b6:	9a01      	ldr	r2, [sp, #4]
 800a2b8:	1c51      	adds	r1, r2, #1
 800a2ba:	9101      	str	r1, [sp, #4]
 800a2bc:	7013      	strb	r3, [r2, #0]
 800a2be:	e7f4      	b.n	800a2aa <ts_formatstring+0x66>
					signed int val = va_arg(va, signed int);
 800a2c0:	f855 1b04 	ldr.w	r1, [r5], #4
					if (val < 0)
 800a2c4:	2900      	cmp	r1, #0
 800a2c6:	db04      	blt.n	800a2d2 <ts_formatstring+0x8e>
					ts_itoa(&buf, val, 10);
 800a2c8:	220a      	movs	r2, #10
 800a2ca:	a801      	add	r0, sp, #4
 800a2cc:	f7ff ff1a 	bl	800a104 <ts_itoa>
				break;
 800a2d0:	e7ea      	b.n	800a2a8 <ts_formatstring+0x64>
						val *= -1;
 800a2d2:	4249      	negs	r1, r1
						*buf++ = '-';
 800a2d4:	9b01      	ldr	r3, [sp, #4]
 800a2d6:	1c5a      	adds	r2, r3, #1
 800a2d8:	9201      	str	r2, [sp, #4]
 800a2da:	222d      	movs	r2, #45	; 0x2d
 800a2dc:	701a      	strb	r2, [r3, #0]
 800a2de:	e7f3      	b.n	800a2c8 <ts_formatstring+0x84>
					double val = va_arg(va, double);
 800a2e0:	3507      	adds	r5, #7
 800a2e2:	f025 0507 	bic.w	r5, r5, #7
					ts_ftoa(&buf, val, float_precision);
 800a2e6:	f8d7 9000 	ldr.w	r9, [r7]
 800a2ea:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800a2ee:	f7fb ff2b 	bl	8006148 <__aeabi_d2f>
 800a2f2:	4601      	mov	r1, r0
 800a2f4:	464a      	mov	r2, r9
 800a2f6:	a801      	add	r0, sp, #4
 800a2f8:	f7ff ff38 	bl	800a16c <ts_ftoa>
				break;
 800a2fc:	e7d4      	b.n	800a2a8 <ts_formatstring+0x64>
					char * arg = va_arg(va, char *);
 800a2fe:	f855 3b04 	ldr.w	r3, [r5], #4
					while (*arg)
 800a302:	781a      	ldrb	r2, [r3, #0]
 800a304:	2a00      	cmp	r2, #0
 800a306:	d0cf      	beq.n	800a2a8 <ts_formatstring+0x64>
						*buf++ = *arg++;
 800a308:	9901      	ldr	r1, [sp, #4]
 800a30a:	1c48      	adds	r0, r1, #1
 800a30c:	9001      	str	r0, [sp, #4]
 800a30e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a312:	7008      	strb	r0, [r1, #0]
					while (*arg)
 800a314:	7819      	ldrb	r1, [r3, #0]
 800a316:	2900      	cmp	r1, #0
 800a318:	d1f6      	bne.n	800a308 <ts_formatstring+0xc4>
 800a31a:	e7c5      	b.n	800a2a8 <ts_formatstring+0x64>
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 800a31c:	220a      	movs	r2, #10
 800a31e:	f855 1b04 	ldr.w	r1, [r5], #4
 800a322:	a801      	add	r0, sp, #4
 800a324:	f7ff feee 	bl	800a104 <ts_itoa>
				break;
 800a328:	e7be      	b.n	800a2a8 <ts_formatstring+0x64>
					ts_itoa(&buf, va_arg(va, int), 16);
 800a32a:	2210      	movs	r2, #16
 800a32c:	f855 1b04 	ldr.w	r1, [r5], #4
 800a330:	a801      	add	r0, sp, #4
 800a332:	f7ff fee7 	bl	800a104 <ts_itoa>
				break;
 800a336:	e7b7      	b.n	800a2a8 <ts_formatstring+0x64>
				  *buf++ = '%';
 800a338:	9b01      	ldr	r3, [sp, #4]
 800a33a:	1c5a      	adds	r2, r3, #1
 800a33c:	9201      	str	r2, [sp, #4]
 800a33e:	f883 8000 	strb.w	r8, [r3]
				  break;
 800a342:	e7b1      	b.n	800a2a8 <ts_formatstring+0x64>
		}
	}
	*buf = 0;
 800a344:	9b01      	ldr	r3, [sp, #4]
 800a346:	2200      	movs	r2, #0
 800a348:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
}
 800a34a:	9801      	ldr	r0, [sp, #4]
 800a34c:	1b80      	subs	r0, r0, r6
 800a34e:	b003      	add	sp, #12
 800a350:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a354:	20000004 	.word	0x20000004

0800a358 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 800a358:	b40e      	push	{r1, r2, r3}
 800a35a:	b500      	push	{lr}
 800a35c:	b082      	sub	sp, #8
 800a35e:	aa03      	add	r2, sp, #12
 800a360:	f852 1b04 	ldr.w	r1, [r2], #4
	int length;
	va_list va;
	va_start(va, fmt);
 800a364:	9201      	str	r2, [sp, #4]
	length = ts_formatstring(buf, fmt, va);
 800a366:	f7ff ff6d 	bl	800a244 <ts_formatstring>
	va_end(va);
	return length;
}
 800a36a:	b002      	add	sp, #8
 800a36c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a370:	b003      	add	sp, #12
 800a372:	4770      	bx	lr

0800a374 <fputs>:
**
**===========================================================================
*/

int fputs(const char *s, FILE *fp)
{
 800a374:	b570      	push	{r4, r5, r6, lr}
 800a376:	4605      	mov	r5, r0
 800a378:	460e      	mov	r6, r1
	int length = strlen(s);
 800a37a:	f7fb fedd 	bl	8006138 <strlen>
 800a37e:	4604      	mov	r4, r0
	int wlen = 0;
	int res;

	wlen = _write((fp->_file), (char*)s, length);
 800a380:	4602      	mov	r2, r0
 800a382:	4629      	mov	r1, r5
 800a384:	f9b6 000e 	ldrsh.w	r0, [r6, #14]
 800a388:	f7ff fe7c 	bl	800a084 <_write>
 800a38c:	4605      	mov	r5, r0
	wlen += _write((fp->_file), "\n", 1);
 800a38e:	2201      	movs	r2, #1
 800a390:	4905      	ldr	r1, [pc, #20]	; (800a3a8 <fputs+0x34>)
 800a392:	f9b6 000e 	ldrsh.w	r0, [r6, #14]
 800a396:	f7ff fe75 	bl	800a084 <_write>

	if (wlen == (length+1))
 800a39a:	3401      	adds	r4, #1
	wlen += _write((fp->_file), "\n", 1);
 800a39c:	4428      	add	r0, r5
	{
		res = EOF;
	}

	return res;
}
 800a39e:	1a20      	subs	r0, r4, r0
 800a3a0:	bf18      	it	ne
 800a3a2:	f04f 30ff 	movne.w	r0, #4294967295
 800a3a6:	bd70      	pop	{r4, r5, r6, pc}
 800a3a8:	0800dacc 	.word	0x0800dacc

0800a3ac <fwrite>:
**  Returns:  Number of elements written
**
**===========================================================================
*/
size_t fwrite(const void * buf, size_t size, size_t count, FILE * fp)
{
 800a3ac:	b510      	push	{r4, lr}
 800a3ae:	460c      	mov	r4, r1
	return (_write((fp->_file), (char*)buf, size * count) / size);
 800a3b0:	fb01 f202 	mul.w	r2, r1, r2
 800a3b4:	4601      	mov	r1, r0
 800a3b6:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 800a3ba:	f7ff fe63 	bl	800a084 <_write>
}
 800a3be:	fbb0 f0f4 	udiv	r0, r0, r4
 800a3c2:	bd10      	pop	{r4, pc}

0800a3c4 <_ZL12writeCommandh>:

// speed optimization
//static void writeCommand(uint8_t c) __attribute__((always_inline));
/*****************************************************************************/
static void writeCommand(uint8_t c)
{
 800a3c4:	b410      	push	{r4}
	CS_ACTIVE;
 800a3c6:	4b12      	ldr	r3, [pc, #72]	; (800a410 <_ZL12writeCommandh+0x4c>)
 800a3c8:	6819      	ldr	r1, [r3, #0]
 800a3ca:	4a12      	ldr	r2, [pc, #72]	; (800a414 <_ZL12writeCommandh+0x50>)
 800a3cc:	6011      	str	r1, [r2, #0]
 800a3ce:	4c12      	ldr	r4, [pc, #72]	; (800a418 <_ZL12writeCommandh+0x54>)
 800a3d0:	68e1      	ldr	r1, [r4, #12]
 800a3d2:	4a12      	ldr	r2, [pc, #72]	; (800a41c <_ZL12writeCommandh+0x58>)
 800a3d4:	6011      	str	r1, [r2, #0]
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	601a      	str	r2, [r3, #0]
 800a3da:	f04f 3333 	mov.w	r3, #858993459	; 0x33333333
 800a3de:	6023      	str	r3, [r4, #0]
 800a3e0:	4b0f      	ldr	r3, [pc, #60]	; (800a420 <_ZL12writeCommandh+0x5c>)
 800a3e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a3e6:	615a      	str	r2, [r3, #20]
	CD_COMMAND;
 800a3e8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a3ec:	615a      	str	r2, [r3, #20]
	write8(0);
 800a3ee:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 800a3f2:	6122      	str	r2, [r4, #16]
 800a3f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a3f8:	6159      	str	r1, [r3, #20]
 800a3fa:	6119      	str	r1, [r3, #16]
	write8(c);
 800a3fc:	0402      	lsls	r2, r0, #16
 800a3fe:	f482 027f 	eor.w	r2, r2, #16711680	; 0xff0000
 800a402:	4310      	orrs	r0, r2
 800a404:	6120      	str	r0, [r4, #16]
 800a406:	6159      	str	r1, [r3, #20]
 800a408:	6119      	str	r1, [r3, #16]
}
 800a40a:	bc10      	pop	{r4}
 800a40c:	4770      	bx	lr
 800a40e:	bf00      	nop
 800a410:	40010400 	.word	0x40010400
 800a414:	20000a60 	.word	0x20000a60
 800a418:	40010c00 	.word	0x40010c00
 800a41c:	20000a64 	.word	0x20000a64
 800a420:	40011000 	.word	0x40011000

0800a424 <_Z13ili9341_resetv>:
{
 800a424:	b538      	push	{r3, r4, r5, lr}
	RST_HIGH;
 800a426:	4c08      	ldr	r4, [pc, #32]	; (800a448 <_Z13ili9341_resetv+0x24>)
 800a428:	f44f 7500 	mov.w	r5, #512	; 0x200
 800a42c:	6125      	str	r5, [r4, #16]
    delayMS(10);
 800a42e:	200a      	movs	r0, #10
 800a430:	f7ff fac6 	bl	80099c0 <_Z7delayMSm>
	RST_LOW;
 800a434:	6165      	str	r5, [r4, #20]
    delayMS(10);
 800a436:	200a      	movs	r0, #10
 800a438:	f7ff fac2 	bl	80099c0 <_Z7delayMSm>
	RST_HIGH;
 800a43c:	6125      	str	r5, [r4, #16]
    delayMS(100);
 800a43e:	2064      	movs	r0, #100	; 0x64
 800a440:	f7ff fabe 	bl	80099c0 <_Z7delayMSm>
}
 800a444:	bd38      	pop	{r3, r4, r5, pc}
 800a446:	bf00      	nop
 800a448:	40010c00 	.word	0x40010c00

0800a44c <_Z5floodtm>:
{
 800a44c:	b5f0      	push	{r4, r5, r6, r7, lr}
              lo = color;
 800a44e:	b2c7      	uxtb	r7, r0
  CS_ACTIVE;
 800a450:	4b5e      	ldr	r3, [pc, #376]	; (800a5cc <_Z5floodtm+0x180>)
 800a452:	681c      	ldr	r4, [r3, #0]
 800a454:	4a5e      	ldr	r2, [pc, #376]	; (800a5d0 <_Z5floodtm+0x184>)
 800a456:	6014      	str	r4, [r2, #0]
 800a458:	4e5e      	ldr	r6, [pc, #376]	; (800a5d4 <_Z5floodtm+0x188>)
 800a45a:	68f4      	ldr	r4, [r6, #12]
 800a45c:	4a5e      	ldr	r2, [pc, #376]	; (800a5d8 <_Z5floodtm+0x18c>)
 800a45e:	6014      	str	r4, [r2, #0]
 800a460:	2200      	movs	r2, #0
 800a462:	601a      	str	r2, [r3, #0]
 800a464:	f04f 3333 	mov.w	r3, #858993459	; 0x33333333
 800a468:	6033      	str	r3, [r6, #0]
 800a46a:	4b5c      	ldr	r3, [pc, #368]	; (800a5dc <_Z5floodtm+0x190>)
 800a46c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a470:	615a      	str	r2, [r3, #20]
  CD_COMMAND;
 800a472:	f44f 4480 	mov.w	r4, #16384	; 0x4000
 800a476:	615c      	str	r4, [r3, #20]
  write8(ILI9341_MEMORYWRITE);
 800a478:	4a59      	ldr	r2, [pc, #356]	; (800a5e0 <_Z5floodtm+0x194>)
 800a47a:	6132      	str	r2, [r6, #16]
 800a47c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800a480:	615a      	str	r2, [r3, #20]
 800a482:	611a      	str	r2, [r3, #16]
  CD_DATA;
 800a484:	611c      	str	r4, [r3, #16]
  write8(hi);
 800a486:	ea6f 2410 	mvn.w	r4, r0, lsr #8
 800a48a:	b2e4      	uxtb	r4, r4
 800a48c:	0424      	lsls	r4, r4, #16
 800a48e:	ea44 2410 	orr.w	r4, r4, r0, lsr #8
 800a492:	6134      	str	r4, [r6, #16]
 800a494:	615a      	str	r2, [r3, #20]
 800a496:	611a      	str	r2, [r3, #16]
  write8(lo);
 800a498:	043d      	lsls	r5, r7, #16
 800a49a:	f485 057f 	eor.w	r5, r5, #16711680	; 0xff0000
 800a49e:	433d      	orrs	r5, r7
 800a4a0:	6135      	str	r5, [r6, #16]
 800a4a2:	615a      	str	r2, [r3, #20]
 800a4a4:	611a      	str	r2, [r3, #16]
  len--;
 800a4a6:	f101 3eff 	add.w	lr, r1, #4294967295
  blocks = (uint16_t)(len / 64); // 64 pixels/block
 800a4aa:	f3ce 138f 	ubfx	r3, lr, #6, #16
  if(hi == lo) {
 800a4ae:	ebb7 2f10 	cmp.w	r7, r0, lsr #8
 800a4b2:	d053      	beq.n	800a55c <_Z5floodtm+0x110>
    while(blocks--) {
 800a4b4:	f103 3cff 	add.w	ip, r3, #4294967295
 800a4b8:	fa1f fc8c 	uxth.w	ip, ip
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d029      	beq.n	800a514 <_Z5floodtm+0xc8>
{
 800a4c0:	2710      	movs	r7, #16
        write8(hi); write8(lo); write8(hi); write8(lo);
 800a4c2:	4944      	ldr	r1, [pc, #272]	; (800a5d4 <_Z5floodtm+0x188>)
 800a4c4:	4a45      	ldr	r2, [pc, #276]	; (800a5dc <_Z5floodtm+0x190>)
 800a4c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    while(blocks--) {
 800a4ca:	f64f 76ff 	movw	r6, #65535	; 0xffff
{
 800a4ce:	4638      	mov	r0, r7
        write8(hi); write8(lo); write8(hi); write8(lo);
 800a4d0:	610c      	str	r4, [r1, #16]
 800a4d2:	6153      	str	r3, [r2, #20]
 800a4d4:	6113      	str	r3, [r2, #16]
 800a4d6:	610d      	str	r5, [r1, #16]
 800a4d8:	6153      	str	r3, [r2, #20]
 800a4da:	6113      	str	r3, [r2, #16]
 800a4dc:	610c      	str	r4, [r1, #16]
 800a4de:	6153      	str	r3, [r2, #20]
 800a4e0:	6113      	str	r3, [r2, #16]
 800a4e2:	610d      	str	r5, [r1, #16]
 800a4e4:	6153      	str	r3, [r2, #20]
 800a4e6:	6113      	str	r3, [r2, #16]
        write8(hi); write8(lo); write8(hi); write8(lo);
 800a4e8:	610c      	str	r4, [r1, #16]
 800a4ea:	6153      	str	r3, [r2, #20]
 800a4ec:	6113      	str	r3, [r2, #16]
 800a4ee:	610d      	str	r5, [r1, #16]
 800a4f0:	6153      	str	r3, [r2, #20]
 800a4f2:	6113      	str	r3, [r2, #16]
 800a4f4:	610c      	str	r4, [r1, #16]
 800a4f6:	6153      	str	r3, [r2, #20]
 800a4f8:	6113      	str	r3, [r2, #16]
 800a4fa:	610d      	str	r5, [r1, #16]
 800a4fc:	6153      	str	r3, [r2, #20]
 800a4fe:	6113      	str	r3, [r2, #16]
      } while(--i);
 800a500:	3801      	subs	r0, #1
 800a502:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
 800a506:	d1e3      	bne.n	800a4d0 <_Z5floodtm+0x84>
    while(blocks--) {
 800a508:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a50c:	fa1f fc8c 	uxth.w	ip, ip
 800a510:	45b4      	cmp	ip, r6
 800a512:	d1dc      	bne.n	800a4ce <_Z5floodtm+0x82>
    for(i = (uint8_t)len & 63; i--; ) {
 800a514:	f00e 023f 	and.w	r2, lr, #63	; 0x3f
 800a518:	1e53      	subs	r3, r2, #1
 800a51a:	b2db      	uxtb	r3, r3
 800a51c:	b16a      	cbz	r2, 800a53a <_Z5floodtm+0xee>
      write8(hi);
 800a51e:	482d      	ldr	r0, [pc, #180]	; (800a5d4 <_Z5floodtm+0x188>)
 800a520:	492e      	ldr	r1, [pc, #184]	; (800a5dc <_Z5floodtm+0x190>)
 800a522:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800a526:	6104      	str	r4, [r0, #16]
 800a528:	614a      	str	r2, [r1, #20]
 800a52a:	610a      	str	r2, [r1, #16]
      write8(lo);
 800a52c:	6105      	str	r5, [r0, #16]
 800a52e:	614a      	str	r2, [r1, #20]
 800a530:	610a      	str	r2, [r1, #16]
    for(i = (uint8_t)len & 63; i--; ) {
 800a532:	3b01      	subs	r3, #1
 800a534:	b2db      	uxtb	r3, r3
 800a536:	2bff      	cmp	r3, #255	; 0xff
 800a538:	d1f5      	bne.n	800a526 <_Z5floodtm+0xda>
  CS_IDLE;
 800a53a:	4b27      	ldr	r3, [pc, #156]	; (800a5d8 <_Z5floodtm+0x18c>)
 800a53c:	681a      	ldr	r2, [r3, #0]
 800a53e:	4b25      	ldr	r3, [pc, #148]	; (800a5d4 <_Z5floodtm+0x188>)
 800a540:	60da      	str	r2, [r3, #12]
 800a542:	f04f 3288 	mov.w	r2, #2290649224	; 0x88888888
 800a546:	601a      	str	r2, [r3, #0]
 800a548:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a54c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a550:	611a      	str	r2, [r3, #16]
 800a552:	4b1f      	ldr	r3, [pc, #124]	; (800a5d0 <_Z5floodtm+0x184>)
 800a554:	681a      	ldr	r2, [r3, #0]
 800a556:	4b1d      	ldr	r3, [pc, #116]	; (800a5cc <_Z5floodtm+0x180>)
 800a558:	601a      	str	r2, [r3, #0]
}
 800a55a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    while(blocks--) {
 800a55c:	1e58      	subs	r0, r3, #1
 800a55e:	b280      	uxth	r0, r0
 800a560:	b30b      	cbz	r3, 800a5a6 <_Z5floodtm+0x15a>
{
 800a562:	2510      	movs	r5, #16
        WR_STROBE; WR_STROBE; WR_STROBE; WR_STROBE; // 2 bytes/pixel
 800a564:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800a568:	f502 4210 	add.w	r2, r2, #36864	; 0x9000
 800a56c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    while(blocks--) {
 800a570:	f64f 74ff 	movw	r4, #65535	; 0xffff
{
 800a574:	4629      	mov	r1, r5
        WR_STROBE; WR_STROBE; WR_STROBE; WR_STROBE; // 2 bytes/pixel
 800a576:	6153      	str	r3, [r2, #20]
 800a578:	6113      	str	r3, [r2, #16]
 800a57a:	6153      	str	r3, [r2, #20]
 800a57c:	6113      	str	r3, [r2, #16]
 800a57e:	6153      	str	r3, [r2, #20]
 800a580:	6113      	str	r3, [r2, #16]
 800a582:	6153      	str	r3, [r2, #20]
 800a584:	6113      	str	r3, [r2, #16]
        WR_STROBE; WR_STROBE; WR_STROBE; WR_STROBE; // x 4 pixels
 800a586:	6153      	str	r3, [r2, #20]
 800a588:	6113      	str	r3, [r2, #16]
 800a58a:	6153      	str	r3, [r2, #20]
 800a58c:	6113      	str	r3, [r2, #16]
 800a58e:	6153      	str	r3, [r2, #20]
 800a590:	6113      	str	r3, [r2, #16]
 800a592:	6153      	str	r3, [r2, #20]
 800a594:	6113      	str	r3, [r2, #16]
      } while(--i);
 800a596:	3901      	subs	r1, #1
 800a598:	f011 01ff 	ands.w	r1, r1, #255	; 0xff
 800a59c:	d1eb      	bne.n	800a576 <_Z5floodtm+0x12a>
    while(blocks--) {
 800a59e:	3801      	subs	r0, #1
 800a5a0:	b280      	uxth	r0, r0
 800a5a2:	42a0      	cmp	r0, r4
 800a5a4:	d1e6      	bne.n	800a574 <_Z5floodtm+0x128>
    for(i = (uint8_t)len & 63; i--; ) {
 800a5a6:	f00e 023f 	and.w	r2, lr, #63	; 0x3f
 800a5aa:	1e53      	subs	r3, r2, #1
 800a5ac:	b2db      	uxtb	r3, r3
 800a5ae:	2a00      	cmp	r2, #0
 800a5b0:	d0c3      	beq.n	800a53a <_Z5floodtm+0xee>
      WR_STROBE;
 800a5b2:	490a      	ldr	r1, [pc, #40]	; (800a5dc <_Z5floodtm+0x190>)
 800a5b4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800a5b8:	614a      	str	r2, [r1, #20]
 800a5ba:	610a      	str	r2, [r1, #16]
      WR_STROBE;
 800a5bc:	614a      	str	r2, [r1, #20]
 800a5be:	610a      	str	r2, [r1, #16]
    for(i = (uint8_t)len & 63; i--; ) {
 800a5c0:	3b01      	subs	r3, #1
 800a5c2:	b2db      	uxtb	r3, r3
 800a5c4:	2bff      	cmp	r3, #255	; 0xff
 800a5c6:	d1f7      	bne.n	800a5b8 <_Z5floodtm+0x16c>
 800a5c8:	e7b7      	b.n	800a53a <_Z5floodtm+0xee>
 800a5ca:	bf00      	nop
 800a5cc:	40010400 	.word	0x40010400
 800a5d0:	20000a60 	.word	0x20000a60
 800a5d4:	40010c00 	.word	0x40010c00
 800a5d8:	20000a64 	.word	0x20000a64
 800a5dc:	40011000 	.word	0x40011000
 800a5e0:	00d3002c 	.word	0x00d3002c

0800a5e4 <_Z6read8_v>:


/*****************************************************************************/
uint8_t read8_(void)
{
 800a5e4:	b570      	push	{r4, r5, r6, lr}
  RD_ACTIVE;
 800a5e6:	4c08      	ldr	r4, [pc, #32]	; (800a608 <_Z6read8_v+0x24>)
 800a5e8:	2540      	movs	r5, #64	; 0x40
 800a5ea:	6165      	str	r5, [r4, #20]
  delayUS(10);
 800a5ec:	200a      	movs	r0, #10
 800a5ee:	f7ff f9eb 	bl	80099c8 <_Z7delayUSm>
  uint8_t temp = ( (TFT_DATA->IDR>>TFT_DATA_NIBBLE) & 0x00FF);
 800a5f2:	4b06      	ldr	r3, [pc, #24]	; (800a60c <_Z6read8_v+0x28>)
 800a5f4:	689e      	ldr	r6, [r3, #8]
  delayUS(1);
 800a5f6:	2001      	movs	r0, #1
 800a5f8:	f7ff f9e6 	bl	80099c8 <_Z7delayUSm>
  RD_IDLE;
 800a5fc:	6125      	str	r5, [r4, #16]
  delayUS(1);
 800a5fe:	2001      	movs	r0, #1
 800a600:	f7ff f9e2 	bl	80099c8 <_Z7delayUSm>
  return temp;
}
 800a604:	b2f0      	uxtb	r0, r6
 800a606:	bd70      	pop	{r4, r5, r6, pc}
 800a608:	40010800 	.word	0x40010800
 800a60c:	40010c00 	.word	0x40010c00

0800a610 <_Z9readReg32h>:



/*****************************************************************************/
uint32_t readReg32(uint8_t r)
{
 800a610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t id;
  uint8_t x;

  // try reading register #4
  writeCommand(r);
 800a612:	f7ff fed7 	bl	800a3c4 <_ZL12writeCommandh>
  setReadDir();  // Set up LCD data port(s) for READ operations
 800a616:	4d14      	ldr	r5, [pc, #80]	; (800a668 <_Z9readReg32h+0x58>)
 800a618:	f04f 3788 	mov.w	r7, #2290649224	; 0x88888888
 800a61c:	602f      	str	r7, [r5, #0]
  CD_DATA;
 800a61e:	4e13      	ldr	r6, [pc, #76]	; (800a66c <_Z9readReg32h+0x5c>)
 800a620:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a624:	6133      	str	r3, [r6, #16]
  delayUS(50);
 800a626:	2032      	movs	r0, #50	; 0x32
 800a628:	f7ff f9ce 	bl	80099c8 <_Z7delayUSm>
  read8(x);
 800a62c:	f7ff ffda 	bl	800a5e4 <_Z6read8_v>
  id = x;          // Do not merge or otherwise simplify
  id <<= 8;              // these lines.  It's an unfortunate
 800a630:	0204      	lsls	r4, r0, #8
  read8(x);
 800a632:	f7ff ffd7 	bl	800a5e4 <_Z6read8_v>
  id  |= x;        // shenanigans that are going on.
 800a636:	4304      	orrs	r4, r0
  id <<= 8;              // these lines.  It's an unfortunate
 800a638:	0224      	lsls	r4, r4, #8
  read8(x);
 800a63a:	f7ff ffd3 	bl	800a5e4 <_Z6read8_v>
  id  |= x;        // shenanigans that are going on.
 800a63e:	4304      	orrs	r4, r0
  id <<= 8;              // these lines.  It's an unfortunate
 800a640:	0224      	lsls	r4, r4, #8
  read8(x);
 800a642:	f7ff ffcf 	bl	800a5e4 <_Z6read8_v>
  id  |= x;        // shenanigans that are going on.
  CS_IDLE;
 800a646:	4b0a      	ldr	r3, [pc, #40]	; (800a670 <_Z9readReg32h+0x60>)
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	60eb      	str	r3, [r5, #12]
 800a64c:	602f      	str	r7, [r5, #0]
 800a64e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a652:	6133      	str	r3, [r6, #16]
 800a654:	4b07      	ldr	r3, [pc, #28]	; (800a674 <_Z9readReg32h+0x64>)
 800a656:	681a      	ldr	r2, [r3, #0]
 800a658:	4b07      	ldr	r3, [pc, #28]	; (800a678 <_Z9readReg32h+0x68>)
 800a65a:	601a      	str	r2, [r3, #0]
  setWriteDir();  // Restore LCD data port(s) to WRITE configuration
 800a65c:	f04f 3333 	mov.w	r3, #858993459	; 0x33333333
 800a660:	602b      	str	r3, [r5, #0]
  return id;
}
 800a662:	4320      	orrs	r0, r4
 800a664:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a666:	bf00      	nop
 800a668:	40010c00 	.word	0x40010c00
 800a66c:	40011000 	.word	0x40011000
 800a670:	20000a64 	.word	0x20000a64
 800a674:	20000a60 	.word	0x20000a60
 800a678:	40010400 	.word	0x40010400

0800a67c <_Z14writeRegister8hh>:
  writeRegister8(aL, d);
}

/*****************************************************************************/
void writeRegister8(uint8_t a, uint8_t d)
{
 800a67c:	b510      	push	{r4, lr}
 800a67e:	460c      	mov	r4, r1
  writeCommand(a);
 800a680:	f7ff fea0 	bl	800a3c4 <_ZL12writeCommandh>
  CD_DATA;
 800a684:	4a0d      	ldr	r2, [pc, #52]	; (800a6bc <_Z14writeRegister8hh+0x40>)
 800a686:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a68a:	6113      	str	r3, [r2, #16]
  write8(d);
 800a68c:	0423      	lsls	r3, r4, #16
 800a68e:	f483 037f 	eor.w	r3, r3, #16711680	; 0xff0000
 800a692:	431c      	orrs	r4, r3
 800a694:	4b0a      	ldr	r3, [pc, #40]	; (800a6c0 <_Z14writeRegister8hh+0x44>)
 800a696:	611c      	str	r4, [r3, #16]
 800a698:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a69c:	6151      	str	r1, [r2, #20]
 800a69e:	6111      	str	r1, [r2, #16]
  CS_IDLE;
 800a6a0:	4908      	ldr	r1, [pc, #32]	; (800a6c4 <_Z14writeRegister8hh+0x48>)
 800a6a2:	6809      	ldr	r1, [r1, #0]
 800a6a4:	60d9      	str	r1, [r3, #12]
 800a6a6:	f04f 3188 	mov.w	r1, #2290649224	; 0x88888888
 800a6aa:	6019      	str	r1, [r3, #0]
 800a6ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a6b0:	6113      	str	r3, [r2, #16]
 800a6b2:	4b05      	ldr	r3, [pc, #20]	; (800a6c8 <_Z14writeRegister8hh+0x4c>)
 800a6b4:	681a      	ldr	r2, [r3, #0]
 800a6b6:	4b05      	ldr	r3, [pc, #20]	; (800a6cc <_Z14writeRegister8hh+0x50>)
 800a6b8:	601a      	str	r2, [r3, #0]
}
 800a6ba:	bd10      	pop	{r4, pc}
 800a6bc:	40011000 	.word	0x40011000
 800a6c0:	40010c00 	.word	0x40010c00
 800a6c4:	20000a64 	.word	0x20000a64
 800a6c8:	20000a60 	.word	0x20000a60
 800a6cc:	40010400 	.word	0x40010400

0800a6d0 <_Z17writeRegisterPairhht>:
{
 800a6d0:	b538      	push	{r3, r4, r5, lr}
 800a6d2:	460d      	mov	r5, r1
 800a6d4:	4614      	mov	r4, r2
  writeRegister8(aH, d>>8);
 800a6d6:	0a11      	lsrs	r1, r2, #8
 800a6d8:	f7ff ffd0 	bl	800a67c <_Z14writeRegister8hh>
  writeRegister8(aL, d);
 800a6dc:	b2e1      	uxtb	r1, r4
 800a6de:	4628      	mov	r0, r5
 800a6e0:	f7ff ffcc 	bl	800a67c <_Z14writeRegister8hh>
}
 800a6e4:	bd38      	pop	{r3, r4, r5, pc}

0800a6e6 <_Z13ili9341_setLRv>:
{
 800a6e6:	b508      	push	{r3, lr}
  writeRegisterPair(HX8347G_COLADDREND_HI, HX8347G_COLADDREND_LO, TFTWIDTH  - 1);
 800a6e8:	f240 123f 	movw	r2, #319	; 0x13f
 800a6ec:	2105      	movs	r1, #5
 800a6ee:	2004      	movs	r0, #4
 800a6f0:	f7ff ffee 	bl	800a6d0 <_Z17writeRegisterPairhht>
  writeRegisterPair(HX8347G_ROWADDREND_HI, HX8347G_ROWADDREND_LO, TFTHEIGHT - 1);
 800a6f4:	f240 123f 	movw	r2, #319	; 0x13f
 800a6f8:	2109      	movs	r1, #9
 800a6fa:	2008      	movs	r0, #8
 800a6fc:	f7ff ffe8 	bl	800a6d0 <_Z17writeRegisterPairhht>
}
 800a700:	bd08      	pop	{r3, pc}
	...

0800a704 <_Z15writeRegister16tt>:

/*****************************************************************************/
void writeRegister16(uint16_t a, uint16_t d)
{
 800a704:	b510      	push	{r4, lr}
 800a706:	460c      	mov	r4, r1
  writeCommand(a);
 800a708:	b2c0      	uxtb	r0, r0
 800a70a:	f7ff fe5b 	bl	800a3c4 <_ZL12writeCommandh>
  CD_DATA;
 800a70e:	4b12      	ldr	r3, [pc, #72]	; (800a758 <_Z15writeRegister16tt+0x54>)
 800a710:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a714:	611a      	str	r2, [r3, #16]
  write8(d>>8);
 800a716:	0a22      	lsrs	r2, r4, #8
 800a718:	f082 01ff 	eor.w	r1, r2, #255	; 0xff
 800a71c:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 800a720:	4a0e      	ldr	r2, [pc, #56]	; (800a75c <_Z15writeRegister16tt+0x58>)
 800a722:	6111      	str	r1, [r2, #16]
 800a724:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a728:	6158      	str	r0, [r3, #20]
 800a72a:	6118      	str	r0, [r3, #16]
  write8(d);
 800a72c:	f084 01ff 	eor.w	r1, r4, #255	; 0xff
 800a730:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800a734:	6114      	str	r4, [r2, #16]
 800a736:	6158      	str	r0, [r3, #20]
 800a738:	6118      	str	r0, [r3, #16]
  CS_IDLE;
 800a73a:	4909      	ldr	r1, [pc, #36]	; (800a760 <_Z15writeRegister16tt+0x5c>)
 800a73c:	6809      	ldr	r1, [r1, #0]
 800a73e:	60d1      	str	r1, [r2, #12]
 800a740:	f04f 3188 	mov.w	r1, #2290649224	; 0x88888888
 800a744:	6011      	str	r1, [r2, #0]
 800a746:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a74a:	611a      	str	r2, [r3, #16]
 800a74c:	4b05      	ldr	r3, [pc, #20]	; (800a764 <_Z15writeRegister16tt+0x60>)
 800a74e:	681a      	ldr	r2, [r3, #0]
 800a750:	4b05      	ldr	r3, [pc, #20]	; (800a768 <_Z15writeRegister16tt+0x64>)
 800a752:	601a      	str	r2, [r3, #0]
}
 800a754:	bd10      	pop	{r4, pc}
 800a756:	bf00      	nop
 800a758:	40011000 	.word	0x40011000
 800a75c:	40010c00 	.word	0x40010c00
 800a760:	20000a64 	.word	0x20000a64
 800a764:	20000a60 	.word	0x20000a60
 800a768:	40010400 	.word	0x40010400

0800a76c <_Z15writeRegister32hm>:

/*****************************************************************************/
void writeRegister32(uint8_t r, uint32_t d)
{
 800a76c:	b510      	push	{r4, lr}
 800a76e:	460c      	mov	r4, r1
  writeCommand(r);
 800a770:	f7ff fe28 	bl	800a3c4 <_ZL12writeCommandh>
  CD_DATA;
 800a774:	4b1c      	ldr	r3, [pc, #112]	; (800a7e8 <_Z15writeRegister32hm+0x7c>)
 800a776:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a77a:	611a      	str	r2, [r3, #16]
  write8(d >> 24);
 800a77c:	0e21      	lsrs	r1, r4, #24
 800a77e:	040a      	lsls	r2, r1, #16
 800a780:	f482 027f 	eor.w	r2, r2, #16711680	; 0xff0000
 800a784:	430a      	orrs	r2, r1
 800a786:	4819      	ldr	r0, [pc, #100]	; (800a7ec <_Z15writeRegister32hm+0x80>)
 800a788:	6102      	str	r2, [r0, #16]
 800a78a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800a78e:	615a      	str	r2, [r3, #20]
 800a790:	611a      	str	r2, [r3, #16]
  write8(d >> 16);
 800a792:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800a796:	ea4f 410c 	mov.w	r1, ip, lsl #16
 800a79a:	f481 017f 	eor.w	r1, r1, #16711680	; 0xff0000
 800a79e:	ea41 010c 	orr.w	r1, r1, ip
 800a7a2:	6101      	str	r1, [r0, #16]
 800a7a4:	615a      	str	r2, [r3, #20]
 800a7a6:	611a      	str	r2, [r3, #16]
  write8(d >> 8);
 800a7a8:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 800a7ac:	ea4f 410c 	mov.w	r1, ip, lsl #16
 800a7b0:	f481 017f 	eor.w	r1, r1, #16711680	; 0xff0000
 800a7b4:	ea41 010c 	orr.w	r1, r1, ip
 800a7b8:	6101      	str	r1, [r0, #16]
 800a7ba:	615a      	str	r2, [r3, #20]
 800a7bc:	611a      	str	r2, [r3, #16]
  write8(d);
 800a7be:	0421      	lsls	r1, r4, #16
 800a7c0:	f481 017f 	eor.w	r1, r1, #16711680	; 0xff0000
 800a7c4:	430c      	orrs	r4, r1
 800a7c6:	6104      	str	r4, [r0, #16]
 800a7c8:	615a      	str	r2, [r3, #20]
 800a7ca:	611a      	str	r2, [r3, #16]
  CS_IDLE;
 800a7cc:	4a08      	ldr	r2, [pc, #32]	; (800a7f0 <_Z15writeRegister32hm+0x84>)
 800a7ce:	6812      	ldr	r2, [r2, #0]
 800a7d0:	60c2      	str	r2, [r0, #12]
 800a7d2:	f04f 3288 	mov.w	r2, #2290649224	; 0x88888888
 800a7d6:	6002      	str	r2, [r0, #0]
 800a7d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a7dc:	611a      	str	r2, [r3, #16]
 800a7de:	4b05      	ldr	r3, [pc, #20]	; (800a7f4 <_Z15writeRegister32hm+0x88>)
 800a7e0:	681a      	ldr	r2, [r3, #0]
 800a7e2:	4b05      	ldr	r3, [pc, #20]	; (800a7f8 <_Z15writeRegister32hm+0x8c>)
 800a7e4:	601a      	str	r2, [r3, #0]
}
 800a7e6:	bd10      	pop	{r4, pc}
 800a7e8:	40011000 	.word	0x40011000
 800a7ec:	40010c00 	.word	0x40010c00
 800a7f0:	20000a64 	.word	0x20000a64
 800a7f4:	20000a60 	.word	0x20000a60
 800a7f8:	40010400 	.word	0x40010400

0800a7fc <_Z13setAddrWindowiiii>:
{
 800a7fc:	b538      	push	{r3, r4, r5, lr}
 800a7fe:	460d      	mov	r5, r1
 800a800:	461c      	mov	r4, r3
    writeRegister32(ILI9341_COLADDRSET, t);  // HX8357D uses same registers!
 800a802:	ea42 4100 	orr.w	r1, r2, r0, lsl #16
 800a806:	202a      	movs	r0, #42	; 0x2a
 800a808:	f7ff ffb0 	bl	800a76c <_Z15writeRegister32hm>
    writeRegister32(ILI9341_PAGEADDRSET, t); // HX8357D uses same registers!
 800a80c:	ea44 4105 	orr.w	r1, r4, r5, lsl #16
 800a810:	202b      	movs	r0, #43	; 0x2b
 800a812:	f7ff ffab 	bl	800a76c <_Z15writeRegister32hm>
}
 800a816:	bd38      	pop	{r3, r4, r5, pc}

0800a818 <_Z13ili9341_beginv>:
{
 800a818:	b510      	push	{r4, lr}
  CS_IDLE; // Set all control bits to HIGH (idle)
 800a81a:	4b31      	ldr	r3, [pc, #196]	; (800a8e0 <_Z13ili9341_beginv+0xc8>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	4c31      	ldr	r4, [pc, #196]	; (800a8e4 <_Z13ili9341_beginv+0xcc>)
 800a820:	60e3      	str	r3, [r4, #12]
 800a822:	f04f 3388 	mov.w	r3, #2290649224	; 0x88888888
 800a826:	6023      	str	r3, [r4, #0]
 800a828:	4b2f      	ldr	r3, [pc, #188]	; (800a8e8 <_Z13ili9341_beginv+0xd0>)
 800a82a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a82e:	611a      	str	r2, [r3, #16]
 800a830:	4a2e      	ldr	r2, [pc, #184]	; (800a8ec <_Z13ili9341_beginv+0xd4>)
 800a832:	6811      	ldr	r1, [r2, #0]
 800a834:	4a2e      	ldr	r2, [pc, #184]	; (800a8f0 <_Z13ili9341_beginv+0xd8>)
 800a836:	6011      	str	r1, [r2, #0]
  CD_DATA; // Signals are ACTIVE LOW
 800a838:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a83c:	611a      	str	r2, [r3, #16]
  WR_IDLE;
 800a83e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800a842:	611a      	str	r2, [r3, #16]
  RD_IDLE;
 800a844:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800a848:	2240      	movs	r2, #64	; 0x40
 800a84a:	611a      	str	r2, [r3, #16]
  ili9341_reset();
 800a84c:	f7ff fdea 	bl	800a424 <_Z13ili9341_resetv>
  setWriteDir();
 800a850:	f04f 3333 	mov.w	r3, #858993459	; 0x33333333
 800a854:	6023      	str	r3, [r4, #0]
  writeRegister8(ILI9341_SOFTRESET, 0);
 800a856:	2100      	movs	r1, #0
 800a858:	2001      	movs	r0, #1
 800a85a:	f7ff ff0f 	bl	800a67c <_Z14writeRegister8hh>
  delayMS(50);
 800a85e:	2032      	movs	r0, #50	; 0x32
 800a860:	f7ff f8ae 	bl	80099c0 <_Z7delayMSm>
  dispControllerId = (uint16_t)(readReg32(0x04) & 0xffff);
 800a864:	2004      	movs	r0, #4
 800a866:	f7ff fed3 	bl	800a610 <_Z9readReg32h>
 800a86a:	4c22      	ldr	r4, [pc, #136]	; (800a8f4 <_Z13ili9341_beginv+0xdc>)
 800a86c:	8020      	strh	r0, [r4, #0]
  writeRegister8(ILI9341_DISPLAYOFF, 0);
 800a86e:	2100      	movs	r1, #0
 800a870:	2028      	movs	r0, #40	; 0x28
 800a872:	f7ff ff03 	bl	800a67c <_Z14writeRegister8hh>
  writeRegister8(ILI9341_POWERCONTROL1, 0x23);
 800a876:	2123      	movs	r1, #35	; 0x23
 800a878:	20c0      	movs	r0, #192	; 0xc0
 800a87a:	f7ff feff 	bl	800a67c <_Z14writeRegister8hh>
  writeRegister8(ILI9341_POWERCONTROL2, 0x10);
 800a87e:	2110      	movs	r1, #16
 800a880:	20c1      	movs	r0, #193	; 0xc1
 800a882:	f7ff fefb 	bl	800a67c <_Z14writeRegister8hh>
  writeRegister16(ILI9341_VCOMCONTROL1, 0x2B2B);
 800a886:	f642 312b 	movw	r1, #11051	; 0x2b2b
 800a88a:	20c5      	movs	r0, #197	; 0xc5
 800a88c:	f7ff ff3a 	bl	800a704 <_Z15writeRegister16tt>
  writeRegister8(ILI9341_VCOMCONTROL2, 0xC0);
 800a890:	21c0      	movs	r1, #192	; 0xc0
 800a892:	20c7      	movs	r0, #199	; 0xc7
 800a894:	f7ff fef2 	bl	800a67c <_Z14writeRegister8hh>
  writeRegister8(ILI9341_MADCTL , ILI9341_MADCTL_MY | ILI9341_MADCTL_BGR);
 800a898:	2188      	movs	r1, #136	; 0x88
 800a89a:	2036      	movs	r0, #54	; 0x36
 800a89c:	f7ff feee 	bl	800a67c <_Z14writeRegister8hh>
  writeRegister8(ILI9341_PIXELFORMAT, 0x55);
 800a8a0:	2155      	movs	r1, #85	; 0x55
 800a8a2:	203a      	movs	r0, #58	; 0x3a
 800a8a4:	f7ff feea 	bl	800a67c <_Z14writeRegister8hh>
  writeRegister16(ILI9341_FRAMECONTROL, 0x001B);
 800a8a8:	211b      	movs	r1, #27
 800a8aa:	20b1      	movs	r0, #177	; 0xb1
 800a8ac:	f7ff ff2a 	bl	800a704 <_Z15writeRegister16tt>
  writeRegister8(ILI9341_ENTRYMODE, 0x07);
 800a8b0:	2107      	movs	r1, #7
 800a8b2:	20b7      	movs	r0, #183	; 0xb7
 800a8b4:	f7ff fee2 	bl	800a67c <_Z14writeRegister8hh>
  writeRegister8(ILI9341_SLEEPOUT, 0);
 800a8b8:	2100      	movs	r1, #0
 800a8ba:	2011      	movs	r0, #17
 800a8bc:	f7ff fede 	bl	800a67c <_Z14writeRegister8hh>
  delayMS(120);
 800a8c0:	2078      	movs	r0, #120	; 0x78
 800a8c2:	f7ff f87d 	bl	80099c0 <_Z7delayMSm>
  writeRegister8(ILI9341_DISPLAYON, 0);
 800a8c6:	2100      	movs	r1, #0
 800a8c8:	2029      	movs	r0, #41	; 0x29
 800a8ca:	f7ff fed7 	bl	800a67c <_Z14writeRegister8hh>
  setAddrWindow(0, 0, TFTWIDTH-1, TFTHEIGHT-1);
 800a8ce:	f240 133f 	movw	r3, #319	; 0x13f
 800a8d2:	461a      	mov	r2, r3
 800a8d4:	2100      	movs	r1, #0
 800a8d6:	4608      	mov	r0, r1
 800a8d8:	f7ff ff90 	bl	800a7fc <_Z13setAddrWindowiiii>
}
 800a8dc:	8820      	ldrh	r0, [r4, #0]
 800a8de:	bd10      	pop	{r4, pc}
 800a8e0:	20000a64 	.word	0x20000a64
 800a8e4:	40010c00 	.word	0x40010c00
 800a8e8:	40011000 	.word	0x40011000
 800a8ec:	20000a60 	.word	0x20000a60
 800a8f0:	40010400 	.word	0x40010400
 800a8f4:	20000a5c 	.word	0x20000a5c

0800a8f8 <_Z13drawFastVLinessst>:
{
 800a8f8:	b538      	push	{r3, r4, r5, lr}
     (y      >= TFTHEIGHTREAL) || ((y2 = (y+length-1)) <  0     )) return;
 800a8fa:	1e14      	subs	r4, r2, #0
 800a8fc:	dd1f      	ble.n	800a93e <_Z13drawFastVLinessst+0x46>
 800a8fe:	461d      	mov	r5, r3
     (x      <  0      ) || ( x                  >= TFTWIDTH) ||
 800a900:	b283      	uxth	r3, r0
 800a902:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800a906:	d21a      	bcs.n	800a93e <_Z13drawFastVLinessst+0x46>
 800a908:	29ef      	cmp	r1, #239	; 0xef
 800a90a:	dc18      	bgt.n	800a93e <_Z13drawFastVLinessst+0x46>
     (y      >= TFTHEIGHTREAL) || ((y2 = (y+length-1)) <  0     )) return;
 800a90c:	190a      	adds	r2, r1, r4
 800a90e:	b292      	uxth	r2, r2
 800a910:	1e53      	subs	r3, r2, #1
 800a912:	b21b      	sxth	r3, r3
 800a914:	2b00      	cmp	r3, #0
 800a916:	db12      	blt.n	800a93e <_Z13drawFastVLinessst+0x46>
  if(y < 0) {         // Clip top
 800a918:	2900      	cmp	r1, #0
    length += y;
 800a91a:	bfbc      	itt	lt
 800a91c:	b214      	sxthlt	r4, r2
    y       = 0;
 800a91e:	2100      	movlt	r1, #0
  if(y2 >= TFTHEIGHTREAL) { // Clip bottom
 800a920:	2bef      	cmp	r3, #239	; 0xef
 800a922:	dd03      	ble.n	800a92c <_Z13drawFastVLinessst+0x34>
    length  = y2 - y + 1;
 800a924:	f1c1 02f0 	rsb	r2, r1, #240	; 0xf0
 800a928:	b214      	sxth	r4, r2
    y2      = TFTHEIGHTREAL - 1;
 800a92a:	23ef      	movs	r3, #239	; 0xef
  setAddrWindow(x, y, x, y2);
 800a92c:	4602      	mov	r2, r0
 800a92e:	f7ff ff65 	bl	800a7fc <_Z13setAddrWindowiiii>
  flood(color, length);
 800a932:	4621      	mov	r1, r4
 800a934:	4628      	mov	r0, r5
 800a936:	f7ff fd89 	bl	800a44c <_Z5floodtm>
  ili9341_setLR();
 800a93a:	f7ff fed4 	bl	800a6e6 <_Z13ili9341_setLRv>
}
 800a93e:	bd38      	pop	{r3, r4, r5, pc}

0800a940 <_Z8fillRectsssst>:
{
 800a940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     ((x2 = x1+w-1) <  0     ) || ((y2  = y1+h-1) <  0      )) return;
 800a942:	1e14      	subs	r4, r2, #0
 800a944:	dd35      	ble.n	800a9b2 <_Z8fillRectsssst+0x72>
 800a946:	461d      	mov	r5, r3
  if( (w            <= 0     ) ||  (h             <= 0      ) ||
 800a948:	2b00      	cmp	r3, #0
 800a94a:	dd32      	ble.n	800a9b2 <_Z8fillRectsssst+0x72>
 800a94c:	f5b0 7fa0 	cmp.w	r0, #320	; 0x140
 800a950:	da2f      	bge.n	800a9b2 <_Z8fillRectsssst+0x72>
      (x1           >= TFTWIDTH) ||  (y1            >= TFTHEIGHTREAL) ||
 800a952:	29ef      	cmp	r1, #239	; 0xef
 800a954:	dc2d      	bgt.n	800a9b2 <_Z8fillRectsssst+0x72>
     ((x2 = x1+w-1) <  0     ) || ((y2  = y1+h-1) <  0      )) return;
 800a956:	fa1f fc80 	uxth.w	ip, r0
 800a95a:	b2a6      	uxth	r6, r4
 800a95c:	f10c 32ff 	add.w	r2, ip, #4294967295
 800a960:	4432      	add	r2, r6
 800a962:	b212      	sxth	r2, r2
      (x1           >= TFTWIDTH) ||  (y1            >= TFTHEIGHTREAL) ||
 800a964:	2a00      	cmp	r2, #0
 800a966:	db24      	blt.n	800a9b2 <_Z8fillRectsssst+0x72>
     ((x2 = x1+w-1) <  0     ) || ((y2  = y1+h-1) <  0      )) return;
 800a968:	fa1f fe81 	uxth.w	lr, r1
 800a96c:	b29f      	uxth	r7, r3
 800a96e:	f10e 33ff 	add.w	r3, lr, #4294967295
 800a972:	443b      	add	r3, r7
 800a974:	b21b      	sxth	r3, r3
  if( (w            <= 0     ) ||  (h             <= 0      ) ||
 800a976:	2b00      	cmp	r3, #0
 800a978:	db1b      	blt.n	800a9b2 <_Z8fillRectsssst+0x72>
  if(x1 < 0) { // Clip left
 800a97a:	2800      	cmp	r0, #0
 800a97c:	db1a      	blt.n	800a9b4 <_Z8fillRectsssst+0x74>
  if(y1 < 0) { // Clip top
 800a97e:	2900      	cmp	r1, #0
 800a980:	db1d      	blt.n	800a9be <_Z8fillRectsssst+0x7e>
  if(x2 >= TFTWIDTH) { // Clip right
 800a982:	f5b2 7fa0 	cmp.w	r2, #320	; 0x140
 800a986:	db04      	blt.n	800a992 <_Z8fillRectsssst+0x52>
    w  = x2 - x1 + 1;
 800a988:	f5c0 72a0 	rsb	r2, r0, #320	; 0x140
 800a98c:	b214      	sxth	r4, r2
    x2 = TFTWIDTH - 1;
 800a98e:	f240 123f 	movw	r2, #319	; 0x13f
  if(y2 >= TFTHEIGHTREAL) { // Clip bottom
 800a992:	2bef      	cmp	r3, #239	; 0xef
 800a994:	dd03      	ble.n	800a99e <_Z8fillRectsssst+0x5e>
    h  = y2 - y1 + 1;
 800a996:	f1c1 05f0 	rsb	r5, r1, #240	; 0xf0
 800a99a:	b22d      	sxth	r5, r5
    y2 = TFTHEIGHTREAL - 1;
 800a99c:	23ef      	movs	r3, #239	; 0xef
  setAddrWindow(x1, y1, x2, y2);
 800a99e:	f7ff ff2d 	bl	800a7fc <_Z13setAddrWindowiiii>
  flood(fillcolor, (uint32_t)w * (uint32_t)h);
 800a9a2:	fb05 f104 	mul.w	r1, r5, r4
 800a9a6:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 800a9aa:	f7ff fd4f 	bl	800a44c <_Z5floodtm>
  ili9341_setLR();
 800a9ae:	f7ff fe9a 	bl	800a6e6 <_Z13ili9341_setLRv>
}
 800a9b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    w += x1;
 800a9b4:	eb0c 0406 	add.w	r4, ip, r6
 800a9b8:	b224      	sxth	r4, r4
    x1 = 0;
 800a9ba:	2000      	movs	r0, #0
 800a9bc:	e7df      	b.n	800a97e <_Z8fillRectsssst+0x3e>
    h += y1;
 800a9be:	eb0e 0507 	add.w	r5, lr, r7
 800a9c2:	b22d      	sxth	r5, r5
    y1 = 0;
 800a9c4:	2100      	movs	r1, #0
 800a9c6:	e7dc      	b.n	800a982 <_Z8fillRectsssst+0x42>

0800a9c8 <_Z11setRotationh>:
{
 800a9c8:	b508      	push	{r3, lr}
   if ( dispControllerId==0x8552)
 800a9ca:	4b15      	ldr	r3, [pc, #84]	; (800aa20 <_Z11setRotationh+0x58>)
 800a9cc:	881a      	ldrh	r2, [r3, #0]
 800a9ce:	f248 5352 	movw	r3, #34130	; 0x8552
 800a9d2:	429a      	cmp	r2, r3
 800a9d4:	d005      	beq.n	800a9e2 <_Z11setRotationh+0x1a>
   switch (x)
 800a9d6:	2803      	cmp	r0, #3
 800a9d8:	d81f      	bhi.n	800aa1a <_Z11setRotationh+0x52>
 800a9da:	e8df f000 	tbb	[pc, r0]
 800a9de:	1c1a      	.short	0x1c1a
 800a9e0:	180c      	.short	0x180c
	   x = (x+1) % 4; // Landscape & portrait are inverted compared to ILI
 800a9e2:	3001      	adds	r0, #1
 800a9e4:	4243      	negs	r3, r0
 800a9e6:	f000 0003 	and.w	r0, r0, #3
 800a9ea:	f003 0303 	and.w	r3, r3, #3
 800a9ee:	bf58      	it	pl
 800a9f0:	4258      	negpl	r0, r3
 800a9f2:	b2c0      	uxtb	r0, r0
 800a9f4:	e7ef      	b.n	800a9d6 <_Z11setRotationh+0xe>
   switch (x)
 800a9f6:	2148      	movs	r1, #72	; 0x48
   writeRegister8(ILI9341_MADCTL, t ); // MADCTL
 800a9f8:	2036      	movs	r0, #54	; 0x36
 800a9fa:	f7ff fe3f 	bl	800a67c <_Z14writeRegister8hh>
   setAddrWindow(0, 0, TFTWIDTH - 1, TFTHEIGHT - 1); // CS_IDLE happens here
 800a9fe:	f240 133f 	movw	r3, #319	; 0x13f
 800aa02:	461a      	mov	r2, r3
 800aa04:	2100      	movs	r1, #0
 800aa06:	4608      	mov	r0, r1
 800aa08:	f7ff fef8 	bl	800a7fc <_Z13setAddrWindowiiii>
}
 800aa0c:	bd08      	pop	{r3, pc}
     t = ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR;
 800aa0e:	2128      	movs	r1, #40	; 0x28
     break;
 800aa10:	e7f2      	b.n	800a9f8 <_Z11setRotationh+0x30>
    t = ILI9341_MADCTL_MY | ILI9341_MADCTL_BGR;
 800aa12:	2188      	movs	r1, #136	; 0x88
    break;
 800aa14:	e7f0      	b.n	800a9f8 <_Z11setRotationh+0x30>
     t = ILI9341_MADCTL_MX | ILI9341_MADCTL_MY | ILI9341_MADCTL_MV | ILI9341_MADCTL_BGR;
 800aa16:	21e8      	movs	r1, #232	; 0xe8
     break;
 800aa18:	e7ee      	b.n	800a9f8 <_Z11setRotationh+0x30>
   uint16_t t = 0;
 800aa1a:	2100      	movs	r1, #0
 800aa1c:	e7ec      	b.n	800a9f8 <_Z11setRotationh+0x30>
 800aa1e:	bf00      	nop
 800aa20:	20000a5c 	.word	0x20000a5c

0800aa24 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800aa24:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800aa26:	e003      	b.n	800aa30 <LoopCopyDataInit>

0800aa28 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800aa28:	4b0b      	ldr	r3, [pc, #44]	; (800aa58 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800aa2a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800aa2c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800aa2e:	3104      	adds	r1, #4

0800aa30 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800aa30:	480a      	ldr	r0, [pc, #40]	; (800aa5c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800aa32:	4b0b      	ldr	r3, [pc, #44]	; (800aa60 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800aa34:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800aa36:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800aa38:	d3f6      	bcc.n	800aa28 <CopyDataInit>
  ldr r2, =_sbss
 800aa3a:	4a0a      	ldr	r2, [pc, #40]	; (800aa64 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800aa3c:	e002      	b.n	800aa44 <LoopFillZerobss>

0800aa3e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800aa3e:	2300      	movs	r3, #0
  str r3, [r2], #4
 800aa40:	f842 3b04 	str.w	r3, [r2], #4

0800aa44 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800aa44:	4b08      	ldr	r3, [pc, #32]	; (800aa68 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800aa46:	429a      	cmp	r2, r3
  bcc FillZerobss
 800aa48:	d3f9      	bcc.n	800aa3e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800aa4a:	f7ff fb35 	bl	800a0b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800aa4e:	f001 f90b 	bl	800bc68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800aa52:	f7ff f80f 	bl	8009a74 <main>
  bx lr
 800aa56:	4770      	bx	lr
  ldr r3, =_sidata
 800aa58:	0800e674 	.word	0x0800e674
  ldr r0, =_sdata
 800aa5c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800aa60:	20000854 	.word	0x20000854
  ldr r2, =_sbss
 800aa64:	20000854 	.word	0x20000854
  ldr r3, = _ebss
 800aa68:	20000acc 	.word	0x20000acc

0800aa6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800aa6c:	e7fe      	b.n	800aa6c <ADC1_2_IRQHandler>
	...

0800aa70 <_ZdlPvj>:
 800aa70:	f000 b848 	b.w	800ab04 <_ZdlPv>

0800aa74 <_Znwj>:
 800aa74:	2801      	cmp	r0, #1
 800aa76:	bf38      	it	cc
 800aa78:	2001      	movcc	r0, #1
 800aa7a:	b510      	push	{r4, lr}
 800aa7c:	4604      	mov	r4, r0
 800aa7e:	4620      	mov	r0, r4
 800aa80:	f001 f91a 	bl	800bcb8 <malloc>
 800aa84:	b100      	cbz	r0, 800aa88 <_Znwj+0x14>
 800aa86:	bd10      	pop	{r4, pc}
 800aa88:	f000 f9da 	bl	800ae40 <_ZSt15get_new_handlerv>
 800aa8c:	b108      	cbz	r0, 800aa92 <_Znwj+0x1e>
 800aa8e:	4780      	blx	r0
 800aa90:	e7f5      	b.n	800aa7e <_Znwj+0xa>
 800aa92:	2004      	movs	r0, #4
 800aa94:	f000 f8aa 	bl	800abec <__cxa_allocate_exception>
 800aa98:	4b02      	ldr	r3, [pc, #8]	; (800aaa4 <_Znwj+0x30>)
 800aa9a:	4a03      	ldr	r2, [pc, #12]	; (800aaa8 <_Znwj+0x34>)
 800aa9c:	4903      	ldr	r1, [pc, #12]	; (800aaac <_Znwj+0x38>)
 800aa9e:	6003      	str	r3, [r0, #0]
 800aaa0:	f000 f97a 	bl	800ad98 <__cxa_throw>
 800aaa4:	0800d910 	.word	0x0800d910
 800aaa8:	0800aad5 	.word	0x0800aad5
 800aaac:	0800d8ec 	.word	0x0800d8ec

0800aab0 <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>:
 800aab0:	684b      	ldr	r3, [r1, #4]
 800aab2:	e9c0 1300 	strd	r1, r3, [r0]
 800aab6:	684b      	ldr	r3, [r1, #4]
 800aab8:	6018      	str	r0, [r3, #0]
 800aaba:	6048      	str	r0, [r1, #4]
 800aabc:	4770      	bx	lr
 800aabe:	bf00      	nop

0800aac0 <_ZNSt8__detail15_List_node_base9_M_unhookEv>:
 800aac0:	e9d0 3200 	ldrd	r3, r2, [r0]
 800aac4:	6013      	str	r3, [r2, #0]
 800aac6:	605a      	str	r2, [r3, #4]
 800aac8:	4770      	bx	lr
 800aaca:	bf00      	nop

0800aacc <_ZNKSt9bad_alloc4whatEv>:
 800aacc:	4800      	ldr	r0, [pc, #0]	; (800aad0 <_ZNKSt9bad_alloc4whatEv+0x4>)
 800aace:	4770      	bx	lr
 800aad0:	0800d8dc 	.word	0x0800d8dc

0800aad4 <_ZNSt9bad_allocD1Ev>:
 800aad4:	b510      	push	{r4, lr}
 800aad6:	4604      	mov	r4, r0
 800aad8:	4b02      	ldr	r3, [pc, #8]	; (800aae4 <_ZNSt9bad_allocD1Ev+0x10>)
 800aada:	6003      	str	r3, [r0, #0]
 800aadc:	f000 f8c2 	bl	800ac64 <_ZNSt9exceptionD1Ev>
 800aae0:	4620      	mov	r0, r4
 800aae2:	bd10      	pop	{r4, pc}
 800aae4:	0800d910 	.word	0x0800d910

0800aae8 <_ZNSt9bad_allocD0Ev>:
 800aae8:	b510      	push	{r4, lr}
 800aaea:	4604      	mov	r4, r0
 800aaec:	4b04      	ldr	r3, [pc, #16]	; (800ab00 <_ZNSt9bad_allocD0Ev+0x18>)
 800aaee:	6003      	str	r3, [r0, #0]
 800aaf0:	f000 f8b8 	bl	800ac64 <_ZNSt9exceptionD1Ev>
 800aaf4:	4620      	mov	r0, r4
 800aaf6:	2104      	movs	r1, #4
 800aaf8:	f7ff ffba 	bl	800aa70 <_ZdlPvj>
 800aafc:	4620      	mov	r0, r4
 800aafe:	bd10      	pop	{r4, pc}
 800ab00:	0800d910 	.word	0x0800d910

0800ab04 <_ZdlPv>:
 800ab04:	f001 b8e0 	b.w	800bcc8 <free>

0800ab08 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0>:
 800ab08:	491f      	ldr	r1, [pc, #124]	; (800ab88 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x80>)
 800ab0a:	b530      	push	{r4, r5, lr}
 800ab0c:	684b      	ldr	r3, [r1, #4]
 800ab0e:	f1a0 0408 	sub.w	r4, r0, #8
 800ab12:	b35b      	cbz	r3, 800ab6c <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x64>
 800ab14:	f850 5c08 	ldr.w	r5, [r0, #-8]
 800ab18:	eb04 0e05 	add.w	lr, r4, r5
 800ab1c:	4573      	cmp	r3, lr
 800ab1e:	d825      	bhi.n	800ab6c <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x64>
 800ab20:	d01f      	beq.n	800ab62 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x5a>
 800ab22:	685a      	ldr	r2, [r3, #4]
 800ab24:	f101 0c04 	add.w	ip, r1, #4
 800ab28:	b932      	cbnz	r2, 800ab38 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x30>
 800ab2a:	e00f      	b.n	800ab4c <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x44>
 800ab2c:	6851      	ldr	r1, [r2, #4]
 800ab2e:	f103 0c04 	add.w	ip, r3, #4
 800ab32:	b311      	cbz	r1, 800ab7a <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x72>
 800ab34:	4613      	mov	r3, r2
 800ab36:	460a      	mov	r2, r1
 800ab38:	4596      	cmp	lr, r2
 800ab3a:	d3f7      	bcc.n	800ab2c <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x24>
 800ab3c:	bf04      	itt	eq
 800ab3e:	e9de 2100 	ldrdeq	r2, r1, [lr]
 800ab42:	6059      	streq	r1, [r3, #4]
 800ab44:	f8dc 3000 	ldr.w	r3, [ip]
 800ab48:	bf08      	it	eq
 800ab4a:	18ad      	addeq	r5, r5, r2
 800ab4c:	681a      	ldr	r2, [r3, #0]
 800ab4e:	1899      	adds	r1, r3, r2
 800ab50:	428c      	cmp	r4, r1
 800ab52:	d00f      	beq.n	800ab74 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x6c>
 800ab54:	685b      	ldr	r3, [r3, #4]
 800ab56:	e940 5302 	strd	r5, r3, [r0, #-8]
 800ab5a:	f8dc 3000 	ldr.w	r3, [ip]
 800ab5e:	605c      	str	r4, [r3, #4]
 800ab60:	bd30      	pop	{r4, r5, pc}
 800ab62:	681a      	ldr	r2, [r3, #0]
 800ab64:	685b      	ldr	r3, [r3, #4]
 800ab66:	442a      	add	r2, r5
 800ab68:	f840 2c08 	str.w	r2, [r0, #-8]
 800ab6c:	f840 3c04 	str.w	r3, [r0, #-4]
 800ab70:	604c      	str	r4, [r1, #4]
 800ab72:	bd30      	pop	{r4, r5, pc}
 800ab74:	442a      	add	r2, r5
 800ab76:	601a      	str	r2, [r3, #0]
 800ab78:	bd30      	pop	{r4, r5, pc}
 800ab7a:	685b      	ldr	r3, [r3, #4]
 800ab7c:	681a      	ldr	r2, [r3, #0]
 800ab7e:	1899      	adds	r1, r3, r2
 800ab80:	428c      	cmp	r4, r1
 800ab82:	d1e7      	bne.n	800ab54 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x4c>
 800ab84:	e7f6      	b.n	800ab74 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x6c>
 800ab86:	bf00      	nop
 800ab88:	20000a68 	.word	0x20000a68

0800ab8c <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0>:
 800ab8c:	4916      	ldr	r1, [pc, #88]	; (800abe8 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x5c>)
 800ab8e:	f100 0208 	add.w	r2, r0, #8
 800ab92:	684b      	ldr	r3, [r1, #4]
 800ab94:	2a08      	cmp	r2, #8
 800ab96:	bf38      	it	cc
 800ab98:	2208      	movcc	r2, #8
 800ab9a:	b1ab      	cbz	r3, 800abc8 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x3c>
 800ab9c:	3207      	adds	r2, #7
 800ab9e:	f022 0207 	bic.w	r2, r2, #7
 800aba2:	1d08      	adds	r0, r1, #4
 800aba4:	e002      	b.n	800abac <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x20>
 800aba6:	1d18      	adds	r0, r3, #4
 800aba8:	685b      	ldr	r3, [r3, #4]
 800abaa:	b16b      	cbz	r3, 800abc8 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x3c>
 800abac:	6819      	ldr	r1, [r3, #0]
 800abae:	428a      	cmp	r2, r1
 800abb0:	d8f9      	bhi.n	800aba6 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x1a>
 800abb2:	b410      	push	{r4}
 800abb4:	1a8c      	subs	r4, r1, r2
 800abb6:	2c07      	cmp	r4, #7
 800abb8:	d808      	bhi.n	800abcc <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x40>
 800abba:	685a      	ldr	r2, [r3, #4]
 800abbc:	6019      	str	r1, [r3, #0]
 800abbe:	3308      	adds	r3, #8
 800abc0:	6002      	str	r2, [r0, #0]
 800abc2:	bc10      	pop	{r4}
 800abc4:	4618      	mov	r0, r3
 800abc6:	4770      	bx	lr
 800abc8:	4618      	mov	r0, r3
 800abca:	4770      	bx	lr
 800abcc:	f8d3 c004 	ldr.w	ip, [r3, #4]
 800abd0:	1899      	adds	r1, r3, r2
 800abd2:	f8c1 c004 	str.w	ip, [r1, #4]
 800abd6:	509c      	str	r4, [r3, r2]
 800abd8:	6803      	ldr	r3, [r0, #0]
 800abda:	bc10      	pop	{r4}
 800abdc:	601a      	str	r2, [r3, #0]
 800abde:	3308      	adds	r3, #8
 800abe0:	6001      	str	r1, [r0, #0]
 800abe2:	4618      	mov	r0, r3
 800abe4:	4770      	bx	lr
 800abe6:	bf00      	nop
 800abe8:	20000a68 	.word	0x20000a68

0800abec <__cxa_allocate_exception>:
 800abec:	b510      	push	{r4, lr}
 800abee:	f100 0480 	add.w	r4, r0, #128	; 0x80
 800abf2:	4620      	mov	r0, r4
 800abf4:	f001 f860 	bl	800bcb8 <malloc>
 800abf8:	4603      	mov	r3, r0
 800abfa:	b130      	cbz	r0, 800ac0a <__cxa_allocate_exception+0x1e>
 800abfc:	2280      	movs	r2, #128	; 0x80
 800abfe:	2100      	movs	r1, #0
 800ac00:	4618      	mov	r0, r3
 800ac02:	f001 fac3 	bl	800c18c <memset>
 800ac06:	3080      	adds	r0, #128	; 0x80
 800ac08:	bd10      	pop	{r4, pc}
 800ac0a:	4620      	mov	r0, r4
 800ac0c:	f7ff ffbe 	bl	800ab8c <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0>
 800ac10:	4603      	mov	r3, r0
 800ac12:	2800      	cmp	r0, #0
 800ac14:	d1f2      	bne.n	800abfc <__cxa_allocate_exception+0x10>
 800ac16:	f000 f849 	bl	800acac <_ZSt9terminatev>
 800ac1a:	bf00      	nop

0800ac1c <__cxa_free_exception>:
 800ac1c:	4a06      	ldr	r2, [pc, #24]	; (800ac38 <__cxa_free_exception+0x1c>)
 800ac1e:	3880      	subs	r0, #128	; 0x80
 800ac20:	6893      	ldr	r3, [r2, #8]
 800ac22:	4298      	cmp	r0, r3
 800ac24:	d905      	bls.n	800ac32 <__cxa_free_exception+0x16>
 800ac26:	68d2      	ldr	r2, [r2, #12]
 800ac28:	4413      	add	r3, r2
 800ac2a:	4298      	cmp	r0, r3
 800ac2c:	d201      	bcs.n	800ac32 <__cxa_free_exception+0x16>
 800ac2e:	f7ff bf6b 	b.w	800ab08 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0>
 800ac32:	f001 b849 	b.w	800bcc8 <free>
 800ac36:	bf00      	nop
 800ac38:	20000a68 	.word	0x20000a68

0800ac3c <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv>:
 800ac3c:	b538      	push	{r3, r4, r5, lr}
 800ac3e:	f44f 651e 	mov.w	r5, #2528	; 0x9e0
 800ac42:	4c07      	ldr	r4, [pc, #28]	; (800ac60 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x24>)
 800ac44:	4628      	mov	r0, r5
 800ac46:	60e5      	str	r5, [r4, #12]
 800ac48:	f001 f836 	bl	800bcb8 <malloc>
 800ac4c:	60a0      	str	r0, [r4, #8]
 800ac4e:	b120      	cbz	r0, 800ac5a <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x1e>
 800ac50:	2300      	movs	r3, #0
 800ac52:	6060      	str	r0, [r4, #4]
 800ac54:	e9c0 5300 	strd	r5, r3, [r0]
 800ac58:	bd38      	pop	{r3, r4, r5, pc}
 800ac5a:	60e0      	str	r0, [r4, #12]
 800ac5c:	6060      	str	r0, [r4, #4]
 800ac5e:	bd38      	pop	{r3, r4, r5, pc}
 800ac60:	20000a68 	.word	0x20000a68

0800ac64 <_ZNSt9exceptionD1Ev>:
 800ac64:	4770      	bx	lr
 800ac66:	bf00      	nop

0800ac68 <_ZNSt13bad_exceptionD1Ev>:
 800ac68:	4770      	bx	lr
 800ac6a:	bf00      	nop

0800ac6c <_ZGTtNKSt13bad_exception4whatEv>:
 800ac6c:	4800      	ldr	r0, [pc, #0]	; (800ac70 <_ZGTtNKSt13bad_exception4whatEv+0x4>)
 800ac6e:	4770      	bx	lr
 800ac70:	0800d91c 	.word	0x0800d91c

0800ac74 <_ZNSt13bad_exceptionD0Ev>:
 800ac74:	b510      	push	{r4, lr}
 800ac76:	4604      	mov	r4, r0
 800ac78:	2104      	movs	r1, #4
 800ac7a:	f7ff fef9 	bl	800aa70 <_ZdlPvj>
 800ac7e:	4620      	mov	r0, r4
 800ac80:	bd10      	pop	{r4, pc}
 800ac82:	bf00      	nop

0800ac84 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800ac84:	b508      	push	{r3, lr}
 800ac86:	4780      	blx	r0
 800ac88:	f000 ffb4 	bl	800bbf4 <abort>
 800ac8c:	f000 fbf8 	bl	800b480 <__cxa_begin_catch>
 800ac90:	f000 ffb0 	bl	800bbf4 <abort>
 800ac94:	460c      	mov	r4, r1
 800ac96:	4605      	mov	r5, r0
 800ac98:	f000 fc32 	bl	800b500 <__cxa_end_catch>
 800ac9c:	3401      	adds	r4, #1
 800ac9e:	d102      	bne.n	800aca6 <_ZN10__cxxabiv111__terminateEPFvvE+0x22>
 800aca0:	4628      	mov	r0, r5
 800aca2:	f000 fb79 	bl	800b398 <__cxa_call_unexpected>
 800aca6:	f000 fa7f 	bl	800b1a8 <__cxa_end_cleanup>
 800acaa:	bf00      	nop

0800acac <_ZSt9terminatev>:
 800acac:	b508      	push	{r3, lr}
 800acae:	4b03      	ldr	r3, [pc, #12]	; (800acbc <_ZSt9terminatev+0x10>)
 800acb0:	6818      	ldr	r0, [r3, #0]
 800acb2:	f3bf 8f5b 	dmb	ish
 800acb6:	f7ff ffe5 	bl	800ac84 <_ZN10__cxxabiv111__terminateEPFvvE>
 800acba:	bf00      	nop
 800acbc:	2000000c 	.word	0x2000000c

0800acc0 <_ZN10__cxxabiv112__unexpectedEPFvvE>:
 800acc0:	b508      	push	{r3, lr}
 800acc2:	4780      	blx	r0
 800acc4:	f7ff fff2 	bl	800acac <_ZSt9terminatev>

0800acc8 <_ZSt10unexpectedv>:
 800acc8:	b508      	push	{r3, lr}
 800acca:	4b03      	ldr	r3, [pc, #12]	; (800acd8 <_ZSt10unexpectedv+0x10>)
 800accc:	6818      	ldr	r0, [r3, #0]
 800acce:	f3bf 8f5b 	dmb	ish
 800acd2:	f7ff fff5 	bl	800acc0 <_ZN10__cxxabiv112__unexpectedEPFvvE>
 800acd6:	bf00      	nop
 800acd8:	20000008 	.word	0x20000008

0800acdc <_ZSt13get_terminatev>:
 800acdc:	4b02      	ldr	r3, [pc, #8]	; (800ace8 <_ZSt13get_terminatev+0xc>)
 800acde:	6818      	ldr	r0, [r3, #0]
 800ace0:	f3bf 8f5b 	dmb	ish
 800ace4:	4770      	bx	lr
 800ace6:	bf00      	nop
 800ace8:	2000000c 	.word	0x2000000c

0800acec <_ZSt14get_unexpectedv>:
 800acec:	4b02      	ldr	r3, [pc, #8]	; (800acf8 <_ZSt14get_unexpectedv+0xc>)
 800acee:	6818      	ldr	r0, [r3, #0]
 800acf0:	f3bf 8f5b 	dmb	ish
 800acf4:	4770      	bx	lr
 800acf6:	bf00      	nop
 800acf8:	20000008 	.word	0x20000008

0800acfc <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block>:
 800acfc:	2801      	cmp	r0, #1
 800acfe:	b510      	push	{r4, lr}
 800ad00:	d81a      	bhi.n	800ad38 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x3c>
 800ad02:	f3bf 8f5b 	dmb	ish
 800ad06:	f1a1 0328 	sub.w	r3, r1, #40	; 0x28
 800ad0a:	e853 2f00 	ldrex	r2, [r3]
 800ad0e:	3a01      	subs	r2, #1
 800ad10:	e843 2000 	strex	r0, r2, [r3]
 800ad14:	2800      	cmp	r0, #0
 800ad16:	d1f8      	bne.n	800ad0a <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0xe>
 800ad18:	f3bf 8f5b 	dmb	ish
 800ad1c:	b95a      	cbnz	r2, 800ad36 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x3a>
 800ad1e:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 800ad22:	f101 0458 	add.w	r4, r1, #88	; 0x58
 800ad26:	b10b      	cbz	r3, 800ad2c <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x30>
 800ad28:	4620      	mov	r0, r4
 800ad2a:	4798      	blx	r3
 800ad2c:	4620      	mov	r0, r4
 800ad2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad32:	f7ff bf73 	b.w	800ac1c <__cxa_free_exception>
 800ad36:	bd10      	pop	{r4, pc}
 800ad38:	f851 0c14 	ldr.w	r0, [r1, #-20]
 800ad3c:	f7ff ffa2 	bl	800ac84 <_ZN10__cxxabiv111__terminateEPFvvE>

0800ad40 <__cxa_init_primary_exception>:
 800ad40:	b538      	push	{r3, r4, r5, lr}
 800ad42:	2500      	movs	r5, #0
 800ad44:	e940 121e 	strd	r1, r2, [r0, #-120]	; 0x78
 800ad48:	f840 5c80 	str.w	r5, [r0, #-128]
 800ad4c:	4604      	mov	r4, r0
 800ad4e:	f7ff ffcd 	bl	800acec <_ZSt14get_unexpectedv>
 800ad52:	f844 0c70 	str.w	r0, [r4, #-112]
 800ad56:	f7ff ffc1 	bl	800acdc <_ZSt13get_terminatev>
 800ad5a:	232b      	movs	r3, #43	; 0x2b
 800ad5c:	2147      	movs	r1, #71	; 0x47
 800ad5e:	2243      	movs	r2, #67	; 0x43
 800ad60:	f804 1c58 	strb.w	r1, [r4, #-88]
 800ad64:	f804 3c53 	strb.w	r3, [r4, #-83]
 800ad68:	214e      	movs	r1, #78	; 0x4e
 800ad6a:	f804 3c52 	strb.w	r3, [r4, #-82]
 800ad6e:	2355      	movs	r3, #85	; 0x55
 800ad70:	f804 2c55 	strb.w	r2, [r4, #-85]
 800ad74:	f804 2c54 	strb.w	r2, [r4, #-84]
 800ad78:	4a06      	ldr	r2, [pc, #24]	; (800ad94 <__cxa_init_primary_exception+0x54>)
 800ad7a:	f804 5c51 	strb.w	r5, [r4, #-81]
 800ad7e:	f804 1c57 	strb.w	r1, [r4, #-87]
 800ad82:	f804 3c56 	strb.w	r3, [r4, #-86]
 800ad86:	f844 0c6c 	str.w	r0, [r4, #-108]
 800ad8a:	f844 2c50 	str.w	r2, [r4, #-80]
 800ad8e:	f1a4 0080 	sub.w	r0, r4, #128	; 0x80
 800ad92:	bd38      	pop	{r3, r4, r5, pc}
 800ad94:	0800acfd 	.word	0x0800acfd

0800ad98 <__cxa_throw>:
 800ad98:	b570      	push	{r4, r5, r6, lr}
 800ad9a:	4604      	mov	r4, r0
 800ad9c:	460e      	mov	r6, r1
 800ad9e:	4615      	mov	r5, r2
 800ada0:	f000 fbf6 	bl	800b590 <__cxa_get_globals>
 800ada4:	4603      	mov	r3, r0
 800ada6:	4620      	mov	r0, r4
 800ada8:	685c      	ldr	r4, [r3, #4]
 800adaa:	4631      	mov	r1, r6
 800adac:	3401      	adds	r4, #1
 800adae:	462a      	mov	r2, r5
 800adb0:	605c      	str	r4, [r3, #4]
 800adb2:	f7ff ffc5 	bl	800ad40 <__cxa_init_primary_exception>
 800adb6:	2301      	movs	r3, #1
 800adb8:	4604      	mov	r4, r0
 800adba:	f844 3b28 	str.w	r3, [r4], #40
 800adbe:	4620      	mov	r0, r4
 800adc0:	f7fc fa7a 	bl	80072b8 <_Unwind_RaiseException>
 800adc4:	4620      	mov	r0, r4
 800adc6:	f000 fb5b 	bl	800b480 <__cxa_begin_catch>
 800adca:	f7ff ff6f 	bl	800acac <_ZSt9terminatev>
 800adce:	bf00      	nop

0800add0 <__cxa_rethrow>:
 800add0:	b510      	push	{r4, lr}
 800add2:	f000 fbdd 	bl	800b590 <__cxa_get_globals>
 800add6:	e9d0 4200 	ldrd	r4, r2, [r0]
 800adda:	3201      	adds	r2, #1
 800addc:	6042      	str	r2, [r0, #4]
 800adde:	b164      	cbz	r4, 800adfa <__cxa_rethrow+0x2a>
 800ade0:	f894 2020 	ldrb.w	r2, [r4, #32]
 800ade4:	2a47      	cmp	r2, #71	; 0x47
 800ade6:	d00a      	beq.n	800adfe <__cxa_rethrow+0x2e>
 800ade8:	2200      	movs	r2, #0
 800adea:	6002      	str	r2, [r0, #0]
 800adec:	3420      	adds	r4, #32
 800adee:	4620      	mov	r0, r4
 800adf0:	f7fc fa86 	bl	8007300 <_Unwind_Resume_or_Rethrow>
 800adf4:	4620      	mov	r0, r4
 800adf6:	f000 fb43 	bl	800b480 <__cxa_begin_catch>
 800adfa:	f7ff ff57 	bl	800acac <_ZSt9terminatev>
 800adfe:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
 800ae02:	2a4e      	cmp	r2, #78	; 0x4e
 800ae04:	d1f0      	bne.n	800ade8 <__cxa_rethrow+0x18>
 800ae06:	f894 2022 	ldrb.w	r2, [r4, #34]	; 0x22
 800ae0a:	2a55      	cmp	r2, #85	; 0x55
 800ae0c:	d1ec      	bne.n	800ade8 <__cxa_rethrow+0x18>
 800ae0e:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 800ae12:	2a43      	cmp	r2, #67	; 0x43
 800ae14:	d1e8      	bne.n	800ade8 <__cxa_rethrow+0x18>
 800ae16:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 800ae1a:	2a43      	cmp	r2, #67	; 0x43
 800ae1c:	d1e4      	bne.n	800ade8 <__cxa_rethrow+0x18>
 800ae1e:	f894 2025 	ldrb.w	r2, [r4, #37]	; 0x25
 800ae22:	2a2b      	cmp	r2, #43	; 0x2b
 800ae24:	d1e0      	bne.n	800ade8 <__cxa_rethrow+0x18>
 800ae26:	f894 2026 	ldrb.w	r2, [r4, #38]	; 0x26
 800ae2a:	2a2b      	cmp	r2, #43	; 0x2b
 800ae2c:	d1dc      	bne.n	800ade8 <__cxa_rethrow+0x18>
 800ae2e:	f894 2027 	ldrb.w	r2, [r4, #39]	; 0x27
 800ae32:	2a01      	cmp	r2, #1
 800ae34:	d8d8      	bhi.n	800ade8 <__cxa_rethrow+0x18>
 800ae36:	6962      	ldr	r2, [r4, #20]
 800ae38:	4252      	negs	r2, r2
 800ae3a:	6162      	str	r2, [r4, #20]
 800ae3c:	e7d6      	b.n	800adec <__cxa_rethrow+0x1c>
 800ae3e:	bf00      	nop

0800ae40 <_ZSt15get_new_handlerv>:
 800ae40:	4b02      	ldr	r3, [pc, #8]	; (800ae4c <_ZSt15get_new_handlerv+0xc>)
 800ae42:	6818      	ldr	r0, [r3, #0]
 800ae44:	f3bf 8f5b 	dmb	ish
 800ae48:	4770      	bx	lr
 800ae4a:	bf00      	nop
 800ae4c:	20000a78 	.word	0x20000a78

0800ae50 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 800ae50:	b510      	push	{r4, lr}
 800ae52:	4604      	mov	r4, r0
 800ae54:	4b02      	ldr	r3, [pc, #8]	; (800ae60 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 800ae56:	6003      	str	r3, [r0, #0]
 800ae58:	f000 f948 	bl	800b0ec <_ZN10__cxxabiv117__class_type_infoD1Ev>
 800ae5c:	4620      	mov	r0, r4
 800ae5e:	bd10      	pop	{r4, pc}
 800ae60:	0800da0c 	.word	0x0800da0c

0800ae64 <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 800ae64:	b510      	push	{r4, lr}
 800ae66:	4604      	mov	r4, r0
 800ae68:	4b04      	ldr	r3, [pc, #16]	; (800ae7c <_ZN10__cxxabiv120__si_class_type_infoD0Ev+0x18>)
 800ae6a:	6003      	str	r3, [r0, #0]
 800ae6c:	f000 f93e 	bl	800b0ec <_ZN10__cxxabiv117__class_type_infoD1Ev>
 800ae70:	4620      	mov	r0, r4
 800ae72:	210c      	movs	r1, #12
 800ae74:	f7ff fdfc 	bl	800aa70 <_ZdlPvj>
 800ae78:	4620      	mov	r0, r4
 800ae7a:	bd10      	pop	{r4, pc}
 800ae7c:	0800da0c 	.word	0x0800da0c

0800ae80 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 800ae80:	b570      	push	{r4, r5, r6, lr}
 800ae82:	b082      	sub	sp, #8
 800ae84:	9e06      	ldr	r6, [sp, #24]
 800ae86:	4604      	mov	r4, r0
 800ae88:	4296      	cmp	r6, r2
 800ae8a:	460d      	mov	r5, r1
 800ae8c:	d009      	beq.n	800aea2 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x22>
 800ae8e:	68a0      	ldr	r0, [r4, #8]
 800ae90:	4629      	mov	r1, r5
 800ae92:	6804      	ldr	r4, [r0, #0]
 800ae94:	9606      	str	r6, [sp, #24]
 800ae96:	6a24      	ldr	r4, [r4, #32]
 800ae98:	46a4      	mov	ip, r4
 800ae9a:	b002      	add	sp, #8
 800ae9c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aea0:	4760      	bx	ip
 800aea2:	4619      	mov	r1, r3
 800aea4:	9201      	str	r2, [sp, #4]
 800aea6:	9300      	str	r3, [sp, #0]
 800aea8:	f000 f864 	bl	800af74 <_ZNKSt9type_infoeqERKS_>
 800aeac:	e9dd 3200 	ldrd	r3, r2, [sp]
 800aeb0:	2800      	cmp	r0, #0
 800aeb2:	d0ec      	beq.n	800ae8e <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0xe>
 800aeb4:	2006      	movs	r0, #6
 800aeb6:	b002      	add	sp, #8
 800aeb8:	bd70      	pop	{r4, r5, r6, pc}
 800aeba:	bf00      	nop

0800aebc <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 800aebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aec0:	460d      	mov	r5, r1
 800aec2:	b081      	sub	sp, #4
 800aec4:	4619      	mov	r1, r3
 800aec6:	e9dd 7a0a 	ldrd	r7, sl, [sp, #40]	; 0x28
 800aeca:	e9dd 980c 	ldrd	r9, r8, [sp, #48]	; 0x30
 800aece:	461c      	mov	r4, r3
 800aed0:	4606      	mov	r6, r0
 800aed2:	4693      	mov	fp, r2
 800aed4:	f000 f84e 	bl	800af74 <_ZNKSt9type_infoeqERKS_>
 800aed8:	b980      	cbnz	r0, 800aefc <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x40>
 800aeda:	454f      	cmp	r7, r9
 800aedc:	d027      	beq.n	800af2e <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x72>
 800aede:	68b0      	ldr	r0, [r6, #8]
 800aee0:	4623      	mov	r3, r4
 800aee2:	6804      	ldr	r4, [r0, #0]
 800aee4:	e9cd 980c 	strd	r9, r8, [sp, #48]	; 0x30
 800aee8:	e9cd 7a0a 	strd	r7, sl, [sp, #40]	; 0x28
 800aeec:	69e4      	ldr	r4, [r4, #28]
 800aeee:	465a      	mov	r2, fp
 800aef0:	4629      	mov	r1, r5
 800aef2:	46a4      	mov	ip, r4
 800aef4:	b001      	add	sp, #4
 800aef6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aefa:	4760      	bx	ip
 800aefc:	2d00      	cmp	r5, #0
 800aefe:	f8c8 7000 	str.w	r7, [r8]
 800af02:	f888 b004 	strb.w	fp, [r8, #4]
 800af06:	db0c      	blt.n	800af22 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x66>
 800af08:	443d      	add	r5, r7
 800af0a:	45a9      	cmp	r9, r5
 800af0c:	bf0c      	ite	eq
 800af0e:	f04f 0906 	moveq.w	r9, #6
 800af12:	f04f 0901 	movne.w	r9, #1
 800af16:	f888 9006 	strb.w	r9, [r8, #6]
 800af1a:	2000      	movs	r0, #0
 800af1c:	b001      	add	sp, #4
 800af1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af22:	3502      	adds	r5, #2
 800af24:	d1f9      	bne.n	800af1a <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x5e>
 800af26:	2301      	movs	r3, #1
 800af28:	f888 3006 	strb.w	r3, [r8, #6]
 800af2c:	e7f5      	b.n	800af1a <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x5e>
 800af2e:	4651      	mov	r1, sl
 800af30:	4630      	mov	r0, r6
 800af32:	f000 f81f 	bl	800af74 <_ZNKSt9type_infoeqERKS_>
 800af36:	2800      	cmp	r0, #0
 800af38:	d0d1      	beq.n	800aede <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x22>
 800af3a:	f888 b005 	strb.w	fp, [r8, #5]
 800af3e:	e7ec      	b.n	800af1a <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x5e>

0800af40 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 800af40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af44:	4606      	mov	r6, r0
 800af46:	460f      	mov	r7, r1
 800af48:	4614      	mov	r4, r2
 800af4a:	461d      	mov	r5, r3
 800af4c:	f000 f908 	bl	800b160 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 800af50:	b948      	cbnz	r0, 800af66 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 800af52:	68b0      	ldr	r0, [r6, #8]
 800af54:	462b      	mov	r3, r5
 800af56:	6805      	ldr	r5, [r0, #0]
 800af58:	4622      	mov	r2, r4
 800af5a:	69ac      	ldr	r4, [r5, #24]
 800af5c:	4639      	mov	r1, r7
 800af5e:	46a4      	mov	ip, r4
 800af60:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af64:	4760      	bx	ip
 800af66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af6a:	bf00      	nop

0800af6c <_ZNSt9type_infoD1Ev>:
 800af6c:	4770      	bx	lr
 800af6e:	bf00      	nop

0800af70 <_ZNKSt9type_info14__is_pointer_pEv>:
 800af70:	2000      	movs	r0, #0
 800af72:	4770      	bx	lr

0800af74 <_ZNKSt9type_infoeqERKS_>:
 800af74:	4281      	cmp	r1, r0
 800af76:	d011      	beq.n	800af9c <_ZNKSt9type_infoeqERKS_+0x28>
 800af78:	b508      	push	{r3, lr}
 800af7a:	6840      	ldr	r0, [r0, #4]
 800af7c:	7803      	ldrb	r3, [r0, #0]
 800af7e:	2b2a      	cmp	r3, #42	; 0x2a
 800af80:	d00a      	beq.n	800af98 <_ZNKSt9type_infoeqERKS_+0x24>
 800af82:	6849      	ldr	r1, [r1, #4]
 800af84:	780b      	ldrb	r3, [r1, #0]
 800af86:	2b2a      	cmp	r3, #42	; 0x2a
 800af88:	bf08      	it	eq
 800af8a:	3101      	addeq	r1, #1
 800af8c:	f7fb f8ca 	bl	8006124 <strcmp>
 800af90:	fab0 f080 	clz	r0, r0
 800af94:	0940      	lsrs	r0, r0, #5
 800af96:	bd08      	pop	{r3, pc}
 800af98:	2000      	movs	r0, #0
 800af9a:	bd08      	pop	{r3, pc}
 800af9c:	2001      	movs	r0, #1
 800af9e:	4770      	bx	lr

0800afa0 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv>:
 800afa0:	b570      	push	{r4, r5, r6, lr}
 800afa2:	4b3b      	ldr	r3, [pc, #236]	; (800b090 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf0>)
 800afa4:	b082      	sub	sp, #8
 800afa6:	781a      	ldrb	r2, [r3, #0]
 800afa8:	2a00      	cmp	r2, #0
 800afaa:	d141      	bne.n	800b030 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x90>
 800afac:	2401      	movs	r4, #1
 800afae:	701c      	strb	r4, [r3, #0]
 800afb0:	f000 fe12 	bl	800bbd8 <__cxa_current_exception_type>
 800afb4:	2800      	cmp	r0, #0
 800afb6:	d031      	beq.n	800b01c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x7c>
 800afb8:	2200      	movs	r2, #0
 800afba:	f04f 36ff 	mov.w	r6, #4294967295
 800afbe:	6844      	ldr	r4, [r0, #4]
 800afc0:	4611      	mov	r1, r2
 800afc2:	7823      	ldrb	r3, [r4, #0]
 800afc4:	9601      	str	r6, [sp, #4]
 800afc6:	2b2a      	cmp	r3, #42	; 0x2a
 800afc8:	bf08      	it	eq
 800afca:	3401      	addeq	r4, #1
 800afcc:	ab01      	add	r3, sp, #4
 800afce:	4620      	mov	r0, r4
 800afd0:	f7fb f834 	bl	800603c <__cxa_demangle>
 800afd4:	4d2f      	ldr	r5, [pc, #188]	; (800b094 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf4>)
 800afd6:	4606      	mov	r6, r0
 800afd8:	682b      	ldr	r3, [r5, #0]
 800afda:	2230      	movs	r2, #48	; 0x30
 800afdc:	68db      	ldr	r3, [r3, #12]
 800afde:	2101      	movs	r1, #1
 800afe0:	482d      	ldr	r0, [pc, #180]	; (800b098 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf8>)
 800afe2:	f7ff f9e3 	bl	800a3ac <fwrite>
 800afe6:	9b01      	ldr	r3, [sp, #4]
 800afe8:	b193      	cbz	r3, 800b010 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x70>
 800afea:	682b      	ldr	r3, [r5, #0]
 800afec:	4620      	mov	r0, r4
 800afee:	68d9      	ldr	r1, [r3, #12]
 800aff0:	f7ff f9c0 	bl	800a374 <fputs>
 800aff4:	682b      	ldr	r3, [r5, #0]
 800aff6:	2202      	movs	r2, #2
 800aff8:	68db      	ldr	r3, [r3, #12]
 800affa:	2101      	movs	r1, #1
 800affc:	4827      	ldr	r0, [pc, #156]	; (800b09c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xfc>)
 800affe:	f7ff f9d5 	bl	800a3ac <fwrite>
 800b002:	9b01      	ldr	r3, [sp, #4]
 800b004:	b913      	cbnz	r3, 800b00c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x6c>
 800b006:	4630      	mov	r0, r6
 800b008:	f000 fe5e 	bl	800bcc8 <free>
 800b00c:	f7ff fee0 	bl	800add0 <__cxa_rethrow>
 800b010:	682b      	ldr	r3, [r5, #0]
 800b012:	4630      	mov	r0, r6
 800b014:	68d9      	ldr	r1, [r3, #12]
 800b016:	f7ff f9ad 	bl	800a374 <fputs>
 800b01a:	e7eb      	b.n	800aff4 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x54>
 800b01c:	4b1d      	ldr	r3, [pc, #116]	; (800b094 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf4>)
 800b01e:	222d      	movs	r2, #45	; 0x2d
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	4621      	mov	r1, r4
 800b024:	68db      	ldr	r3, [r3, #12]
 800b026:	481e      	ldr	r0, [pc, #120]	; (800b0a0 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x100>)
 800b028:	f7ff f9c0 	bl	800a3ac <fwrite>
 800b02c:	f000 fde2 	bl	800bbf4 <abort>
 800b030:	4b18      	ldr	r3, [pc, #96]	; (800b094 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf4>)
 800b032:	221d      	movs	r2, #29
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	2101      	movs	r1, #1
 800b038:	68db      	ldr	r3, [r3, #12]
 800b03a:	481a      	ldr	r0, [pc, #104]	; (800b0a4 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x104>)
 800b03c:	f7ff f9b6 	bl	800a3ac <fwrite>
 800b040:	f000 fdd8 	bl	800bbf4 <abort>
 800b044:	2901      	cmp	r1, #1
 800b046:	460c      	mov	r4, r1
 800b048:	d119      	bne.n	800b07e <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xde>
 800b04a:	f000 fa19 	bl	800b480 <__cxa_begin_catch>
 800b04e:	6803      	ldr	r3, [r0, #0]
 800b050:	689b      	ldr	r3, [r3, #8]
 800b052:	4798      	blx	r3
 800b054:	682b      	ldr	r3, [r5, #0]
 800b056:	4606      	mov	r6, r0
 800b058:	220b      	movs	r2, #11
 800b05a:	4621      	mov	r1, r4
 800b05c:	68db      	ldr	r3, [r3, #12]
 800b05e:	4812      	ldr	r0, [pc, #72]	; (800b0a8 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x108>)
 800b060:	f7ff f9a4 	bl	800a3ac <fwrite>
 800b064:	682b      	ldr	r3, [r5, #0]
 800b066:	4630      	mov	r0, r6
 800b068:	68d9      	ldr	r1, [r3, #12]
 800b06a:	f7ff f983 	bl	800a374 <fputs>
 800b06e:	682b      	ldr	r3, [r5, #0]
 800b070:	200a      	movs	r0, #10
 800b072:	68d9      	ldr	r1, [r3, #12]
 800b074:	f000 fdf0 	bl	800bc58 <fputc>
 800b078:	f000 fa42 	bl	800b500 <__cxa_end_catch>
 800b07c:	e7d6      	b.n	800b02c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x8c>
 800b07e:	f000 f9ff 	bl	800b480 <__cxa_begin_catch>
 800b082:	f000 fa3d 	bl	800b500 <__cxa_end_catch>
 800b086:	e7d1      	b.n	800b02c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x8c>
 800b088:	f000 fa3a 	bl	800b500 <__cxa_end_catch>
 800b08c:	f000 f88c 	bl	800b1a8 <__cxa_end_cleanup>
 800b090:	20000a7c 	.word	0x20000a7c
 800b094:	20000010 	.word	0x20000010
 800b098:	0800da68 	.word	0x0800da68
 800b09c:	0800da9c 	.word	0x0800da9c
 800b0a0:	0800daa0 	.word	0x0800daa0
 800b0a4:	0800da48 	.word	0x0800da48
 800b0a8:	0800dad0 	.word	0x0800dad0

0800b0ac <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 800b0ac:	2310      	movs	r3, #16
 800b0ae:	b570      	push	{r4, r5, r6, lr}
 800b0b0:	2400      	movs	r4, #0
 800b0b2:	b084      	sub	sp, #16
 800b0b4:	9302      	str	r3, [sp, #8]
 800b0b6:	6803      	ldr	r3, [r0, #0]
 800b0b8:	4615      	mov	r5, r2
 800b0ba:	699e      	ldr	r6, [r3, #24]
 800b0bc:	6812      	ldr	r2, [r2, #0]
 800b0be:	466b      	mov	r3, sp
 800b0c0:	9400      	str	r4, [sp, #0]
 800b0c2:	9401      	str	r4, [sp, #4]
 800b0c4:	9403      	str	r4, [sp, #12]
 800b0c6:	47b0      	blx	r6
 800b0c8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800b0cc:	f003 0306 	and.w	r3, r3, #6
 800b0d0:	2b06      	cmp	r3, #6
 800b0d2:	bf09      	itett	eq
 800b0d4:	2001      	moveq	r0, #1
 800b0d6:	4620      	movne	r0, r4
 800b0d8:	9b00      	ldreq	r3, [sp, #0]
 800b0da:	602b      	streq	r3, [r5, #0]
 800b0dc:	b004      	add	sp, #16
 800b0de:	bd70      	pop	{r4, r5, r6, pc}

0800b0e0 <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 800b0e0:	9800      	ldr	r0, [sp, #0]
 800b0e2:	4290      	cmp	r0, r2
 800b0e4:	bf14      	ite	ne
 800b0e6:	2001      	movne	r0, #1
 800b0e8:	2006      	moveq	r0, #6
 800b0ea:	4770      	bx	lr

0800b0ec <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 800b0ec:	b510      	push	{r4, lr}
 800b0ee:	4604      	mov	r4, r0
 800b0f0:	4b02      	ldr	r3, [pc, #8]	; (800b0fc <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 800b0f2:	6003      	str	r3, [r0, #0]
 800b0f4:	f7ff ff3a 	bl	800af6c <_ZNSt9type_infoD1Ev>
 800b0f8:	4620      	mov	r0, r4
 800b0fa:	bd10      	pop	{r4, pc}
 800b0fc:	0800db14 	.word	0x0800db14

0800b100 <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 800b100:	b510      	push	{r4, lr}
 800b102:	4604      	mov	r4, r0
 800b104:	4b04      	ldr	r3, [pc, #16]	; (800b118 <_ZN10__cxxabiv117__class_type_infoD0Ev+0x18>)
 800b106:	6003      	str	r3, [r0, #0]
 800b108:	f7ff ff30 	bl	800af6c <_ZNSt9type_infoD1Ev>
 800b10c:	4620      	mov	r0, r4
 800b10e:	2108      	movs	r1, #8
 800b110:	f7ff fcae 	bl	800aa70 <_ZdlPvj>
 800b114:	4620      	mov	r0, r4
 800b116:	bd10      	pop	{r4, pc}
 800b118:	0800db14 	.word	0x0800db14

0800b11c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 800b11c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b120:	9f06      	ldr	r7, [sp, #24]
 800b122:	e9dd 1508 	ldrd	r1, r5, [sp, #32]
 800b126:	428f      	cmp	r7, r1
 800b128:	4604      	mov	r4, r0
 800b12a:	4690      	mov	r8, r2
 800b12c:	461e      	mov	r6, r3
 800b12e:	d00c      	beq.n	800b14a <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>
 800b130:	4631      	mov	r1, r6
 800b132:	4620      	mov	r0, r4
 800b134:	f7ff ff1e 	bl	800af74 <_ZNKSt9type_infoeqERKS_>
 800b138:	b120      	cbz	r0, 800b144 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x28>
 800b13a:	2301      	movs	r3, #1
 800b13c:	602f      	str	r7, [r5, #0]
 800b13e:	f885 8004 	strb.w	r8, [r5, #4]
 800b142:	71ab      	strb	r3, [r5, #6]
 800b144:	2000      	movs	r0, #0
 800b146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b14a:	9907      	ldr	r1, [sp, #28]
 800b14c:	f7ff ff12 	bl	800af74 <_ZNKSt9type_infoeqERKS_>
 800b150:	2800      	cmp	r0, #0
 800b152:	d0ed      	beq.n	800b130 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x14>
 800b154:	2000      	movs	r0, #0
 800b156:	f885 8005 	strb.w	r8, [r5, #5]
 800b15a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b15e:	bf00      	nop

0800b160 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 800b160:	b538      	push	{r3, r4, r5, lr}
 800b162:	4615      	mov	r5, r2
 800b164:	461c      	mov	r4, r3
 800b166:	f7ff ff05 	bl	800af74 <_ZNKSt9type_infoeqERKS_>
 800b16a:	b900      	cbnz	r0, 800b16e <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0xe>
 800b16c:	bd38      	pop	{r3, r4, r5, pc}
 800b16e:	2208      	movs	r2, #8
 800b170:	2306      	movs	r3, #6
 800b172:	6025      	str	r5, [r4, #0]
 800b174:	60e2      	str	r2, [r4, #12]
 800b176:	7123      	strb	r3, [r4, #4]
 800b178:	bd38      	pop	{r3, r4, r5, pc}
 800b17a:	bf00      	nop

0800b17c <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 800b17c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b180:	4606      	mov	r6, r0
 800b182:	4617      	mov	r7, r2
 800b184:	461d      	mov	r5, r3
 800b186:	460c      	mov	r4, r1
 800b188:	f7ff fef4 	bl	800af74 <_ZNKSt9type_infoeqERKS_>
 800b18c:	b948      	cbnz	r0, 800b1a2 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 800b18e:	2d03      	cmp	r5, #3
 800b190:	d807      	bhi.n	800b1a2 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 800b192:	6823      	ldr	r3, [r4, #0]
 800b194:	463a      	mov	r2, r7
 800b196:	4631      	mov	r1, r6
 800b198:	4620      	mov	r0, r4
 800b19a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b19e:	695b      	ldr	r3, [r3, #20]
 800b1a0:	4718      	bx	r3
 800b1a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1a6:	bf00      	nop

0800b1a8 <__cxa_end_cleanup>:
 800b1a8:	b41e      	push	{r1, r2, r3, r4}
 800b1aa:	f000 f88f 	bl	800b2cc <__gnu_end_cleanup>
 800b1ae:	bc1e      	pop	{r1, r2, r3, r4}
 800b1b0:	f7fc f894 	bl	80072dc <_Unwind_Resume>

0800b1b4 <__cxa_type_match>:
 800b1b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1b6:	461c      	mov	r4, r3
 800b1b8:	7803      	ldrb	r3, [r0, #0]
 800b1ba:	460d      	mov	r5, r1
 800b1bc:	2b47      	cmp	r3, #71	; 0x47
 800b1be:	b083      	sub	sp, #12
 800b1c0:	d019      	beq.n	800b1f6 <__cxa_type_match+0x42>
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	4e26      	ldr	r6, [pc, #152]	; (800b260 <__cxa_type_match+0xac>)
 800b1c6:	9301      	str	r3, [sp, #4]
 800b1c8:	6833      	ldr	r3, [r6, #0]
 800b1ca:	4630      	mov	r0, r6
 800b1cc:	689b      	ldr	r3, [r3, #8]
 800b1ce:	4798      	blx	r3
 800b1d0:	b178      	cbz	r0, 800b1f2 <__cxa_type_match+0x3e>
 800b1d2:	2702      	movs	r7, #2
 800b1d4:	9b01      	ldr	r3, [sp, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	9301      	str	r3, [sp, #4]
 800b1da:	682b      	ldr	r3, [r5, #0]
 800b1dc:	4628      	mov	r0, r5
 800b1de:	4631      	mov	r1, r6
 800b1e0:	691d      	ldr	r5, [r3, #16]
 800b1e2:	aa01      	add	r2, sp, #4
 800b1e4:	2301      	movs	r3, #1
 800b1e6:	47a8      	blx	r5
 800b1e8:	bb18      	cbnz	r0, 800b232 <__cxa_type_match+0x7e>
 800b1ea:	4607      	mov	r7, r0
 800b1ec:	4638      	mov	r0, r7
 800b1ee:	b003      	add	sp, #12
 800b1f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1f2:	2701      	movs	r7, #1
 800b1f4:	e7f1      	b.n	800b1da <__cxa_type_match+0x26>
 800b1f6:	7843      	ldrb	r3, [r0, #1]
 800b1f8:	2b4e      	cmp	r3, #78	; 0x4e
 800b1fa:	d1e2      	bne.n	800b1c2 <__cxa_type_match+0xe>
 800b1fc:	7883      	ldrb	r3, [r0, #2]
 800b1fe:	2b55      	cmp	r3, #85	; 0x55
 800b200:	d1df      	bne.n	800b1c2 <__cxa_type_match+0xe>
 800b202:	78c3      	ldrb	r3, [r0, #3]
 800b204:	2b43      	cmp	r3, #67	; 0x43
 800b206:	d1dc      	bne.n	800b1c2 <__cxa_type_match+0xe>
 800b208:	7903      	ldrb	r3, [r0, #4]
 800b20a:	2b46      	cmp	r3, #70	; 0x46
 800b20c:	d01b      	beq.n	800b246 <__cxa_type_match+0x92>
 800b20e:	7903      	ldrb	r3, [r0, #4]
 800b210:	2b43      	cmp	r3, #67	; 0x43
 800b212:	d1d6      	bne.n	800b1c2 <__cxa_type_match+0xe>
 800b214:	7943      	ldrb	r3, [r0, #5]
 800b216:	2b2b      	cmp	r3, #43	; 0x2b
 800b218:	d1d3      	bne.n	800b1c2 <__cxa_type_match+0xe>
 800b21a:	7983      	ldrb	r3, [r0, #6]
 800b21c:	2b2b      	cmp	r3, #43	; 0x2b
 800b21e:	d1d0      	bne.n	800b1c2 <__cxa_type_match+0xe>
 800b220:	79c3      	ldrb	r3, [r0, #7]
 800b222:	2b01      	cmp	r3, #1
 800b224:	d8cd      	bhi.n	800b1c2 <__cxa_type_match+0xe>
 800b226:	d009      	beq.n	800b23c <__cxa_type_match+0x88>
 800b228:	f850 6c20 	ldr.w	r6, [r0, #-32]
 800b22c:	3058      	adds	r0, #88	; 0x58
 800b22e:	9001      	str	r0, [sp, #4]
 800b230:	e7ca      	b.n	800b1c8 <__cxa_type_match+0x14>
 800b232:	4638      	mov	r0, r7
 800b234:	9b01      	ldr	r3, [sp, #4]
 800b236:	6023      	str	r3, [r4, #0]
 800b238:	b003      	add	sp, #12
 800b23a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b23c:	f850 0c20 	ldr.w	r0, [r0, #-32]
 800b240:	f850 6c78 	ldr.w	r6, [r0, #-120]
 800b244:	e7f3      	b.n	800b22e <__cxa_type_match+0x7a>
 800b246:	7943      	ldrb	r3, [r0, #5]
 800b248:	2b4f      	cmp	r3, #79	; 0x4f
 800b24a:	d1e0      	bne.n	800b20e <__cxa_type_match+0x5a>
 800b24c:	7983      	ldrb	r3, [r0, #6]
 800b24e:	2b52      	cmp	r3, #82	; 0x52
 800b250:	d1dd      	bne.n	800b20e <__cxa_type_match+0x5a>
 800b252:	79c3      	ldrb	r3, [r0, #7]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d1da      	bne.n	800b20e <__cxa_type_match+0x5a>
 800b258:	4e02      	ldr	r6, [pc, #8]	; (800b264 <__cxa_type_match+0xb0>)
 800b25a:	9301      	str	r3, [sp, #4]
 800b25c:	e7b4      	b.n	800b1c8 <__cxa_type_match+0x14>
 800b25e:	bf00      	nop
 800b260:	0800d938 	.word	0x0800d938
 800b264:	0800d930 	.word	0x0800d930

0800b268 <__cxa_begin_cleanup>:
 800b268:	b510      	push	{r4, lr}
 800b26a:	4604      	mov	r4, r0
 800b26c:	f000 f990 	bl	800b590 <__cxa_get_globals>
 800b270:	4622      	mov	r2, r4
 800b272:	f812 3920 	ldrb.w	r3, [r2], #-32
 800b276:	2b47      	cmp	r3, #71	; 0x47
 800b278:	d004      	beq.n	800b284 <__cxa_begin_cleanup+0x1c>
 800b27a:	6883      	ldr	r3, [r0, #8]
 800b27c:	bb23      	cbnz	r3, 800b2c8 <__cxa_begin_cleanup+0x60>
 800b27e:	6082      	str	r2, [r0, #8]
 800b280:	2001      	movs	r0, #1
 800b282:	bd10      	pop	{r4, pc}
 800b284:	7863      	ldrb	r3, [r4, #1]
 800b286:	2b4e      	cmp	r3, #78	; 0x4e
 800b288:	d1f7      	bne.n	800b27a <__cxa_begin_cleanup+0x12>
 800b28a:	78a3      	ldrb	r3, [r4, #2]
 800b28c:	2b55      	cmp	r3, #85	; 0x55
 800b28e:	d1f4      	bne.n	800b27a <__cxa_begin_cleanup+0x12>
 800b290:	78e3      	ldrb	r3, [r4, #3]
 800b292:	2b43      	cmp	r3, #67	; 0x43
 800b294:	d1f1      	bne.n	800b27a <__cxa_begin_cleanup+0x12>
 800b296:	7923      	ldrb	r3, [r4, #4]
 800b298:	2b43      	cmp	r3, #67	; 0x43
 800b29a:	d1ee      	bne.n	800b27a <__cxa_begin_cleanup+0x12>
 800b29c:	7963      	ldrb	r3, [r4, #5]
 800b29e:	2b2b      	cmp	r3, #43	; 0x2b
 800b2a0:	d1eb      	bne.n	800b27a <__cxa_begin_cleanup+0x12>
 800b2a2:	79a3      	ldrb	r3, [r4, #6]
 800b2a4:	2b2b      	cmp	r3, #43	; 0x2b
 800b2a6:	d1e8      	bne.n	800b27a <__cxa_begin_cleanup+0x12>
 800b2a8:	79e3      	ldrb	r3, [r4, #7]
 800b2aa:	2b01      	cmp	r3, #1
 800b2ac:	d8e5      	bhi.n	800b27a <__cxa_begin_cleanup+0x12>
 800b2ae:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800b2b2:	3301      	adds	r3, #1
 800b2b4:	2b01      	cmp	r3, #1
 800b2b6:	f844 3c04 	str.w	r3, [r4, #-4]
 800b2ba:	d1e1      	bne.n	800b280 <__cxa_begin_cleanup+0x18>
 800b2bc:	6883      	ldr	r3, [r0, #8]
 800b2be:	f844 3c08 	str.w	r3, [r4, #-8]
 800b2c2:	6082      	str	r2, [r0, #8]
 800b2c4:	2001      	movs	r0, #1
 800b2c6:	bd10      	pop	{r4, pc}
 800b2c8:	f7ff fcf0 	bl	800acac <_ZSt9terminatev>

0800b2cc <__gnu_end_cleanup>:
 800b2cc:	b508      	push	{r3, lr}
 800b2ce:	f000 f95f 	bl	800b590 <__cxa_get_globals>
 800b2d2:	6883      	ldr	r3, [r0, #8]
 800b2d4:	b383      	cbz	r3, 800b338 <__gnu_end_cleanup+0x6c>
 800b2d6:	f893 2020 	ldrb.w	r2, [r3, #32]
 800b2da:	2a47      	cmp	r2, #71	; 0x47
 800b2dc:	d004      	beq.n	800b2e8 <__gnu_end_cleanup+0x1c>
 800b2de:	2200      	movs	r2, #0
 800b2e0:	6082      	str	r2, [r0, #8]
 800b2e2:	f103 0020 	add.w	r0, r3, #32
 800b2e6:	bd08      	pop	{r3, pc}
 800b2e8:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800b2ec:	2a4e      	cmp	r2, #78	; 0x4e
 800b2ee:	d1f6      	bne.n	800b2de <__gnu_end_cleanup+0x12>
 800b2f0:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 800b2f4:	2a55      	cmp	r2, #85	; 0x55
 800b2f6:	d1f2      	bne.n	800b2de <__gnu_end_cleanup+0x12>
 800b2f8:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800b2fc:	2a43      	cmp	r2, #67	; 0x43
 800b2fe:	d1ee      	bne.n	800b2de <__gnu_end_cleanup+0x12>
 800b300:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 800b304:	2a43      	cmp	r2, #67	; 0x43
 800b306:	d1ea      	bne.n	800b2de <__gnu_end_cleanup+0x12>
 800b308:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 800b30c:	2a2b      	cmp	r2, #43	; 0x2b
 800b30e:	d1e6      	bne.n	800b2de <__gnu_end_cleanup+0x12>
 800b310:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800b314:	2a2b      	cmp	r2, #43	; 0x2b
 800b316:	d1e2      	bne.n	800b2de <__gnu_end_cleanup+0x12>
 800b318:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 800b31c:	2a01      	cmp	r2, #1
 800b31e:	d8de      	bhi.n	800b2de <__gnu_end_cleanup+0x12>
 800b320:	69da      	ldr	r2, [r3, #28]
 800b322:	3a01      	subs	r2, #1
 800b324:	61da      	str	r2, [r3, #28]
 800b326:	2a00      	cmp	r2, #0
 800b328:	d1db      	bne.n	800b2e2 <__gnu_end_cleanup+0x16>
 800b32a:	2200      	movs	r2, #0
 800b32c:	6999      	ldr	r1, [r3, #24]
 800b32e:	6081      	str	r1, [r0, #8]
 800b330:	619a      	str	r2, [r3, #24]
 800b332:	f103 0020 	add.w	r0, r3, #32
 800b336:	bd08      	pop	{r3, pc}
 800b338:	f7ff fcb8 	bl	800acac <_ZSt9terminatev>

0800b33c <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 800b33c:	7803      	ldrb	r3, [r0, #0]
 800b33e:	2b47      	cmp	r3, #71	; 0x47
 800b340:	d001      	beq.n	800b346 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0xa>
 800b342:	2000      	movs	r0, #0
 800b344:	4770      	bx	lr
 800b346:	7843      	ldrb	r3, [r0, #1]
 800b348:	2b4e      	cmp	r3, #78	; 0x4e
 800b34a:	d1fa      	bne.n	800b342 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800b34c:	7883      	ldrb	r3, [r0, #2]
 800b34e:	2b55      	cmp	r3, #85	; 0x55
 800b350:	d1f7      	bne.n	800b342 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800b352:	78c3      	ldrb	r3, [r0, #3]
 800b354:	2b43      	cmp	r3, #67	; 0x43
 800b356:	d1f4      	bne.n	800b342 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800b358:	7903      	ldrb	r3, [r0, #4]
 800b35a:	2b43      	cmp	r3, #67	; 0x43
 800b35c:	d1f1      	bne.n	800b342 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800b35e:	7943      	ldrb	r3, [r0, #5]
 800b360:	2b2b      	cmp	r3, #43	; 0x2b
 800b362:	d1ee      	bne.n	800b342 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800b364:	7983      	ldrb	r3, [r0, #6]
 800b366:	2b2b      	cmp	r3, #43	; 0x2b
 800b368:	d1eb      	bne.n	800b342 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 800b36a:	79c0      	ldrb	r0, [r0, #7]
 800b36c:	2801      	cmp	r0, #1
 800b36e:	bf8c      	ite	hi
 800b370:	2000      	movhi	r0, #0
 800b372:	2001      	movls	r0, #1
 800b374:	4770      	bx	lr
 800b376:	bf00      	nop

0800b378 <__cxa_call_terminate>:
 800b378:	b510      	push	{r4, lr}
 800b37a:	b130      	cbz	r0, 800b38a <__cxa_call_terminate+0x12>
 800b37c:	4604      	mov	r4, r0
 800b37e:	f000 f87f 	bl	800b480 <__cxa_begin_catch>
 800b382:	4620      	mov	r0, r4
 800b384:	f7ff ffda 	bl	800b33c <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 800b388:	b908      	cbnz	r0, 800b38e <__cxa_call_terminate+0x16>
 800b38a:	f7ff fc8f 	bl	800acac <_ZSt9terminatev>
 800b38e:	f854 0c14 	ldr.w	r0, [r4, #-20]
 800b392:	f7ff fc77 	bl	800ac84 <_ZN10__cxxabiv111__terminateEPFvvE>
 800b396:	bf00      	nop

0800b398 <__cxa_call_unexpected>:
 800b398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b39c:	b085      	sub	sp, #20
 800b39e:	4602      	mov	r2, r0
 800b3a0:	f7ff ffcc 	bl	800b33c <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 800b3a4:	b140      	cbz	r0, 800b3b8 <__cxa_call_unexpected+0x20>
 800b3a6:	e952 7406 	ldrd	r7, r4, [r2, #-24]
 800b3aa:	2600      	movs	r6, #0
 800b3ac:	f8d2 a028 	ldr.w	sl, [r2, #40]	; 0x28
 800b3b0:	f8d2 8030 	ldr.w	r8, [r2, #48]	; 0x30
 800b3b4:	6b55      	ldr	r5, [r2, #52]	; 0x34
 800b3b6:	e005      	b.n	800b3c4 <__cxa_call_unexpected+0x2c>
 800b3b8:	4604      	mov	r4, r0
 800b3ba:	2601      	movs	r6, #1
 800b3bc:	4607      	mov	r7, r0
 800b3be:	4605      	mov	r5, r0
 800b3c0:	4680      	mov	r8, r0
 800b3c2:	4682      	mov	sl, r0
 800b3c4:	4610      	mov	r0, r2
 800b3c6:	f000 f85b 	bl	800b480 <__cxa_begin_catch>
 800b3ca:	b10e      	cbz	r6, 800b3d0 <__cxa_call_unexpected+0x38>
 800b3cc:	f7ff fc7c 	bl	800acc8 <_ZSt10unexpectedv>
 800b3d0:	4638      	mov	r0, r7
 800b3d2:	f7ff fc75 	bl	800acc0 <_ZN10__cxxabiv112__unexpectedEPFvvE>
 800b3d6:	f000 f853 	bl	800b480 <__cxa_begin_catch>
 800b3da:	b10e      	cbz	r6, 800b3e0 <__cxa_call_unexpected+0x48>
 800b3dc:	f7ff fc66 	bl	800acac <_ZSt9terminatev>
 800b3e0:	f000 f8d2 	bl	800b588 <__cxa_get_globals_fast>
 800b3e4:	f04f 0900 	mov.w	r9, #0
 800b3e8:	6807      	ldr	r7, [r0, #0]
 800b3ea:	f8df b088 	ldr.w	fp, [pc, #136]	; 800b474 <__cxa_call_unexpected+0xdc>
 800b3ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b3f2:	2b01      	cmp	r3, #1
 800b3f4:	bf0c      	ite	eq
 800b3f6:	683b      	ldreq	r3, [r7, #0]
 800b3f8:	f107 0378 	addne.w	r3, r7, #120	; 0x78
 800b3fc:	9302      	str	r3, [sp, #8]
 800b3fe:	f028 0303 	bic.w	r3, r8, #3
 800b402:	9301      	str	r3, [sp, #4]
 800b404:	3720      	adds	r7, #32
 800b406:	45ca      	cmp	sl, r9
 800b408:	dd20      	ble.n	800b44c <__cxa_call_unexpected+0xb4>
 800b40a:	f8d5 8000 	ldr.w	r8, [r5]
 800b40e:	f1b8 0f00 	cmp.w	r8, #0
 800b412:	d000      	beq.n	800b416 <__cxa_call_unexpected+0x7e>
 800b414:	44a8      	add	r8, r5
 800b416:	2200      	movs	r2, #0
 800b418:	4641      	mov	r1, r8
 800b41a:	4638      	mov	r0, r7
 800b41c:	ab02      	add	r3, sp, #8
 800b41e:	f7ff fec9 	bl	800b1b4 <__cxa_type_match>
 800b422:	b108      	cbz	r0, 800b428 <__cxa_call_unexpected+0x90>
 800b424:	f7ff fcd4 	bl	800add0 <__cxa_rethrow>
 800b428:	f8d8 3000 	ldr.w	r3, [r8]
 800b42c:	9003      	str	r0, [sp, #12]
 800b42e:	4659      	mov	r1, fp
 800b430:	4640      	mov	r0, r8
 800b432:	aa03      	add	r2, sp, #12
 800b434:	f8d3 8010 	ldr.w	r8, [r3, #16]
 800b438:	2301      	movs	r3, #1
 800b43a:	47c0      	blx	r8
 800b43c:	9b01      	ldr	r3, [sp, #4]
 800b43e:	2800      	cmp	r0, #0
 800b440:	bf18      	it	ne
 800b442:	4606      	movne	r6, r0
 800b444:	f109 0901 	add.w	r9, r9, #1
 800b448:	441d      	add	r5, r3
 800b44a:	e7dc      	b.n	800b406 <__cxa_call_unexpected+0x6e>
 800b44c:	b146      	cbz	r6, 800b460 <__cxa_call_unexpected+0xc8>
 800b44e:	2004      	movs	r0, #4
 800b450:	f7ff fbcc 	bl	800abec <__cxa_allocate_exception>
 800b454:	4b08      	ldr	r3, [pc, #32]	; (800b478 <__cxa_call_unexpected+0xe0>)
 800b456:	4a09      	ldr	r2, [pc, #36]	; (800b47c <__cxa_call_unexpected+0xe4>)
 800b458:	4906      	ldr	r1, [pc, #24]	; (800b474 <__cxa_call_unexpected+0xdc>)
 800b45a:	6003      	str	r3, [r0, #0]
 800b45c:	f7ff fc9c 	bl	800ad98 <__cxa_throw>
 800b460:	4620      	mov	r0, r4
 800b462:	f7ff fc0f 	bl	800ac84 <_ZN10__cxxabiv111__terminateEPFvvE>
 800b466:	f000 f84b 	bl	800b500 <__cxa_end_catch>
 800b46a:	f000 f849 	bl	800b500 <__cxa_end_catch>
 800b46e:	f7ff fe9b 	bl	800b1a8 <__cxa_end_cleanup>
 800b472:	bf00      	nop
 800b474:	0800d940 	.word	0x0800d940
 800b478:	0800d9c4 	.word	0x0800d9c4
 800b47c:	0800ac69 	.word	0x0800ac69

0800b480 <__cxa_begin_catch>:
 800b480:	b538      	push	{r3, r4, r5, lr}
 800b482:	4604      	mov	r4, r0
 800b484:	f000 f884 	bl	800b590 <__cxa_get_globals>
 800b488:	4622      	mov	r2, r4
 800b48a:	f812 3920 	ldrb.w	r3, [r2], #-32
 800b48e:	6805      	ldr	r5, [r0, #0]
 800b490:	2b47      	cmp	r3, #71	; 0x47
 800b492:	d003      	beq.n	800b49c <__cxa_begin_catch+0x1c>
 800b494:	bb8d      	cbnz	r5, 800b4fa <__cxa_begin_catch+0x7a>
 800b496:	6002      	str	r2, [r0, #0]
 800b498:	4628      	mov	r0, r5
 800b49a:	bd38      	pop	{r3, r4, r5, pc}
 800b49c:	7863      	ldrb	r3, [r4, #1]
 800b49e:	2b4e      	cmp	r3, #78	; 0x4e
 800b4a0:	d1f8      	bne.n	800b494 <__cxa_begin_catch+0x14>
 800b4a2:	78a3      	ldrb	r3, [r4, #2]
 800b4a4:	2b55      	cmp	r3, #85	; 0x55
 800b4a6:	d1f5      	bne.n	800b494 <__cxa_begin_catch+0x14>
 800b4a8:	78e3      	ldrb	r3, [r4, #3]
 800b4aa:	2b43      	cmp	r3, #67	; 0x43
 800b4ac:	d1f2      	bne.n	800b494 <__cxa_begin_catch+0x14>
 800b4ae:	7923      	ldrb	r3, [r4, #4]
 800b4b0:	2b43      	cmp	r3, #67	; 0x43
 800b4b2:	d1ef      	bne.n	800b494 <__cxa_begin_catch+0x14>
 800b4b4:	7963      	ldrb	r3, [r4, #5]
 800b4b6:	2b2b      	cmp	r3, #43	; 0x2b
 800b4b8:	d1ec      	bne.n	800b494 <__cxa_begin_catch+0x14>
 800b4ba:	79a3      	ldrb	r3, [r4, #6]
 800b4bc:	2b2b      	cmp	r3, #43	; 0x2b
 800b4be:	d1e9      	bne.n	800b494 <__cxa_begin_catch+0x14>
 800b4c0:	79e3      	ldrb	r3, [r4, #7]
 800b4c2:	2b01      	cmp	r3, #1
 800b4c4:	d8e6      	bhi.n	800b494 <__cxa_begin_catch+0x14>
 800b4c6:	f854 3c0c 	ldr.w	r3, [r4, #-12]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	db12      	blt.n	800b4f4 <__cxa_begin_catch+0x74>
 800b4ce:	3301      	adds	r3, #1
 800b4d0:	f844 3c0c 	str.w	r3, [r4, #-12]
 800b4d4:	6843      	ldr	r3, [r0, #4]
 800b4d6:	4295      	cmp	r5, r2
 800b4d8:	f103 33ff 	add.w	r3, r3, #4294967295
 800b4dc:	6043      	str	r3, [r0, #4]
 800b4de:	bf18      	it	ne
 800b4e0:	f844 5c10 	strne.w	r5, [r4, #-16]
 800b4e4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b4e6:	bf18      	it	ne
 800b4e8:	6002      	strne	r2, [r0, #0]
 800b4ea:	4620      	mov	r0, r4
 800b4ec:	f7fb fb42 	bl	8006b74 <_Unwind_Complete>
 800b4f0:	4628      	mov	r0, r5
 800b4f2:	bd38      	pop	{r3, r4, r5, pc}
 800b4f4:	f1c3 0301 	rsb	r3, r3, #1
 800b4f8:	e7ea      	b.n	800b4d0 <__cxa_begin_catch+0x50>
 800b4fa:	f7ff fbd7 	bl	800acac <_ZSt9terminatev>
 800b4fe:	bf00      	nop

0800b500 <__cxa_end_catch>:
 800b500:	b508      	push	{r3, lr}
 800b502:	f000 f841 	bl	800b588 <__cxa_get_globals_fast>
 800b506:	4602      	mov	r2, r0
 800b508:	6800      	ldr	r0, [r0, #0]
 800b50a:	b370      	cbz	r0, 800b56a <__cxa_end_catch+0x6a>
 800b50c:	f890 1020 	ldrb.w	r1, [r0, #32]
 800b510:	2947      	cmp	r1, #71	; 0x47
 800b512:	d006      	beq.n	800b522 <__cxa_end_catch+0x22>
 800b514:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b518:	2100      	movs	r1, #0
 800b51a:	3020      	adds	r0, #32
 800b51c:	6011      	str	r1, [r2, #0]
 800b51e:	f7fb bb2b 	b.w	8006b78 <_Unwind_DeleteException>
 800b522:	f890 1021 	ldrb.w	r1, [r0, #33]	; 0x21
 800b526:	294e      	cmp	r1, #78	; 0x4e
 800b528:	d1f4      	bne.n	800b514 <__cxa_end_catch+0x14>
 800b52a:	f890 1022 	ldrb.w	r1, [r0, #34]	; 0x22
 800b52e:	2955      	cmp	r1, #85	; 0x55
 800b530:	d1f0      	bne.n	800b514 <__cxa_end_catch+0x14>
 800b532:	f890 1023 	ldrb.w	r1, [r0, #35]	; 0x23
 800b536:	2943      	cmp	r1, #67	; 0x43
 800b538:	d1ec      	bne.n	800b514 <__cxa_end_catch+0x14>
 800b53a:	f890 1024 	ldrb.w	r1, [r0, #36]	; 0x24
 800b53e:	2943      	cmp	r1, #67	; 0x43
 800b540:	d1e8      	bne.n	800b514 <__cxa_end_catch+0x14>
 800b542:	f890 1025 	ldrb.w	r1, [r0, #37]	; 0x25
 800b546:	292b      	cmp	r1, #43	; 0x2b
 800b548:	d1e4      	bne.n	800b514 <__cxa_end_catch+0x14>
 800b54a:	f890 1026 	ldrb.w	r1, [r0, #38]	; 0x26
 800b54e:	292b      	cmp	r1, #43	; 0x2b
 800b550:	d1e0      	bne.n	800b514 <__cxa_end_catch+0x14>
 800b552:	f890 1027 	ldrb.w	r1, [r0, #39]	; 0x27
 800b556:	2901      	cmp	r1, #1
 800b558:	d8dc      	bhi.n	800b514 <__cxa_end_catch+0x14>
 800b55a:	6941      	ldr	r1, [r0, #20]
 800b55c:	2900      	cmp	r1, #0
 800b55e:	db05      	blt.n	800b56c <__cxa_end_catch+0x6c>
 800b560:	3901      	subs	r1, #1
 800b562:	d008      	beq.n	800b576 <__cxa_end_catch+0x76>
 800b564:	1c4b      	adds	r3, r1, #1
 800b566:	d00d      	beq.n	800b584 <__cxa_end_catch+0x84>
 800b568:	6141      	str	r1, [r0, #20]
 800b56a:	bd08      	pop	{r3, pc}
 800b56c:	3101      	adds	r1, #1
 800b56e:	d1fb      	bne.n	800b568 <__cxa_end_catch+0x68>
 800b570:	6903      	ldr	r3, [r0, #16]
 800b572:	6013      	str	r3, [r2, #0]
 800b574:	e7f8      	b.n	800b568 <__cxa_end_catch+0x68>
 800b576:	6901      	ldr	r1, [r0, #16]
 800b578:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b57c:	3020      	adds	r0, #32
 800b57e:	6011      	str	r1, [r2, #0]
 800b580:	f7fb bafa 	b.w	8006b78 <_Unwind_DeleteException>
 800b584:	f7ff fb92 	bl	800acac <_ZSt9terminatev>

0800b588 <__cxa_get_globals_fast>:
 800b588:	4800      	ldr	r0, [pc, #0]	; (800b58c <__cxa_get_globals_fast+0x4>)
 800b58a:	4770      	bx	lr
 800b58c:	20000a80 	.word	0x20000a80

0800b590 <__cxa_get_globals>:
 800b590:	4800      	ldr	r0, [pc, #0]	; (800b594 <__cxa_get_globals+0x4>)
 800b592:	4770      	bx	lr
 800b594:	20000a80 	.word	0x20000a80

0800b598 <_ZL28read_encoded_value_with_basehjPKhPj>:
 800b598:	2850      	cmp	r0, #80	; 0x50
 800b59a:	b570      	push	{r4, r5, r6, lr}
 800b59c:	d01d      	beq.n	800b5da <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 800b59e:	4684      	mov	ip, r0
 800b5a0:	f000 000f 	and.w	r0, r0, #15
 800b5a4:	280c      	cmp	r0, #12
 800b5a6:	d855      	bhi.n	800b654 <_ZL28read_encoded_value_with_basehjPKhPj+0xbc>
 800b5a8:	e8df f000 	tbb	[pc, r0]
 800b5ac:	07264407 	.word	0x07264407
 800b5b0:	5454541e 	.word	0x5454541e
 800b5b4:	07222a54 	.word	0x07222a54
 800b5b8:	1e          	.byte	0x1e
 800b5b9:	00          	.byte	0x00
 800b5ba:	4610      	mov	r0, r2
 800b5bc:	f850 6b04 	ldr.w	r6, [r0], #4
 800b5c0:	b14e      	cbz	r6, 800b5d6 <_ZL28read_encoded_value_with_basehjPKhPj+0x3e>
 800b5c2:	f00c 0470 	and.w	r4, ip, #112	; 0x70
 800b5c6:	2c10      	cmp	r4, #16
 800b5c8:	bf08      	it	eq
 800b5ca:	4611      	moveq	r1, r2
 800b5cc:	f01c 0f80 	tst.w	ip, #128	; 0x80
 800b5d0:	440e      	add	r6, r1
 800b5d2:	bf18      	it	ne
 800b5d4:	6836      	ldrne	r6, [r6, #0]
 800b5d6:	601e      	str	r6, [r3, #0]
 800b5d8:	bd70      	pop	{r4, r5, r6, pc}
 800b5da:	3203      	adds	r2, #3
 800b5dc:	f022 0003 	bic.w	r0, r2, #3
 800b5e0:	f850 6b04 	ldr.w	r6, [r0], #4
 800b5e4:	601e      	str	r6, [r3, #0]
 800b5e6:	bd70      	pop	{r4, r5, r6, pc}
 800b5e8:	4610      	mov	r0, r2
 800b5ea:	f850 6b08 	ldr.w	r6, [r0], #8
 800b5ee:	e7e7      	b.n	800b5c0 <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 800b5f0:	4610      	mov	r0, r2
 800b5f2:	f930 6b02 	ldrsh.w	r6, [r0], #2
 800b5f6:	e7e3      	b.n	800b5c0 <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 800b5f8:	4610      	mov	r0, r2
 800b5fa:	f830 6b02 	ldrh.w	r6, [r0], #2
 800b5fe:	e7df      	b.n	800b5c0 <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 800b600:	2600      	movs	r6, #0
 800b602:	4610      	mov	r0, r2
 800b604:	4634      	mov	r4, r6
 800b606:	f810 5b01 	ldrb.w	r5, [r0], #1
 800b60a:	f005 0e7f 	and.w	lr, r5, #127	; 0x7f
 800b60e:	fa0e fe04 	lsl.w	lr, lr, r4
 800b612:	f015 0f80 	tst.w	r5, #128	; 0x80
 800b616:	ea46 060e 	orr.w	r6, r6, lr
 800b61a:	f104 0407 	add.w	r4, r4, #7
 800b61e:	d1f2      	bne.n	800b606 <_ZL28read_encoded_value_with_basehjPKhPj+0x6e>
 800b620:	2c1f      	cmp	r4, #31
 800b622:	d8cd      	bhi.n	800b5c0 <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 800b624:	066d      	lsls	r5, r5, #25
 800b626:	d5cb      	bpl.n	800b5c0 <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 800b628:	f04f 35ff 	mov.w	r5, #4294967295
 800b62c:	fa05 f404 	lsl.w	r4, r5, r4
 800b630:	4326      	orrs	r6, r4
 800b632:	e7c6      	b.n	800b5c2 <_ZL28read_encoded_value_with_basehjPKhPj+0x2a>
 800b634:	2600      	movs	r6, #0
 800b636:	4610      	mov	r0, r2
 800b638:	4634      	mov	r4, r6
 800b63a:	f810 5b01 	ldrb.w	r5, [r0], #1
 800b63e:	f005 0e7f 	and.w	lr, r5, #127	; 0x7f
 800b642:	fa0e fe04 	lsl.w	lr, lr, r4
 800b646:	062d      	lsls	r5, r5, #24
 800b648:	ea46 060e 	orr.w	r6, r6, lr
 800b64c:	f104 0407 	add.w	r4, r4, #7
 800b650:	d4f3      	bmi.n	800b63a <_ZL28read_encoded_value_with_basehjPKhPj+0xa2>
 800b652:	e7b5      	b.n	800b5c0 <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 800b654:	f000 face 	bl	800bbf4 <abort>

0800b658 <_ZL21base_of_encoded_valuehP15_Unwind_Context>:
 800b658:	28ff      	cmp	r0, #255	; 0xff
 800b65a:	b508      	push	{r3, lr}
 800b65c:	4603      	mov	r3, r0
 800b65e:	d019      	beq.n	800b694 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x3c>
 800b660:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800b664:	2a30      	cmp	r2, #48	; 0x30
 800b666:	4608      	mov	r0, r1
 800b668:	d016      	beq.n	800b698 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x40>
 800b66a:	d805      	bhi.n	800b678 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x20>
 800b66c:	2a20      	cmp	r2, #32
 800b66e:	d109      	bne.n	800b684 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2c>
 800b670:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b674:	f001 bcdf 	b.w	800d036 <_Unwind_GetTextRelBase>
 800b678:	2a40      	cmp	r2, #64	; 0x40
 800b67a:	d109      	bne.n	800b690 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x38>
 800b67c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b680:	f7fc b82a 	b.w	80076d8 <_Unwind_GetRegionStart>
 800b684:	d802      	bhi.n	800b68c <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x34>
 800b686:	f013 0f60 	tst.w	r3, #96	; 0x60
 800b68a:	d003      	beq.n	800b694 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x3c>
 800b68c:	f000 fab2 	bl	800bbf4 <abort>
 800b690:	2a50      	cmp	r2, #80	; 0x50
 800b692:	d1fb      	bne.n	800b68c <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x34>
 800b694:	2000      	movs	r0, #0
 800b696:	bd08      	pop	{r3, pc}
 800b698:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b69c:	f001 bcc8 	b.w	800d030 <_Unwind_GetDataRelBase>

0800b6a0 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>:
 800b6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6a2:	4606      	mov	r6, r0
 800b6a4:	460c      	mov	r4, r1
 800b6a6:	4615      	mov	r5, r2
 800b6a8:	b108      	cbz	r0, 800b6ae <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0xe>
 800b6aa:	f7fc f815 	bl	80076d8 <_Unwind_GetRegionStart>
 800b6ae:	6028      	str	r0, [r5, #0]
 800b6b0:	f814 7b01 	ldrb.w	r7, [r4], #1
 800b6b4:	2fff      	cmp	r7, #255	; 0xff
 800b6b6:	d129      	bne.n	800b70c <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x6c>
 800b6b8:	6068      	str	r0, [r5, #4]
 800b6ba:	4620      	mov	r0, r4
 800b6bc:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b6c0:	2bff      	cmp	r3, #255	; 0xff
 800b6c2:	752b      	strb	r3, [r5, #20]
 800b6c4:	d033      	beq.n	800b72e <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x8e>
 800b6c6:	2400      	movs	r4, #0
 800b6c8:	2310      	movs	r3, #16
 800b6ca:	4622      	mov	r2, r4
 800b6cc:	752b      	strb	r3, [r5, #20]
 800b6ce:	f810 1b01 	ldrb.w	r1, [r0], #1
 800b6d2:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800b6d6:	4093      	lsls	r3, r2
 800b6d8:	0609      	lsls	r1, r1, #24
 800b6da:	ea44 0403 	orr.w	r4, r4, r3
 800b6de:	f102 0207 	add.w	r2, r2, #7
 800b6e2:	d4f4      	bmi.n	800b6ce <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x2e>
 800b6e4:	4404      	add	r4, r0
 800b6e6:	60ec      	str	r4, [r5, #12]
 800b6e8:	2400      	movs	r4, #0
 800b6ea:	4622      	mov	r2, r4
 800b6ec:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b6f0:	756b      	strb	r3, [r5, #21]
 800b6f2:	f810 1b01 	ldrb.w	r1, [r0], #1
 800b6f6:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800b6fa:	4093      	lsls	r3, r2
 800b6fc:	431c      	orrs	r4, r3
 800b6fe:	060b      	lsls	r3, r1, #24
 800b700:	f102 0207 	add.w	r2, r2, #7
 800b704:	d4f5      	bmi.n	800b6f2 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x52>
 800b706:	4404      	add	r4, r0
 800b708:	612c      	str	r4, [r5, #16]
 800b70a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b70c:	4631      	mov	r1, r6
 800b70e:	4638      	mov	r0, r7
 800b710:	f7ff ffa2 	bl	800b658 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800b714:	4622      	mov	r2, r4
 800b716:	4601      	mov	r1, r0
 800b718:	1d2b      	adds	r3, r5, #4
 800b71a:	4638      	mov	r0, r7
 800b71c:	f7ff ff3c 	bl	800b598 <_ZL28read_encoded_value_with_basehjPKhPj>
 800b720:	4604      	mov	r4, r0
 800b722:	4620      	mov	r0, r4
 800b724:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b728:	2bff      	cmp	r3, #255	; 0xff
 800b72a:	752b      	strb	r3, [r5, #20]
 800b72c:	d1cb      	bne.n	800b6c6 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x26>
 800b72e:	2300      	movs	r3, #0
 800b730:	60eb      	str	r3, [r5, #12]
 800b732:	e7d9      	b.n	800b6e8 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x48>

0800b734 <__gxx_personality_v0>:
 800b734:	2300      	movs	r3, #0
 800b736:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b73a:	4617      	mov	r7, r2
 800b73c:	f000 0203 	and.w	r2, r0, #3
 800b740:	b093      	sub	sp, #76	; 0x4c
 800b742:	2a01      	cmp	r2, #1
 800b744:	4688      	mov	r8, r1
 800b746:	9308      	str	r3, [sp, #32]
 800b748:	d013      	beq.n	800b772 <__gxx_personality_v0+0x3e>
 800b74a:	2a02      	cmp	r2, #2
 800b74c:	d108      	bne.n	800b760 <__gxx_personality_v0+0x2c>
 800b74e:	4639      	mov	r1, r7
 800b750:	4640      	mov	r0, r8
 800b752:	f7fb ffa9 	bl	80076a8 <__gnu_unwind_frame>
 800b756:	b940      	cbnz	r0, 800b76a <__gxx_personality_v0+0x36>
 800b758:	2008      	movs	r0, #8
 800b75a:	b013      	add	sp, #76	; 0x4c
 800b75c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b760:	2a00      	cmp	r2, #0
 800b762:	f000 8097 	beq.w	800b894 <__gxx_personality_v0+0x160>
 800b766:	f000 fa45 	bl	800bbf4 <abort>
 800b76a:	2009      	movs	r0, #9
 800b76c:	b013      	add	sp, #76	; 0x4c
 800b76e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b772:	f010 0408 	ands.w	r4, r0, #8
 800b776:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800b77a:	f000 80a2 	beq.w	800b8c2 <__gxx_personality_v0+0x18e>
 800b77e:	f044 0202 	orr.w	r2, r4, #2
 800b782:	9202      	str	r2, [sp, #8]
 800b784:	910c      	str	r1, [sp, #48]	; 0x30
 800b786:	220c      	movs	r2, #12
 800b788:	4619      	mov	r1, r3
 800b78a:	4638      	mov	r0, r7
 800b78c:	f8cd b000 	str.w	fp, [sp]
 800b790:	f7fb fa1e 	bl	8006bd0 <_Unwind_VRS_Set>
 800b794:	4638      	mov	r0, r7
 800b796:	f7fb ffa5 	bl	80076e4 <_Unwind_GetLanguageSpecificData>
 800b79a:	9003      	str	r0, [sp, #12]
 800b79c:	2800      	cmp	r0, #0
 800b79e:	d0d6      	beq.n	800b74e <__gxx_personality_v0+0x1a>
 800b7a0:	465a      	mov	r2, fp
 800b7a2:	9903      	ldr	r1, [sp, #12]
 800b7a4:	4638      	mov	r0, r7
 800b7a6:	f7ff ff7b 	bl	800b6a0 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 800b7aa:	4639      	mov	r1, r7
 800b7ac:	4605      	mov	r5, r0
 800b7ae:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 800b7b2:	f7ff ff51 	bl	800b658 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	f10d 092c 	add.w	r9, sp, #44	; 0x2c
 800b7bc:	4619      	mov	r1, r3
 800b7be:	900e      	str	r0, [sp, #56]	; 0x38
 800b7c0:	220f      	movs	r2, #15
 800b7c2:	4638      	mov	r0, r7
 800b7c4:	f8cd 9000 	str.w	r9, [sp]
 800b7c8:	f7fb f9dc 	bl	8006b84 <_Unwind_VRS_Get>
 800b7cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7ce:	f023 0301 	bic.w	r3, r3, #1
 800b7d2:	1e5e      	subs	r6, r3, #1
 800b7d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b7d6:	429d      	cmp	r5, r3
 800b7d8:	d237      	bcs.n	800b84a <__gxx_personality_v0+0x116>
 800b7da:	f89d 4045 	ldrb.w	r4, [sp, #69]	; 0x45
 800b7de:	2100      	movs	r1, #0
 800b7e0:	4620      	mov	r0, r4
 800b7e2:	f7ff ff39 	bl	800b658 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800b7e6:	462a      	mov	r2, r5
 800b7e8:	4601      	mov	r1, r0
 800b7ea:	ab09      	add	r3, sp, #36	; 0x24
 800b7ec:	4620      	mov	r0, r4
 800b7ee:	f7ff fed3 	bl	800b598 <_ZL28read_encoded_value_with_basehjPKhPj>
 800b7f2:	2100      	movs	r1, #0
 800b7f4:	f89d a045 	ldrb.w	sl, [sp, #69]	; 0x45
 800b7f8:	4605      	mov	r5, r0
 800b7fa:	4650      	mov	r0, sl
 800b7fc:	460c      	mov	r4, r1
 800b7fe:	f7ff ff2b 	bl	800b658 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800b802:	462a      	mov	r2, r5
 800b804:	4601      	mov	r1, r0
 800b806:	ab0a      	add	r3, sp, #40	; 0x28
 800b808:	4650      	mov	r0, sl
 800b80a:	f7ff fec5 	bl	800b598 <_ZL28read_encoded_value_with_basehjPKhPj>
 800b80e:	f89d a045 	ldrb.w	sl, [sp, #69]	; 0x45
 800b812:	4605      	mov	r5, r0
 800b814:	4621      	mov	r1, r4
 800b816:	4650      	mov	r0, sl
 800b818:	f7ff ff1e 	bl	800b658 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800b81c:	462a      	mov	r2, r5
 800b81e:	4601      	mov	r1, r0
 800b820:	464b      	mov	r3, r9
 800b822:	4650      	mov	r0, sl
 800b824:	f7ff feb8 	bl	800b598 <_ZL28read_encoded_value_with_basehjPKhPj>
 800b828:	4622      	mov	r2, r4
 800b82a:	4605      	mov	r5, r0
 800b82c:	f815 1b01 	ldrb.w	r1, [r5], #1
 800b830:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800b834:	4093      	lsls	r3, r2
 800b836:	431c      	orrs	r4, r3
 800b838:	060b      	lsls	r3, r1, #24
 800b83a:	f102 0207 	add.w	r2, r2, #7
 800b83e:	d4f5      	bmi.n	800b82c <__gxx_personality_v0+0xf8>
 800b840:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b842:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b844:	4413      	add	r3, r2
 800b846:	42b3      	cmp	r3, r6
 800b848:	d91c      	bls.n	800b884 <__gxx_personality_v0+0x150>
 800b84a:	9b02      	ldr	r3, [sp, #8]
 800b84c:	07d8      	lsls	r0, r3, #31
 800b84e:	d533      	bpl.n	800b8b8 <__gxx_personality_v0+0x184>
 800b850:	2400      	movs	r4, #0
 800b852:	9404      	str	r4, [sp, #16]
 800b854:	2300      	movs	r3, #0
 800b856:	4638      	mov	r0, r7
 800b858:	4619      	mov	r1, r3
 800b85a:	220d      	movs	r2, #13
 800b85c:	f8cd 9000 	str.w	r9, [sp]
 800b860:	9d08      	ldr	r5, [sp, #32]
 800b862:	f7fb f98f 	bl	8006b84 <_Unwind_VRS_Get>
 800b866:	9b03      	ldr	r3, [sp, #12]
 800b868:	2006      	movs	r0, #6
 800b86a:	f8c8 302c 	str.w	r3, [r8, #44]	; 0x2c
 800b86e:	9b04      	ldr	r3, [sp, #16]
 800b870:	f8c8 5024 	str.w	r5, [r8, #36]	; 0x24
 800b874:	f8c8 3030 	str.w	r3, [r8, #48]	; 0x30
 800b878:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b87a:	f8c8 4028 	str.w	r4, [r8, #40]	; 0x28
 800b87e:	f8c8 3020 	str.w	r3, [r8, #32]
 800b882:	e76a      	b.n	800b75a <__gxx_personality_v0+0x26>
 800b884:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b886:	4413      	add	r3, r2
 800b888:	42b3      	cmp	r3, r6
 800b88a:	d871      	bhi.n	800b970 <__gxx_personality_v0+0x23c>
 800b88c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b88e:	42ab      	cmp	r3, r5
 800b890:	d8a3      	bhi.n	800b7da <__gxx_personality_v0+0xa6>
 800b892:	e7da      	b.n	800b84a <__gxx_personality_v0+0x116>
 800b894:	0702      	lsls	r2, r0, #28
 800b896:	f53f af5a 	bmi.w	800b74e <__gxx_personality_v0+0x1a>
 800b89a:	2301      	movs	r3, #1
 800b89c:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800b8a0:	9302      	str	r3, [sp, #8]
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	220c      	movs	r2, #12
 800b8a6:	4638      	mov	r0, r7
 800b8a8:	4619      	mov	r1, r3
 800b8aa:	f8cd b000 	str.w	fp, [sp]
 800b8ae:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800b8b2:	f7fb f98d 	bl	8006bd0 <_Unwind_VRS_Set>
 800b8b6:	e76d      	b.n	800b794 <__gxx_personality_v0+0x60>
 800b8b8:	9b02      	ldr	r3, [sp, #8]
 800b8ba:	071a      	lsls	r2, r3, #28
 800b8bc:	d555      	bpl.n	800b96a <__gxx_personality_v0+0x236>
 800b8be:	f7ff f9f5 	bl	800acac <_ZSt9terminatev>
 800b8c2:	f8cd b000 	str.w	fp, [sp]
 800b8c6:	6a0d      	ldr	r5, [r1, #32]
 800b8c8:	4623      	mov	r3, r4
 800b8ca:	220d      	movs	r2, #13
 800b8cc:	4621      	mov	r1, r4
 800b8ce:	4638      	mov	r0, r7
 800b8d0:	f7fb f958 	bl	8006b84 <_Unwind_VRS_Get>
 800b8d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b8d6:	429d      	cmp	r5, r3
 800b8d8:	d002      	beq.n	800b8e0 <__gxx_personality_v0+0x1ac>
 800b8da:	2302      	movs	r3, #2
 800b8dc:	9302      	str	r3, [sp, #8]
 800b8de:	e7e0      	b.n	800b8a2 <__gxx_personality_v0+0x16e>
 800b8e0:	4623      	mov	r3, r4
 800b8e2:	4621      	mov	r1, r4
 800b8e4:	220c      	movs	r2, #12
 800b8e6:	4638      	mov	r0, r7
 800b8e8:	f8cd b000 	str.w	fp, [sp]
 800b8ec:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800b8f0:	f7fb f96e 	bl	8006bd0 <_Unwind_VRS_Set>
 800b8f4:	f8d8 3030 	ldr.w	r3, [r8, #48]	; 0x30
 800b8f8:	9304      	str	r3, [sp, #16]
 800b8fa:	b3b3      	cbz	r3, 800b96a <__gxx_personality_v0+0x236>
 800b8fc:	e9d8 430a 	ldrd	r4, r3, [r8, #40]	; 0x28
 800b900:	f10d 092c 	add.w	r9, sp, #44	; 0x2c
 800b904:	9303      	str	r3, [sp, #12]
 800b906:	2c00      	cmp	r4, #0
 800b908:	db4e      	blt.n	800b9a8 <__gxx_personality_v0+0x274>
 800b90a:	2503      	movs	r5, #3
 800b90c:	2300      	movs	r3, #0
 800b90e:	4638      	mov	r0, r7
 800b910:	461a      	mov	r2, r3
 800b912:	4619      	mov	r1, r3
 800b914:	f8cd 9000 	str.w	r9, [sp]
 800b918:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800b91c:	f7fb f958 	bl	8006bd0 <_Unwind_VRS_Set>
 800b920:	2300      	movs	r3, #0
 800b922:	2201      	movs	r2, #1
 800b924:	4619      	mov	r1, r3
 800b926:	4638      	mov	r0, r7
 800b928:	f8cd 9000 	str.w	r9, [sp]
 800b92c:	940b      	str	r4, [sp, #44]	; 0x2c
 800b92e:	f7fb f94f 	bl	8006bd0 <_Unwind_VRS_Set>
 800b932:	2300      	movs	r3, #0
 800b934:	220f      	movs	r2, #15
 800b936:	4619      	mov	r1, r3
 800b938:	4638      	mov	r0, r7
 800b93a:	f8cd 9000 	str.w	r9, [sp]
 800b93e:	f7fb f921 	bl	8006b84 <_Unwind_VRS_Get>
 800b942:	2300      	movs	r3, #0
 800b944:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b946:	9904      	ldr	r1, [sp, #16]
 800b948:	f002 0201 	and.w	r2, r2, #1
 800b94c:	430a      	orrs	r2, r1
 800b94e:	920b      	str	r2, [sp, #44]	; 0x2c
 800b950:	4638      	mov	r0, r7
 800b952:	220f      	movs	r2, #15
 800b954:	4619      	mov	r1, r3
 800b956:	f8cd 9000 	str.w	r9, [sp]
 800b95a:	f7fb f939 	bl	8006bd0 <_Unwind_VRS_Set>
 800b95e:	2d02      	cmp	r5, #2
 800b960:	d01d      	beq.n	800b99e <__gxx_personality_v0+0x26a>
 800b962:	2007      	movs	r0, #7
 800b964:	b013      	add	sp, #76	; 0x4c
 800b966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b96a:	4640      	mov	r0, r8
 800b96c:	f7ff fd04 	bl	800b378 <__cxa_call_terminate>
 800b970:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b972:	2b00      	cmp	r3, #0
 800b974:	f43f aeeb 	beq.w	800b74e <__gxx_personality_v0+0x1a>
 800b978:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b97a:	4413      	add	r3, r2
 800b97c:	9304      	str	r3, [sp, #16]
 800b97e:	2c00      	cmp	r4, #0
 800b980:	d138      	bne.n	800b9f4 <__gxx_personality_v0+0x2c0>
 800b982:	2b00      	cmp	r3, #0
 800b984:	f43f aee3 	beq.w	800b74e <__gxx_personality_v0+0x1a>
 800b988:	9b02      	ldr	r3, [sp, #8]
 800b98a:	07dd      	lsls	r5, r3, #31
 800b98c:	f53f aedf 	bmi.w	800b74e <__gxx_personality_v0+0x1a>
 800b990:	9b02      	ldr	r3, [sp, #8]
 800b992:	071b      	lsls	r3, r3, #28
 800b994:	f140 811b 	bpl.w	800bbce <__gxx_personality_v0+0x49a>
 800b998:	2400      	movs	r4, #0
 800b99a:	2502      	movs	r5, #2
 800b99c:	e7b6      	b.n	800b90c <__gxx_personality_v0+0x1d8>
 800b99e:	4640      	mov	r0, r8
 800b9a0:	f7ff fc62 	bl	800b268 <__cxa_begin_cleanup>
 800b9a4:	2007      	movs	r0, #7
 800b9a6:	e6d8      	b.n	800b75a <__gxx_personality_v0+0x26>
 800b9a8:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800b9ac:	1b1b      	subs	r3, r3, r4
 800b9ae:	461d      	mov	r5, r3
 800b9b0:	465a      	mov	r2, fp
 800b9b2:	9903      	ldr	r1, [sp, #12]
 800b9b4:	4638      	mov	r0, r7
 800b9b6:	f7ff fe73 	bl	800b6a0 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 800b9ba:	4639      	mov	r1, r7
 800b9bc:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 800b9c0:	f7ff fe4a 	bl	800b658 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 800b9c4:	462a      	mov	r2, r5
 800b9c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b9c8:	900e      	str	r0, [sp, #56]	; 0x38
 800b9ca:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800b9ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9d2:	b133      	cbz	r3, 800b9e2 <__gxx_personality_v0+0x2ae>
 800b9d4:	462a      	mov	r2, r5
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	f852 1f04 	ldr.w	r1, [r2, #4]!
 800b9dc:	3301      	adds	r3, #1
 800b9de:	2900      	cmp	r1, #0
 800b9e0:	d1fa      	bne.n	800b9d8 <__gxx_personality_v0+0x2a4>
 800b9e2:	e9c8 300a 	strd	r3, r0, [r8, #40]	; 0x28
 800b9e6:	2304      	movs	r3, #4
 800b9e8:	f8c8 5034 	str.w	r5, [r8, #52]	; 0x34
 800b9ec:	f8c8 3030 	str.w	r3, [r8, #48]	; 0x30
 800b9f0:	2503      	movs	r5, #3
 800b9f2:	e78b      	b.n	800b90c <__gxx_personality_v0+0x1d8>
 800b9f4:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800b9f6:	9b04      	ldr	r3, [sp, #16]
 800b9f8:	3c01      	subs	r4, #1
 800b9fa:	4426      	add	r6, r4
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	f43f aea6 	beq.w	800b74e <__gxx_personality_v0+0x1a>
 800ba02:	9b02      	ldr	r3, [sp, #8]
 800ba04:	2e00      	cmp	r6, #0
 800ba06:	f000 80da 	beq.w	800bbbe <__gxx_personality_v0+0x48a>
 800ba0a:	f013 0308 	ands.w	r3, r3, #8
 800ba0e:	9305      	str	r3, [sp, #20]
 800ba10:	f000 80c1 	beq.w	800bb96 <__gxx_personality_v0+0x462>
 800ba14:	2347      	movs	r3, #71	; 0x47
 800ba16:	f888 3000 	strb.w	r3, [r8]
 800ba1a:	234e      	movs	r3, #78	; 0x4e
 800ba1c:	f888 3001 	strb.w	r3, [r8, #1]
 800ba20:	2355      	movs	r3, #85	; 0x55
 800ba22:	f888 3002 	strb.w	r3, [r8, #2]
 800ba26:	2343      	movs	r3, #67	; 0x43
 800ba28:	f888 3003 	strb.w	r3, [r8, #3]
 800ba2c:	2346      	movs	r3, #70	; 0x46
 800ba2e:	f888 3004 	strb.w	r3, [r8, #4]
 800ba32:	234f      	movs	r3, #79	; 0x4f
 800ba34:	f888 3005 	strb.w	r3, [r8, #5]
 800ba38:	2352      	movs	r3, #82	; 0x52
 800ba3a:	f888 3006 	strb.w	r3, [r8, #6]
 800ba3e:	2300      	movs	r3, #0
 800ba40:	f888 3007 	strb.w	r3, [r8, #7]
 800ba44:	2300      	movs	r3, #0
 800ba46:	e9cd 7b06 	strd	r7, fp, [sp, #24]
 800ba4a:	469b      	mov	fp, r3
 800ba4c:	2400      	movs	r4, #0
 800ba4e:	4622      	mov	r2, r4
 800ba50:	f816 1b01 	ldrb.w	r1, [r6], #1
 800ba54:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800ba58:	4093      	lsls	r3, r2
 800ba5a:	0608      	lsls	r0, r1, #24
 800ba5c:	ea44 0403 	orr.w	r4, r4, r3
 800ba60:	f102 0207 	add.w	r2, r2, #7
 800ba64:	d4f4      	bmi.n	800ba50 <__gxx_personality_v0+0x31c>
 800ba66:	2a1f      	cmp	r2, #31
 800ba68:	d805      	bhi.n	800ba76 <__gxx_personality_v0+0x342>
 800ba6a:	064b      	lsls	r3, r1, #25
 800ba6c:	d503      	bpl.n	800ba76 <__gxx_personality_v0+0x342>
 800ba6e:	2301      	movs	r3, #1
 800ba70:	4093      	lsls	r3, r2
 800ba72:	425b      	negs	r3, r3
 800ba74:	431c      	orrs	r4, r3
 800ba76:	2500      	movs	r5, #0
 800ba78:	4630      	mov	r0, r6
 800ba7a:	462a      	mov	r2, r5
 800ba7c:	f810 1b01 	ldrb.w	r1, [r0], #1
 800ba80:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800ba84:	4093      	lsls	r3, r2
 800ba86:	060f      	lsls	r7, r1, #24
 800ba88:	ea45 0503 	orr.w	r5, r5, r3
 800ba8c:	f102 0207 	add.w	r2, r2, #7
 800ba90:	d4f4      	bmi.n	800ba7c <__gxx_personality_v0+0x348>
 800ba92:	2a1f      	cmp	r2, #31
 800ba94:	d805      	bhi.n	800baa2 <__gxx_personality_v0+0x36e>
 800ba96:	0649      	lsls	r1, r1, #25
 800ba98:	d503      	bpl.n	800baa2 <__gxx_personality_v0+0x36e>
 800ba9a:	2301      	movs	r3, #1
 800ba9c:	4093      	lsls	r3, r2
 800ba9e:	425b      	negs	r3, r3
 800baa0:	431d      	orrs	r5, r3
 800baa2:	2c00      	cmp	r4, #0
 800baa4:	d035      	beq.n	800bb12 <__gxx_personality_v0+0x3de>
 800baa6:	dc37      	bgt.n	800bb18 <__gxx_personality_v0+0x3e4>
 800baa8:	f1b8 0f00 	cmp.w	r8, #0
 800baac:	d002      	beq.n	800bab4 <__gxx_personality_v0+0x380>
 800baae:	9b05      	ldr	r3, [sp, #20]
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d04d      	beq.n	800bb50 <__gxx_personality_v0+0x41c>
 800bab4:	f06f 4a40 	mvn.w	sl, #3221225472	; 0xc0000000
 800bab8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800baba:	ebaa 0a04 	sub.w	sl, sl, r4
 800babe:	f853 302a 	ldr.w	r3, [r3, sl, lsl #2]
 800bac2:	b1bb      	cbz	r3, 800baf4 <__gxx_personality_v0+0x3c0>
 800bac4:	2d00      	cmp	r5, #0
 800bac6:	d070      	beq.n	800bbaa <__gxx_personality_v0+0x476>
 800bac8:	442e      	add	r6, r5
 800baca:	e7bf      	b.n	800ba4c <__gxx_personality_v0+0x318>
 800bacc:	00a3      	lsls	r3, r4, #2
 800bace:	425b      	negs	r3, r3
 800bad0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bad2:	990e      	ldr	r1, [sp, #56]	; 0x38
 800bad4:	441a      	add	r2, r3
 800bad6:	464b      	mov	r3, r9
 800bad8:	f7ff fd5e 	bl	800b598 <_ZL28read_encoded_value_with_basehjPKhPj>
 800badc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bade:	b149      	cbz	r1, 800baf4 <__gxx_personality_v0+0x3c0>
 800bae0:	f1b8 0f00 	cmp.w	r8, #0
 800bae4:	d0ee      	beq.n	800bac4 <__gxx_personality_v0+0x390>
 800bae6:	2200      	movs	r2, #0
 800bae8:	4640      	mov	r0, r8
 800baea:	ab08      	add	r3, sp, #32
 800baec:	f7ff fb62 	bl	800b1b4 <__cxa_type_match>
 800baf0:	2800      	cmp	r0, #0
 800baf2:	d0e7      	beq.n	800bac4 <__gxx_personality_v0+0x390>
 800baf4:	9b02      	ldr	r3, [sp, #8]
 800baf6:	e9dd 7b06 	ldrd	r7, fp, [sp, #24]
 800bafa:	07d9      	lsls	r1, r3, #31
 800bafc:	f53f aeaa 	bmi.w	800b854 <__gxx_personality_v0+0x120>
 800bb00:	9b05      	ldr	r3, [sp, #20]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	f43f aeff 	beq.w	800b906 <__gxx_personality_v0+0x1d2>
 800bb08:	2c00      	cmp	r4, #0
 800bb0a:	f6bf aefe 	bge.w	800b90a <__gxx_personality_v0+0x1d6>
 800bb0e:	f7ff f8db 	bl	800acc8 <_ZSt10unexpectedv>
 800bb12:	f04f 0b01 	mov.w	fp, #1
 800bb16:	e7d5      	b.n	800bac4 <__gxx_personality_v0+0x390>
 800bb18:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 800bb1c:	28ff      	cmp	r0, #255	; 0xff
 800bb1e:	d030      	beq.n	800bb82 <__gxx_personality_v0+0x44e>
 800bb20:	f000 0307 	and.w	r3, r0, #7
 800bb24:	2b04      	cmp	r3, #4
 800bb26:	f63f ae1e 	bhi.w	800b766 <__gxx_personality_v0+0x32>
 800bb2a:	a201      	add	r2, pc, #4	; (adr r2, 800bb30 <__gxx_personality_v0+0x3fc>)
 800bb2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb30:	0800bacd 	.word	0x0800bacd
 800bb34:	0800b767 	.word	0x0800b767
 800bb38:	0800bb4b 	.word	0x0800bb4b
 800bb3c:	0800bacd 	.word	0x0800bacd
 800bb40:	0800bb45 	.word	0x0800bb45
 800bb44:	00e3      	lsls	r3, r4, #3
 800bb46:	425b      	negs	r3, r3
 800bb48:	e7c2      	b.n	800bad0 <__gxx_personality_v0+0x39c>
 800bb4a:	0063      	lsls	r3, r4, #1
 800bb4c:	425b      	negs	r3, r3
 800bb4e:	e7bf      	b.n	800bad0 <__gxx_personality_v0+0x39c>
 800bb50:	f06f 4a40 	mvn.w	sl, #3221225472	; 0xc0000000
 800bb54:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800bb56:	ebaa 0a04 	sub.w	sl, sl, r4
 800bb5a:	9b08      	ldr	r3, [sp, #32]
 800bb5c:	f857 102a 	ldr.w	r1, [r7, sl, lsl #2]
 800bb60:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb62:	eb07 078a 	add.w	r7, r7, sl, lsl #2
 800bb66:	b919      	cbnz	r1, 800bb70 <__gxx_personality_v0+0x43c>
 800bb68:	e00d      	b.n	800bb86 <__gxx_personality_v0+0x452>
 800bb6a:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800bb6e:	b151      	cbz	r1, 800bb86 <__gxx_personality_v0+0x452>
 800bb70:	464b      	mov	r3, r9
 800bb72:	2200      	movs	r2, #0
 800bb74:	4640      	mov	r0, r8
 800bb76:	4439      	add	r1, r7
 800bb78:	f7ff fb1c 	bl	800b1b4 <__cxa_type_match>
 800bb7c:	2800      	cmp	r0, #0
 800bb7e:	d0f4      	beq.n	800bb6a <__gxx_personality_v0+0x436>
 800bb80:	e7a0      	b.n	800bac4 <__gxx_personality_v0+0x390>
 800bb82:	2300      	movs	r3, #0
 800bb84:	e7a4      	b.n	800bad0 <__gxx_personality_v0+0x39c>
 800bb86:	9b02      	ldr	r3, [sp, #8]
 800bb88:	4655      	mov	r5, sl
 800bb8a:	e9dd 7b06 	ldrd	r7, fp, [sp, #24]
 800bb8e:	07da      	lsls	r2, r3, #31
 800bb90:	f53f ae60 	bmi.w	800b854 <__gxx_personality_v0+0x120>
 800bb94:	e70c      	b.n	800b9b0 <__gxx_personality_v0+0x27c>
 800bb96:	f898 3007 	ldrb.w	r3, [r8, #7]
 800bb9a:	2b01      	cmp	r3, #1
 800bb9c:	bf0c      	ite	eq
 800bb9e:	f858 3c20 	ldreq.w	r3, [r8, #-32]
 800bba2:	f108 0358 	addne.w	r3, r8, #88	; 0x58
 800bba6:	9308      	str	r3, [sp, #32]
 800bba8:	e74c      	b.n	800ba44 <__gxx_personality_v0+0x310>
 800bbaa:	465b      	mov	r3, fp
 800bbac:	9f06      	ldr	r7, [sp, #24]
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	f43f adcd 	beq.w	800b74e <__gxx_personality_v0+0x1a>
 800bbb4:	9b02      	ldr	r3, [sp, #8]
 800bbb6:	07db      	lsls	r3, r3, #31
 800bbb8:	f53f adc9 	bmi.w	800b74e <__gxx_personality_v0+0x1a>
 800bbbc:	e6ec      	b.n	800b998 <__gxx_personality_v0+0x264>
 800bbbe:	07de      	lsls	r6, r3, #31
 800bbc0:	f53f adc5 	bmi.w	800b74e <__gxx_personality_v0+0x1a>
 800bbc4:	9b02      	ldr	r3, [sp, #8]
 800bbc6:	f013 0408 	ands.w	r4, r3, #8
 800bbca:	f47f aee5 	bne.w	800b998 <__gxx_personality_v0+0x264>
 800bbce:	2502      	movs	r5, #2
 800bbd0:	e69c      	b.n	800b90c <__gxx_personality_v0+0x1d8>
 800bbd2:	f7ff fc55 	bl	800b480 <__cxa_begin_catch>
 800bbd6:	e672      	b.n	800b8be <__gxx_personality_v0+0x18a>

0800bbd8 <__cxa_current_exception_type>:
 800bbd8:	b508      	push	{r3, lr}
 800bbda:	f7ff fcd9 	bl	800b590 <__cxa_get_globals>
 800bbde:	6800      	ldr	r0, [r0, #0]
 800bbe0:	b130      	cbz	r0, 800bbf0 <__cxa_current_exception_type+0x18>
 800bbe2:	f890 3027 	ldrb.w	r3, [r0, #39]	; 0x27
 800bbe6:	2b01      	cmp	r3, #1
 800bbe8:	bf04      	itt	eq
 800bbea:	6800      	ldreq	r0, [r0, #0]
 800bbec:	3878      	subeq	r0, #120	; 0x78
 800bbee:	6800      	ldr	r0, [r0, #0]
 800bbf0:	bd08      	pop	{r3, pc}
 800bbf2:	bf00      	nop

0800bbf4 <abort>:
 800bbf4:	2006      	movs	r0, #6
 800bbf6:	b508      	push	{r3, lr}
 800bbf8:	f000 fcfa 	bl	800c5f0 <raise>
 800bbfc:	2001      	movs	r0, #1
 800bbfe:	f001 fa63 	bl	800d0c8 <_exit>
	...

0800bc04 <__errno>:
 800bc04:	4b01      	ldr	r3, [pc, #4]	; (800bc0c <__errno+0x8>)
 800bc06:	6818      	ldr	r0, [r3, #0]
 800bc08:	4770      	bx	lr
 800bc0a:	bf00      	nop
 800bc0c:	20000010 	.word	0x20000010

0800bc10 <_fputc_r>:
 800bc10:	b570      	push	{r4, r5, r6, lr}
 800bc12:	460e      	mov	r6, r1
 800bc14:	4614      	mov	r4, r2
 800bc16:	4605      	mov	r5, r0
 800bc18:	b118      	cbz	r0, 800bc22 <_fputc_r+0x12>
 800bc1a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800bc1c:	b90b      	cbnz	r3, 800bc22 <_fputc_r+0x12>
 800bc1e:	f000 fedd 	bl	800c9dc <__sinit>
 800bc22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bc24:	07d8      	lsls	r0, r3, #31
 800bc26:	d405      	bmi.n	800bc34 <_fputc_r+0x24>
 800bc28:	89a3      	ldrh	r3, [r4, #12]
 800bc2a:	0599      	lsls	r1, r3, #22
 800bc2c:	d402      	bmi.n	800bc34 <_fputc_r+0x24>
 800bc2e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc30:	f000 f840 	bl	800bcb4 <__retarget_lock_acquire_recursive>
 800bc34:	4622      	mov	r2, r4
 800bc36:	4628      	mov	r0, r5
 800bc38:	4631      	mov	r1, r6
 800bc3a:	f000 fabb 	bl	800c1b4 <_putc_r>
 800bc3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bc40:	4605      	mov	r5, r0
 800bc42:	07da      	lsls	r2, r3, #31
 800bc44:	d405      	bmi.n	800bc52 <_fputc_r+0x42>
 800bc46:	89a3      	ldrh	r3, [r4, #12]
 800bc48:	059b      	lsls	r3, r3, #22
 800bc4a:	d402      	bmi.n	800bc52 <_fputc_r+0x42>
 800bc4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc4e:	f000 f832 	bl	800bcb6 <__retarget_lock_release_recursive>
 800bc52:	4628      	mov	r0, r5
 800bc54:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bc58 <fputc>:
 800bc58:	4b02      	ldr	r3, [pc, #8]	; (800bc64 <fputc+0xc>)
 800bc5a:	460a      	mov	r2, r1
 800bc5c:	4601      	mov	r1, r0
 800bc5e:	6818      	ldr	r0, [r3, #0]
 800bc60:	f7ff bfd6 	b.w	800bc10 <_fputc_r>
 800bc64:	20000010 	.word	0x20000010

0800bc68 <__libc_init_array>:
 800bc68:	b570      	push	{r4, r5, r6, lr}
 800bc6a:	2600      	movs	r6, #0
 800bc6c:	4d0c      	ldr	r5, [pc, #48]	; (800bca0 <__libc_init_array+0x38>)
 800bc6e:	4c0d      	ldr	r4, [pc, #52]	; (800bca4 <__libc_init_array+0x3c>)
 800bc70:	1b64      	subs	r4, r4, r5
 800bc72:	10a4      	asrs	r4, r4, #2
 800bc74:	42a6      	cmp	r6, r4
 800bc76:	d109      	bne.n	800bc8c <__libc_init_array+0x24>
 800bc78:	f001 fa28 	bl	800d0cc <_init>
 800bc7c:	2600      	movs	r6, #0
 800bc7e:	4d0a      	ldr	r5, [pc, #40]	; (800bca8 <__libc_init_array+0x40>)
 800bc80:	4c0a      	ldr	r4, [pc, #40]	; (800bcac <__libc_init_array+0x44>)
 800bc82:	1b64      	subs	r4, r4, r5
 800bc84:	10a4      	asrs	r4, r4, #2
 800bc86:	42a6      	cmp	r6, r4
 800bc88:	d105      	bne.n	800bc96 <__libc_init_array+0x2e>
 800bc8a:	bd70      	pop	{r4, r5, r6, pc}
 800bc8c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc90:	4798      	blx	r3
 800bc92:	3601      	adds	r6, #1
 800bc94:	e7ee      	b.n	800bc74 <__libc_init_array+0xc>
 800bc96:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc9a:	4798      	blx	r3
 800bc9c:	3601      	adds	r6, #1
 800bc9e:	e7f2      	b.n	800bc86 <__libc_init_array+0x1e>
 800bca0:	0800e658 	.word	0x0800e658
 800bca4:	0800e658 	.word	0x0800e658
 800bca8:	0800e658 	.word	0x0800e658
 800bcac:	0800e66c 	.word	0x0800e66c

0800bcb0 <__retarget_lock_init_recursive>:
 800bcb0:	4770      	bx	lr

0800bcb2 <__retarget_lock_close_recursive>:
 800bcb2:	4770      	bx	lr

0800bcb4 <__retarget_lock_acquire_recursive>:
 800bcb4:	4770      	bx	lr

0800bcb6 <__retarget_lock_release_recursive>:
 800bcb6:	4770      	bx	lr

0800bcb8 <malloc>:
 800bcb8:	4b02      	ldr	r3, [pc, #8]	; (800bcc4 <malloc+0xc>)
 800bcba:	4601      	mov	r1, r0
 800bcbc:	6818      	ldr	r0, [r3, #0]
 800bcbe:	f000 b80b 	b.w	800bcd8 <_malloc_r>
 800bcc2:	bf00      	nop
 800bcc4:	20000010 	.word	0x20000010

0800bcc8 <free>:
 800bcc8:	4b02      	ldr	r3, [pc, #8]	; (800bcd4 <free+0xc>)
 800bcca:	4601      	mov	r1, r0
 800bccc:	6818      	ldr	r0, [r3, #0]
 800bcce:	f000 bf15 	b.w	800cafc <_free_r>
 800bcd2:	bf00      	nop
 800bcd4:	20000010 	.word	0x20000010

0800bcd8 <_malloc_r>:
 800bcd8:	f101 030b 	add.w	r3, r1, #11
 800bcdc:	2b16      	cmp	r3, #22
 800bcde:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bce2:	4605      	mov	r5, r0
 800bce4:	d906      	bls.n	800bcf4 <_malloc_r+0x1c>
 800bce6:	f033 0707 	bics.w	r7, r3, #7
 800bcea:	d504      	bpl.n	800bcf6 <_malloc_r+0x1e>
 800bcec:	230c      	movs	r3, #12
 800bcee:	602b      	str	r3, [r5, #0]
 800bcf0:	2400      	movs	r4, #0
 800bcf2:	e1a3      	b.n	800c03c <_malloc_r+0x364>
 800bcf4:	2710      	movs	r7, #16
 800bcf6:	42b9      	cmp	r1, r7
 800bcf8:	d8f8      	bhi.n	800bcec <_malloc_r+0x14>
 800bcfa:	4628      	mov	r0, r5
 800bcfc:	f000 fa4e 	bl	800c19c <__malloc_lock>
 800bd00:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 800bd04:	4eaf      	ldr	r6, [pc, #700]	; (800bfc4 <_malloc_r+0x2ec>)
 800bd06:	d237      	bcs.n	800bd78 <_malloc_r+0xa0>
 800bd08:	f107 0208 	add.w	r2, r7, #8
 800bd0c:	4432      	add	r2, r6
 800bd0e:	6854      	ldr	r4, [r2, #4]
 800bd10:	f1a2 0108 	sub.w	r1, r2, #8
 800bd14:	428c      	cmp	r4, r1
 800bd16:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800bd1a:	d102      	bne.n	800bd22 <_malloc_r+0x4a>
 800bd1c:	68d4      	ldr	r4, [r2, #12]
 800bd1e:	42a2      	cmp	r2, r4
 800bd20:	d010      	beq.n	800bd44 <_malloc_r+0x6c>
 800bd22:	6863      	ldr	r3, [r4, #4]
 800bd24:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800bd28:	f023 0303 	bic.w	r3, r3, #3
 800bd2c:	60ca      	str	r2, [r1, #12]
 800bd2e:	4423      	add	r3, r4
 800bd30:	6091      	str	r1, [r2, #8]
 800bd32:	685a      	ldr	r2, [r3, #4]
 800bd34:	f042 0201 	orr.w	r2, r2, #1
 800bd38:	605a      	str	r2, [r3, #4]
 800bd3a:	4628      	mov	r0, r5
 800bd3c:	f000 fa34 	bl	800c1a8 <__malloc_unlock>
 800bd40:	3408      	adds	r4, #8
 800bd42:	e17b      	b.n	800c03c <_malloc_r+0x364>
 800bd44:	3302      	adds	r3, #2
 800bd46:	6934      	ldr	r4, [r6, #16]
 800bd48:	499f      	ldr	r1, [pc, #636]	; (800bfc8 <_malloc_r+0x2f0>)
 800bd4a:	428c      	cmp	r4, r1
 800bd4c:	d077      	beq.n	800be3e <_malloc_r+0x166>
 800bd4e:	6862      	ldr	r2, [r4, #4]
 800bd50:	f022 0c03 	bic.w	ip, r2, #3
 800bd54:	ebac 0007 	sub.w	r0, ip, r7
 800bd58:	280f      	cmp	r0, #15
 800bd5a:	dd48      	ble.n	800bdee <_malloc_r+0x116>
 800bd5c:	19e2      	adds	r2, r4, r7
 800bd5e:	f040 0301 	orr.w	r3, r0, #1
 800bd62:	f047 0701 	orr.w	r7, r7, #1
 800bd66:	6067      	str	r7, [r4, #4]
 800bd68:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800bd6c:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800bd70:	6053      	str	r3, [r2, #4]
 800bd72:	f844 000c 	str.w	r0, [r4, ip]
 800bd76:	e7e0      	b.n	800bd3a <_malloc_r+0x62>
 800bd78:	0a7b      	lsrs	r3, r7, #9
 800bd7a:	d02a      	beq.n	800bdd2 <_malloc_r+0xfa>
 800bd7c:	2b04      	cmp	r3, #4
 800bd7e:	d812      	bhi.n	800bda6 <_malloc_r+0xce>
 800bd80:	09bb      	lsrs	r3, r7, #6
 800bd82:	3338      	adds	r3, #56	; 0x38
 800bd84:	1c5a      	adds	r2, r3, #1
 800bd86:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 800bd8a:	6854      	ldr	r4, [r2, #4]
 800bd8c:	f1a2 0c08 	sub.w	ip, r2, #8
 800bd90:	4564      	cmp	r4, ip
 800bd92:	d006      	beq.n	800bda2 <_malloc_r+0xca>
 800bd94:	6862      	ldr	r2, [r4, #4]
 800bd96:	f022 0203 	bic.w	r2, r2, #3
 800bd9a:	1bd0      	subs	r0, r2, r7
 800bd9c:	280f      	cmp	r0, #15
 800bd9e:	dd1c      	ble.n	800bdda <_malloc_r+0x102>
 800bda0:	3b01      	subs	r3, #1
 800bda2:	3301      	adds	r3, #1
 800bda4:	e7cf      	b.n	800bd46 <_malloc_r+0x6e>
 800bda6:	2b14      	cmp	r3, #20
 800bda8:	d801      	bhi.n	800bdae <_malloc_r+0xd6>
 800bdaa:	335b      	adds	r3, #91	; 0x5b
 800bdac:	e7ea      	b.n	800bd84 <_malloc_r+0xac>
 800bdae:	2b54      	cmp	r3, #84	; 0x54
 800bdb0:	d802      	bhi.n	800bdb8 <_malloc_r+0xe0>
 800bdb2:	0b3b      	lsrs	r3, r7, #12
 800bdb4:	336e      	adds	r3, #110	; 0x6e
 800bdb6:	e7e5      	b.n	800bd84 <_malloc_r+0xac>
 800bdb8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800bdbc:	d802      	bhi.n	800bdc4 <_malloc_r+0xec>
 800bdbe:	0bfb      	lsrs	r3, r7, #15
 800bdc0:	3377      	adds	r3, #119	; 0x77
 800bdc2:	e7df      	b.n	800bd84 <_malloc_r+0xac>
 800bdc4:	f240 5254 	movw	r2, #1364	; 0x554
 800bdc8:	4293      	cmp	r3, r2
 800bdca:	d804      	bhi.n	800bdd6 <_malloc_r+0xfe>
 800bdcc:	0cbb      	lsrs	r3, r7, #18
 800bdce:	337c      	adds	r3, #124	; 0x7c
 800bdd0:	e7d8      	b.n	800bd84 <_malloc_r+0xac>
 800bdd2:	233f      	movs	r3, #63	; 0x3f
 800bdd4:	e7d6      	b.n	800bd84 <_malloc_r+0xac>
 800bdd6:	237e      	movs	r3, #126	; 0x7e
 800bdd8:	e7d4      	b.n	800bd84 <_malloc_r+0xac>
 800bdda:	2800      	cmp	r0, #0
 800bddc:	68e1      	ldr	r1, [r4, #12]
 800bdde:	db04      	blt.n	800bdea <_malloc_r+0x112>
 800bde0:	68a3      	ldr	r3, [r4, #8]
 800bde2:	60d9      	str	r1, [r3, #12]
 800bde4:	608b      	str	r3, [r1, #8]
 800bde6:	18a3      	adds	r3, r4, r2
 800bde8:	e7a3      	b.n	800bd32 <_malloc_r+0x5a>
 800bdea:	460c      	mov	r4, r1
 800bdec:	e7d0      	b.n	800bd90 <_malloc_r+0xb8>
 800bdee:	2800      	cmp	r0, #0
 800bdf0:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800bdf4:	db07      	blt.n	800be06 <_malloc_r+0x12e>
 800bdf6:	44a4      	add	ip, r4
 800bdf8:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800bdfc:	f043 0301 	orr.w	r3, r3, #1
 800be00:	f8cc 3004 	str.w	r3, [ip, #4]
 800be04:	e799      	b.n	800bd3a <_malloc_r+0x62>
 800be06:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 800be0a:	6870      	ldr	r0, [r6, #4]
 800be0c:	f080 8094 	bcs.w	800bf38 <_malloc_r+0x260>
 800be10:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 800be14:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800be18:	f04f 0c01 	mov.w	ip, #1
 800be1c:	fa0c fc0e 	lsl.w	ip, ip, lr
 800be20:	ea4c 0000 	orr.w	r0, ip, r0
 800be24:	3201      	adds	r2, #1
 800be26:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 800be2a:	6070      	str	r0, [r6, #4]
 800be2c:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800be30:	3808      	subs	r0, #8
 800be32:	e9c4 c002 	strd	ip, r0, [r4, #8]
 800be36:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800be3a:	f8cc 400c 	str.w	r4, [ip, #12]
 800be3e:	2001      	movs	r0, #1
 800be40:	109a      	asrs	r2, r3, #2
 800be42:	fa00 f202 	lsl.w	r2, r0, r2
 800be46:	6870      	ldr	r0, [r6, #4]
 800be48:	4290      	cmp	r0, r2
 800be4a:	d326      	bcc.n	800be9a <_malloc_r+0x1c2>
 800be4c:	4210      	tst	r0, r2
 800be4e:	d106      	bne.n	800be5e <_malloc_r+0x186>
 800be50:	f023 0303 	bic.w	r3, r3, #3
 800be54:	0052      	lsls	r2, r2, #1
 800be56:	4210      	tst	r0, r2
 800be58:	f103 0304 	add.w	r3, r3, #4
 800be5c:	d0fa      	beq.n	800be54 <_malloc_r+0x17c>
 800be5e:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800be62:	46c1      	mov	r9, r8
 800be64:	469e      	mov	lr, r3
 800be66:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800be6a:	454c      	cmp	r4, r9
 800be6c:	f040 80b8 	bne.w	800bfe0 <_malloc_r+0x308>
 800be70:	f10e 0e01 	add.w	lr, lr, #1
 800be74:	f01e 0f03 	tst.w	lr, #3
 800be78:	f109 0908 	add.w	r9, r9, #8
 800be7c:	d1f3      	bne.n	800be66 <_malloc_r+0x18e>
 800be7e:	0798      	lsls	r0, r3, #30
 800be80:	f040 80e2 	bne.w	800c048 <_malloc_r+0x370>
 800be84:	6873      	ldr	r3, [r6, #4]
 800be86:	ea23 0302 	bic.w	r3, r3, r2
 800be8a:	6073      	str	r3, [r6, #4]
 800be8c:	6870      	ldr	r0, [r6, #4]
 800be8e:	0052      	lsls	r2, r2, #1
 800be90:	4290      	cmp	r0, r2
 800be92:	d302      	bcc.n	800be9a <_malloc_r+0x1c2>
 800be94:	2a00      	cmp	r2, #0
 800be96:	f040 80e3 	bne.w	800c060 <_malloc_r+0x388>
 800be9a:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800be9e:	f8da 3004 	ldr.w	r3, [sl, #4]
 800bea2:	f023 0903 	bic.w	r9, r3, #3
 800bea6:	45b9      	cmp	r9, r7
 800bea8:	d304      	bcc.n	800beb4 <_malloc_r+0x1dc>
 800beaa:	eba9 0207 	sub.w	r2, r9, r7
 800beae:	2a0f      	cmp	r2, #15
 800beb0:	f300 8141 	bgt.w	800c136 <_malloc_r+0x45e>
 800beb4:	4b45      	ldr	r3, [pc, #276]	; (800bfcc <_malloc_r+0x2f4>)
 800beb6:	2008      	movs	r0, #8
 800beb8:	6819      	ldr	r1, [r3, #0]
 800beba:	eb0a 0b09 	add.w	fp, sl, r9
 800bebe:	3110      	adds	r1, #16
 800bec0:	4439      	add	r1, r7
 800bec2:	9101      	str	r1, [sp, #4]
 800bec4:	f000 fbc4 	bl	800c650 <sysconf>
 800bec8:	4a41      	ldr	r2, [pc, #260]	; (800bfd0 <_malloc_r+0x2f8>)
 800beca:	9901      	ldr	r1, [sp, #4]
 800becc:	6813      	ldr	r3, [r2, #0]
 800bece:	4680      	mov	r8, r0
 800bed0:	3301      	adds	r3, #1
 800bed2:	bf1f      	itttt	ne
 800bed4:	f101 31ff 	addne.w	r1, r1, #4294967295
 800bed8:	1809      	addne	r1, r1, r0
 800beda:	4243      	negne	r3, r0
 800bedc:	4019      	andne	r1, r3
 800bede:	4628      	mov	r0, r5
 800bee0:	9101      	str	r1, [sp, #4]
 800bee2:	f000 fb4b 	bl	800c57c <_sbrk_r>
 800bee6:	1c42      	adds	r2, r0, #1
 800bee8:	4604      	mov	r4, r0
 800beea:	f000 80f7 	beq.w	800c0dc <_malloc_r+0x404>
 800beee:	4583      	cmp	fp, r0
 800bef0:	9901      	ldr	r1, [sp, #4]
 800bef2:	4a37      	ldr	r2, [pc, #220]	; (800bfd0 <_malloc_r+0x2f8>)
 800bef4:	d902      	bls.n	800befc <_malloc_r+0x224>
 800bef6:	45b2      	cmp	sl, r6
 800bef8:	f040 80f0 	bne.w	800c0dc <_malloc_r+0x404>
 800befc:	4b35      	ldr	r3, [pc, #212]	; (800bfd4 <_malloc_r+0x2fc>)
 800befe:	45a3      	cmp	fp, r4
 800bf00:	6818      	ldr	r0, [r3, #0]
 800bf02:	f108 3cff 	add.w	ip, r8, #4294967295
 800bf06:	4408      	add	r0, r1
 800bf08:	6018      	str	r0, [r3, #0]
 800bf0a:	f040 80ab 	bne.w	800c064 <_malloc_r+0x38c>
 800bf0e:	ea1b 0f0c 	tst.w	fp, ip
 800bf12:	f040 80a7 	bne.w	800c064 <_malloc_r+0x38c>
 800bf16:	68b2      	ldr	r2, [r6, #8]
 800bf18:	4449      	add	r1, r9
 800bf1a:	f041 0101 	orr.w	r1, r1, #1
 800bf1e:	6051      	str	r1, [r2, #4]
 800bf20:	4a2d      	ldr	r2, [pc, #180]	; (800bfd8 <_malloc_r+0x300>)
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	6811      	ldr	r1, [r2, #0]
 800bf26:	428b      	cmp	r3, r1
 800bf28:	bf88      	it	hi
 800bf2a:	6013      	strhi	r3, [r2, #0]
 800bf2c:	4a2b      	ldr	r2, [pc, #172]	; (800bfdc <_malloc_r+0x304>)
 800bf2e:	6811      	ldr	r1, [r2, #0]
 800bf30:	428b      	cmp	r3, r1
 800bf32:	bf88      	it	hi
 800bf34:	6013      	strhi	r3, [r2, #0]
 800bf36:	e0d1      	b.n	800c0dc <_malloc_r+0x404>
 800bf38:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 800bf3c:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800bf40:	d218      	bcs.n	800bf74 <_malloc_r+0x29c>
 800bf42:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800bf46:	3238      	adds	r2, #56	; 0x38
 800bf48:	f102 0e01 	add.w	lr, r2, #1
 800bf4c:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800bf50:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800bf54:	45f0      	cmp	r8, lr
 800bf56:	d12b      	bne.n	800bfb0 <_malloc_r+0x2d8>
 800bf58:	f04f 0c01 	mov.w	ip, #1
 800bf5c:	1092      	asrs	r2, r2, #2
 800bf5e:	fa0c f202 	lsl.w	r2, ip, r2
 800bf62:	4310      	orrs	r0, r2
 800bf64:	6070      	str	r0, [r6, #4]
 800bf66:	e9c4 e802 	strd	lr, r8, [r4, #8]
 800bf6a:	f8c8 4008 	str.w	r4, [r8, #8]
 800bf6e:	f8ce 400c 	str.w	r4, [lr, #12]
 800bf72:	e764      	b.n	800be3e <_malloc_r+0x166>
 800bf74:	2a14      	cmp	r2, #20
 800bf76:	d801      	bhi.n	800bf7c <_malloc_r+0x2a4>
 800bf78:	325b      	adds	r2, #91	; 0x5b
 800bf7a:	e7e5      	b.n	800bf48 <_malloc_r+0x270>
 800bf7c:	2a54      	cmp	r2, #84	; 0x54
 800bf7e:	d803      	bhi.n	800bf88 <_malloc_r+0x2b0>
 800bf80:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800bf84:	326e      	adds	r2, #110	; 0x6e
 800bf86:	e7df      	b.n	800bf48 <_malloc_r+0x270>
 800bf88:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800bf8c:	d803      	bhi.n	800bf96 <_malloc_r+0x2be>
 800bf8e:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800bf92:	3277      	adds	r2, #119	; 0x77
 800bf94:	e7d8      	b.n	800bf48 <_malloc_r+0x270>
 800bf96:	f240 5e54 	movw	lr, #1364	; 0x554
 800bf9a:	4572      	cmp	r2, lr
 800bf9c:	bf96      	itet	ls
 800bf9e:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800bfa2:	227e      	movhi	r2, #126	; 0x7e
 800bfa4:	327c      	addls	r2, #124	; 0x7c
 800bfa6:	e7cf      	b.n	800bf48 <_malloc_r+0x270>
 800bfa8:	f8de e008 	ldr.w	lr, [lr, #8]
 800bfac:	45f0      	cmp	r8, lr
 800bfae:	d005      	beq.n	800bfbc <_malloc_r+0x2e4>
 800bfb0:	f8de 2004 	ldr.w	r2, [lr, #4]
 800bfb4:	f022 0203 	bic.w	r2, r2, #3
 800bfb8:	4562      	cmp	r2, ip
 800bfba:	d8f5      	bhi.n	800bfa8 <_malloc_r+0x2d0>
 800bfbc:	f8de 800c 	ldr.w	r8, [lr, #12]
 800bfc0:	e7d1      	b.n	800bf66 <_malloc_r+0x28e>
 800bfc2:	bf00      	nop
 800bfc4:	20000440 	.word	0x20000440
 800bfc8:	20000448 	.word	0x20000448
 800bfcc:	20000ac0 	.word	0x20000ac0
 800bfd0:	20000848 	.word	0x20000848
 800bfd4:	20000a90 	.word	0x20000a90
 800bfd8:	20000ab8 	.word	0x20000ab8
 800bfdc:	20000abc 	.word	0x20000abc
 800bfe0:	6860      	ldr	r0, [r4, #4]
 800bfe2:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800bfe6:	f020 0003 	bic.w	r0, r0, #3
 800bfea:	eba0 0a07 	sub.w	sl, r0, r7
 800bfee:	f1ba 0f0f 	cmp.w	sl, #15
 800bff2:	dd12      	ble.n	800c01a <_malloc_r+0x342>
 800bff4:	68a3      	ldr	r3, [r4, #8]
 800bff6:	19e2      	adds	r2, r4, r7
 800bff8:	f047 0701 	orr.w	r7, r7, #1
 800bffc:	6067      	str	r7, [r4, #4]
 800bffe:	f8c3 c00c 	str.w	ip, [r3, #12]
 800c002:	f8cc 3008 	str.w	r3, [ip, #8]
 800c006:	f04a 0301 	orr.w	r3, sl, #1
 800c00a:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800c00e:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800c012:	6053      	str	r3, [r2, #4]
 800c014:	f844 a000 	str.w	sl, [r4, r0]
 800c018:	e68f      	b.n	800bd3a <_malloc_r+0x62>
 800c01a:	f1ba 0f00 	cmp.w	sl, #0
 800c01e:	db11      	blt.n	800c044 <_malloc_r+0x36c>
 800c020:	4420      	add	r0, r4
 800c022:	6843      	ldr	r3, [r0, #4]
 800c024:	f043 0301 	orr.w	r3, r3, #1
 800c028:	6043      	str	r3, [r0, #4]
 800c02a:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800c02e:	4628      	mov	r0, r5
 800c030:	f8c3 c00c 	str.w	ip, [r3, #12]
 800c034:	f8cc 3008 	str.w	r3, [ip, #8]
 800c038:	f000 f8b6 	bl	800c1a8 <__malloc_unlock>
 800c03c:	4620      	mov	r0, r4
 800c03e:	b003      	add	sp, #12
 800c040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c044:	4664      	mov	r4, ip
 800c046:	e710      	b.n	800be6a <_malloc_r+0x192>
 800c048:	f858 0908 	ldr.w	r0, [r8], #-8
 800c04c:	3b01      	subs	r3, #1
 800c04e:	4540      	cmp	r0, r8
 800c050:	f43f af15 	beq.w	800be7e <_malloc_r+0x1a6>
 800c054:	e71a      	b.n	800be8c <_malloc_r+0x1b4>
 800c056:	3304      	adds	r3, #4
 800c058:	0052      	lsls	r2, r2, #1
 800c05a:	4210      	tst	r0, r2
 800c05c:	d0fb      	beq.n	800c056 <_malloc_r+0x37e>
 800c05e:	e6fe      	b.n	800be5e <_malloc_r+0x186>
 800c060:	4673      	mov	r3, lr
 800c062:	e7fa      	b.n	800c05a <_malloc_r+0x382>
 800c064:	f8d2 e000 	ldr.w	lr, [r2]
 800c068:	f1be 3fff 	cmp.w	lr, #4294967295
 800c06c:	bf1b      	ittet	ne
 800c06e:	eba4 0b0b 	subne.w	fp, r4, fp
 800c072:	eb0b 0200 	addne.w	r2, fp, r0
 800c076:	6014      	streq	r4, [r2, #0]
 800c078:	601a      	strne	r2, [r3, #0]
 800c07a:	f014 0b07 	ands.w	fp, r4, #7
 800c07e:	bf0e      	itee	eq
 800c080:	4658      	moveq	r0, fp
 800c082:	f1cb 0008 	rsbne	r0, fp, #8
 800c086:	1824      	addne	r4, r4, r0
 800c088:	1862      	adds	r2, r4, r1
 800c08a:	ea02 010c 	and.w	r1, r2, ip
 800c08e:	4480      	add	r8, r0
 800c090:	eba8 0801 	sub.w	r8, r8, r1
 800c094:	ea08 080c 	and.w	r8, r8, ip
 800c098:	4641      	mov	r1, r8
 800c09a:	4628      	mov	r0, r5
 800c09c:	9201      	str	r2, [sp, #4]
 800c09e:	f000 fa6d 	bl	800c57c <_sbrk_r>
 800c0a2:	1c43      	adds	r3, r0, #1
 800c0a4:	9a01      	ldr	r2, [sp, #4]
 800c0a6:	4b29      	ldr	r3, [pc, #164]	; (800c14c <_malloc_r+0x474>)
 800c0a8:	d107      	bne.n	800c0ba <_malloc_r+0x3e2>
 800c0aa:	f1bb 0f00 	cmp.w	fp, #0
 800c0ae:	d023      	beq.n	800c0f8 <_malloc_r+0x420>
 800c0b0:	f04f 0800 	mov.w	r8, #0
 800c0b4:	f1ab 0008 	sub.w	r0, fp, #8
 800c0b8:	4410      	add	r0, r2
 800c0ba:	681a      	ldr	r2, [r3, #0]
 800c0bc:	1b00      	subs	r0, r0, r4
 800c0be:	4440      	add	r0, r8
 800c0c0:	4442      	add	r2, r8
 800c0c2:	f040 0001 	orr.w	r0, r0, #1
 800c0c6:	45b2      	cmp	sl, r6
 800c0c8:	60b4      	str	r4, [r6, #8]
 800c0ca:	601a      	str	r2, [r3, #0]
 800c0cc:	6060      	str	r0, [r4, #4]
 800c0ce:	f43f af27 	beq.w	800bf20 <_malloc_r+0x248>
 800c0d2:	f1b9 0f0f 	cmp.w	r9, #15
 800c0d6:	d812      	bhi.n	800c0fe <_malloc_r+0x426>
 800c0d8:	2301      	movs	r3, #1
 800c0da:	6063      	str	r3, [r4, #4]
 800c0dc:	68b3      	ldr	r3, [r6, #8]
 800c0de:	685b      	ldr	r3, [r3, #4]
 800c0e0:	f023 0303 	bic.w	r3, r3, #3
 800c0e4:	42bb      	cmp	r3, r7
 800c0e6:	eba3 0207 	sub.w	r2, r3, r7
 800c0ea:	d301      	bcc.n	800c0f0 <_malloc_r+0x418>
 800c0ec:	2a0f      	cmp	r2, #15
 800c0ee:	dc22      	bgt.n	800c136 <_malloc_r+0x45e>
 800c0f0:	4628      	mov	r0, r5
 800c0f2:	f000 f859 	bl	800c1a8 <__malloc_unlock>
 800c0f6:	e5fb      	b.n	800bcf0 <_malloc_r+0x18>
 800c0f8:	4610      	mov	r0, r2
 800c0fa:	46d8      	mov	r8, fp
 800c0fc:	e7dd      	b.n	800c0ba <_malloc_r+0x3e2>
 800c0fe:	2105      	movs	r1, #5
 800c100:	f8da 2004 	ldr.w	r2, [sl, #4]
 800c104:	f1a9 090c 	sub.w	r9, r9, #12
 800c108:	f029 0907 	bic.w	r9, r9, #7
 800c10c:	f002 0201 	and.w	r2, r2, #1
 800c110:	ea42 0209 	orr.w	r2, r2, r9
 800c114:	f8ca 2004 	str.w	r2, [sl, #4]
 800c118:	f1b9 0f0f 	cmp.w	r9, #15
 800c11c:	eb0a 0209 	add.w	r2, sl, r9
 800c120:	e9c2 1101 	strd	r1, r1, [r2, #4]
 800c124:	f67f aefc 	bls.w	800bf20 <_malloc_r+0x248>
 800c128:	4628      	mov	r0, r5
 800c12a:	f10a 0108 	add.w	r1, sl, #8
 800c12e:	f000 fce5 	bl	800cafc <_free_r>
 800c132:	4b06      	ldr	r3, [pc, #24]	; (800c14c <_malloc_r+0x474>)
 800c134:	e6f4      	b.n	800bf20 <_malloc_r+0x248>
 800c136:	68b4      	ldr	r4, [r6, #8]
 800c138:	f047 0301 	orr.w	r3, r7, #1
 800c13c:	f042 0201 	orr.w	r2, r2, #1
 800c140:	4427      	add	r7, r4
 800c142:	6063      	str	r3, [r4, #4]
 800c144:	60b7      	str	r7, [r6, #8]
 800c146:	607a      	str	r2, [r7, #4]
 800c148:	e5f7      	b.n	800bd3a <_malloc_r+0x62>
 800c14a:	bf00      	nop
 800c14c:	20000a90 	.word	0x20000a90

0800c150 <memcmp>:
 800c150:	b510      	push	{r4, lr}
 800c152:	3901      	subs	r1, #1
 800c154:	4402      	add	r2, r0
 800c156:	4290      	cmp	r0, r2
 800c158:	d101      	bne.n	800c15e <memcmp+0xe>
 800c15a:	2000      	movs	r0, #0
 800c15c:	e005      	b.n	800c16a <memcmp+0x1a>
 800c15e:	7803      	ldrb	r3, [r0, #0]
 800c160:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c164:	42a3      	cmp	r3, r4
 800c166:	d001      	beq.n	800c16c <memcmp+0x1c>
 800c168:	1b18      	subs	r0, r3, r4
 800c16a:	bd10      	pop	{r4, pc}
 800c16c:	3001      	adds	r0, #1
 800c16e:	e7f2      	b.n	800c156 <memcmp+0x6>

0800c170 <memcpy>:
 800c170:	440a      	add	r2, r1
 800c172:	4291      	cmp	r1, r2
 800c174:	f100 33ff 	add.w	r3, r0, #4294967295
 800c178:	d100      	bne.n	800c17c <memcpy+0xc>
 800c17a:	4770      	bx	lr
 800c17c:	b510      	push	{r4, lr}
 800c17e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c182:	4291      	cmp	r1, r2
 800c184:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c188:	d1f9      	bne.n	800c17e <memcpy+0xe>
 800c18a:	bd10      	pop	{r4, pc}

0800c18c <memset>:
 800c18c:	4603      	mov	r3, r0
 800c18e:	4402      	add	r2, r0
 800c190:	4293      	cmp	r3, r2
 800c192:	d100      	bne.n	800c196 <memset+0xa>
 800c194:	4770      	bx	lr
 800c196:	f803 1b01 	strb.w	r1, [r3], #1
 800c19a:	e7f9      	b.n	800c190 <memset+0x4>

0800c19c <__malloc_lock>:
 800c19c:	4801      	ldr	r0, [pc, #4]	; (800c1a4 <__malloc_lock+0x8>)
 800c19e:	f7ff bd89 	b.w	800bcb4 <__retarget_lock_acquire_recursive>
 800c1a2:	bf00      	nop
 800c1a4:	20000a8d 	.word	0x20000a8d

0800c1a8 <__malloc_unlock>:
 800c1a8:	4801      	ldr	r0, [pc, #4]	; (800c1b0 <__malloc_unlock+0x8>)
 800c1aa:	f7ff bd84 	b.w	800bcb6 <__retarget_lock_release_recursive>
 800c1ae:	bf00      	nop
 800c1b0:	20000a8d 	.word	0x20000a8d

0800c1b4 <_putc_r>:
 800c1b4:	b570      	push	{r4, r5, r6, lr}
 800c1b6:	460d      	mov	r5, r1
 800c1b8:	4614      	mov	r4, r2
 800c1ba:	4606      	mov	r6, r0
 800c1bc:	b118      	cbz	r0, 800c1c6 <_putc_r+0x12>
 800c1be:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c1c0:	b90b      	cbnz	r3, 800c1c6 <_putc_r+0x12>
 800c1c2:	f000 fc0b 	bl	800c9dc <__sinit>
 800c1c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c1c8:	07d8      	lsls	r0, r3, #31
 800c1ca:	d405      	bmi.n	800c1d8 <_putc_r+0x24>
 800c1cc:	89a3      	ldrh	r3, [r4, #12]
 800c1ce:	0599      	lsls	r1, r3, #22
 800c1d0:	d402      	bmi.n	800c1d8 <_putc_r+0x24>
 800c1d2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c1d4:	f7ff fd6e 	bl	800bcb4 <__retarget_lock_acquire_recursive>
 800c1d8:	68a3      	ldr	r3, [r4, #8]
 800c1da:	3b01      	subs	r3, #1
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	60a3      	str	r3, [r4, #8]
 800c1e0:	da05      	bge.n	800c1ee <_putc_r+0x3a>
 800c1e2:	69a2      	ldr	r2, [r4, #24]
 800c1e4:	4293      	cmp	r3, r2
 800c1e6:	db12      	blt.n	800c20e <_putc_r+0x5a>
 800c1e8:	b2eb      	uxtb	r3, r5
 800c1ea:	2b0a      	cmp	r3, #10
 800c1ec:	d00f      	beq.n	800c20e <_putc_r+0x5a>
 800c1ee:	6823      	ldr	r3, [r4, #0]
 800c1f0:	1c5a      	adds	r2, r3, #1
 800c1f2:	6022      	str	r2, [r4, #0]
 800c1f4:	701d      	strb	r5, [r3, #0]
 800c1f6:	b2ed      	uxtb	r5, r5
 800c1f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c1fa:	07da      	lsls	r2, r3, #31
 800c1fc:	d405      	bmi.n	800c20a <_putc_r+0x56>
 800c1fe:	89a3      	ldrh	r3, [r4, #12]
 800c200:	059b      	lsls	r3, r3, #22
 800c202:	d402      	bmi.n	800c20a <_putc_r+0x56>
 800c204:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c206:	f7ff fd56 	bl	800bcb6 <__retarget_lock_release_recursive>
 800c20a:	4628      	mov	r0, r5
 800c20c:	bd70      	pop	{r4, r5, r6, pc}
 800c20e:	4629      	mov	r1, r5
 800c210:	4622      	mov	r2, r4
 800c212:	4630      	mov	r0, r6
 800c214:	f000 fa29 	bl	800c66a <__swbuf_r>
 800c218:	4605      	mov	r5, r0
 800c21a:	e7ed      	b.n	800c1f8 <_putc_r+0x44>

0800c21c <realloc>:
 800c21c:	4b02      	ldr	r3, [pc, #8]	; (800c228 <realloc+0xc>)
 800c21e:	460a      	mov	r2, r1
 800c220:	4601      	mov	r1, r0
 800c222:	6818      	ldr	r0, [r3, #0]
 800c224:	f000 b802 	b.w	800c22c <_realloc_r>
 800c228:	20000010 	.word	0x20000010

0800c22c <_realloc_r>:
 800c22c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c230:	460c      	mov	r4, r1
 800c232:	4681      	mov	r9, r0
 800c234:	4611      	mov	r1, r2
 800c236:	b924      	cbnz	r4, 800c242 <_realloc_r+0x16>
 800c238:	b003      	add	sp, #12
 800c23a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c23e:	f7ff bd4b 	b.w	800bcd8 <_malloc_r>
 800c242:	9201      	str	r2, [sp, #4]
 800c244:	f7ff ffaa 	bl	800c19c <__malloc_lock>
 800c248:	9901      	ldr	r1, [sp, #4]
 800c24a:	f101 080b 	add.w	r8, r1, #11
 800c24e:	f1b8 0f16 	cmp.w	r8, #22
 800c252:	d90b      	bls.n	800c26c <_realloc_r+0x40>
 800c254:	f038 0807 	bics.w	r8, r8, #7
 800c258:	d50a      	bpl.n	800c270 <_realloc_r+0x44>
 800c25a:	230c      	movs	r3, #12
 800c25c:	f04f 0b00 	mov.w	fp, #0
 800c260:	f8c9 3000 	str.w	r3, [r9]
 800c264:	4658      	mov	r0, fp
 800c266:	b003      	add	sp, #12
 800c268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c26c:	f04f 0810 	mov.w	r8, #16
 800c270:	4588      	cmp	r8, r1
 800c272:	d3f2      	bcc.n	800c25a <_realloc_r+0x2e>
 800c274:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c278:	f1a4 0a08 	sub.w	sl, r4, #8
 800c27c:	f025 0603 	bic.w	r6, r5, #3
 800c280:	45b0      	cmp	r8, r6
 800c282:	f340 8171 	ble.w	800c568 <_realloc_r+0x33c>
 800c286:	4a9c      	ldr	r2, [pc, #624]	; (800c4f8 <_realloc_r+0x2cc>)
 800c288:	eb0a 0306 	add.w	r3, sl, r6
 800c28c:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800c290:	685a      	ldr	r2, [r3, #4]
 800c292:	459c      	cmp	ip, r3
 800c294:	d005      	beq.n	800c2a2 <_realloc_r+0x76>
 800c296:	f022 0001 	bic.w	r0, r2, #1
 800c29a:	4418      	add	r0, r3
 800c29c:	6840      	ldr	r0, [r0, #4]
 800c29e:	07c7      	lsls	r7, r0, #31
 800c2a0:	d427      	bmi.n	800c2f2 <_realloc_r+0xc6>
 800c2a2:	f022 0203 	bic.w	r2, r2, #3
 800c2a6:	459c      	cmp	ip, r3
 800c2a8:	eb06 0702 	add.w	r7, r6, r2
 800c2ac:	d119      	bne.n	800c2e2 <_realloc_r+0xb6>
 800c2ae:	f108 0010 	add.w	r0, r8, #16
 800c2b2:	42b8      	cmp	r0, r7
 800c2b4:	dc1f      	bgt.n	800c2f6 <_realloc_r+0xca>
 800c2b6:	4a90      	ldr	r2, [pc, #576]	; (800c4f8 <_realloc_r+0x2cc>)
 800c2b8:	eba7 0708 	sub.w	r7, r7, r8
 800c2bc:	eb0a 0308 	add.w	r3, sl, r8
 800c2c0:	f047 0701 	orr.w	r7, r7, #1
 800c2c4:	6093      	str	r3, [r2, #8]
 800c2c6:	605f      	str	r7, [r3, #4]
 800c2c8:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c2cc:	4648      	mov	r0, r9
 800c2ce:	f003 0301 	and.w	r3, r3, #1
 800c2d2:	ea43 0308 	orr.w	r3, r3, r8
 800c2d6:	f844 3c04 	str.w	r3, [r4, #-4]
 800c2da:	f7ff ff65 	bl	800c1a8 <__malloc_unlock>
 800c2de:	46a3      	mov	fp, r4
 800c2e0:	e7c0      	b.n	800c264 <_realloc_r+0x38>
 800c2e2:	45b8      	cmp	r8, r7
 800c2e4:	dc07      	bgt.n	800c2f6 <_realloc_r+0xca>
 800c2e6:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c2ea:	60da      	str	r2, [r3, #12]
 800c2ec:	6093      	str	r3, [r2, #8]
 800c2ee:	4655      	mov	r5, sl
 800c2f0:	e080      	b.n	800c3f4 <_realloc_r+0x1c8>
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	4613      	mov	r3, r2
 800c2f6:	07e8      	lsls	r0, r5, #31
 800c2f8:	f100 80e8 	bmi.w	800c4cc <_realloc_r+0x2a0>
 800c2fc:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800c300:	ebaa 0505 	sub.w	r5, sl, r5
 800c304:	6868      	ldr	r0, [r5, #4]
 800c306:	f020 0003 	bic.w	r0, r0, #3
 800c30a:	eb00 0b06 	add.w	fp, r0, r6
 800c30e:	2b00      	cmp	r3, #0
 800c310:	f000 80a7 	beq.w	800c462 <_realloc_r+0x236>
 800c314:	459c      	cmp	ip, r3
 800c316:	eb02 070b 	add.w	r7, r2, fp
 800c31a:	d14b      	bne.n	800c3b4 <_realloc_r+0x188>
 800c31c:	f108 0310 	add.w	r3, r8, #16
 800c320:	42bb      	cmp	r3, r7
 800c322:	f300 809e 	bgt.w	800c462 <_realloc_r+0x236>
 800c326:	46ab      	mov	fp, r5
 800c328:	68eb      	ldr	r3, [r5, #12]
 800c32a:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800c32e:	60d3      	str	r3, [r2, #12]
 800c330:	609a      	str	r2, [r3, #8]
 800c332:	1f32      	subs	r2, r6, #4
 800c334:	2a24      	cmp	r2, #36	; 0x24
 800c336:	d838      	bhi.n	800c3aa <_realloc_r+0x17e>
 800c338:	2a13      	cmp	r2, #19
 800c33a:	d934      	bls.n	800c3a6 <_realloc_r+0x17a>
 800c33c:	6823      	ldr	r3, [r4, #0]
 800c33e:	2a1b      	cmp	r2, #27
 800c340:	60ab      	str	r3, [r5, #8]
 800c342:	6863      	ldr	r3, [r4, #4]
 800c344:	60eb      	str	r3, [r5, #12]
 800c346:	d81b      	bhi.n	800c380 <_realloc_r+0x154>
 800c348:	3408      	adds	r4, #8
 800c34a:	f105 0310 	add.w	r3, r5, #16
 800c34e:	6822      	ldr	r2, [r4, #0]
 800c350:	601a      	str	r2, [r3, #0]
 800c352:	6862      	ldr	r2, [r4, #4]
 800c354:	605a      	str	r2, [r3, #4]
 800c356:	68a2      	ldr	r2, [r4, #8]
 800c358:	609a      	str	r2, [r3, #8]
 800c35a:	4a67      	ldr	r2, [pc, #412]	; (800c4f8 <_realloc_r+0x2cc>)
 800c35c:	eba7 0708 	sub.w	r7, r7, r8
 800c360:	eb05 0308 	add.w	r3, r5, r8
 800c364:	f047 0701 	orr.w	r7, r7, #1
 800c368:	6093      	str	r3, [r2, #8]
 800c36a:	605f      	str	r7, [r3, #4]
 800c36c:	686b      	ldr	r3, [r5, #4]
 800c36e:	f003 0301 	and.w	r3, r3, #1
 800c372:	ea43 0308 	orr.w	r3, r3, r8
 800c376:	606b      	str	r3, [r5, #4]
 800c378:	4648      	mov	r0, r9
 800c37a:	f7ff ff15 	bl	800c1a8 <__malloc_unlock>
 800c37e:	e771      	b.n	800c264 <_realloc_r+0x38>
 800c380:	68a3      	ldr	r3, [r4, #8]
 800c382:	2a24      	cmp	r2, #36	; 0x24
 800c384:	612b      	str	r3, [r5, #16]
 800c386:	68e3      	ldr	r3, [r4, #12]
 800c388:	bf18      	it	ne
 800c38a:	3410      	addne	r4, #16
 800c38c:	616b      	str	r3, [r5, #20]
 800c38e:	bf09      	itett	eq
 800c390:	6923      	ldreq	r3, [r4, #16]
 800c392:	f105 0318 	addne.w	r3, r5, #24
 800c396:	61ab      	streq	r3, [r5, #24]
 800c398:	6962      	ldreq	r2, [r4, #20]
 800c39a:	bf02      	ittt	eq
 800c39c:	f105 0320 	addeq.w	r3, r5, #32
 800c3a0:	61ea      	streq	r2, [r5, #28]
 800c3a2:	3418      	addeq	r4, #24
 800c3a4:	e7d3      	b.n	800c34e <_realloc_r+0x122>
 800c3a6:	465b      	mov	r3, fp
 800c3a8:	e7d1      	b.n	800c34e <_realloc_r+0x122>
 800c3aa:	4621      	mov	r1, r4
 800c3ac:	4658      	mov	r0, fp
 800c3ae:	f000 fcf1 	bl	800cd94 <memmove>
 800c3b2:	e7d2      	b.n	800c35a <_realloc_r+0x12e>
 800c3b4:	45b8      	cmp	r8, r7
 800c3b6:	dc54      	bgt.n	800c462 <_realloc_r+0x236>
 800c3b8:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800c3bc:	4628      	mov	r0, r5
 800c3be:	60da      	str	r2, [r3, #12]
 800c3c0:	6093      	str	r3, [r2, #8]
 800c3c2:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c3c6:	68eb      	ldr	r3, [r5, #12]
 800c3c8:	60d3      	str	r3, [r2, #12]
 800c3ca:	609a      	str	r2, [r3, #8]
 800c3cc:	1f32      	subs	r2, r6, #4
 800c3ce:	2a24      	cmp	r2, #36	; 0x24
 800c3d0:	d843      	bhi.n	800c45a <_realloc_r+0x22e>
 800c3d2:	2a13      	cmp	r2, #19
 800c3d4:	d908      	bls.n	800c3e8 <_realloc_r+0x1bc>
 800c3d6:	6823      	ldr	r3, [r4, #0]
 800c3d8:	2a1b      	cmp	r2, #27
 800c3da:	60ab      	str	r3, [r5, #8]
 800c3dc:	6863      	ldr	r3, [r4, #4]
 800c3de:	60eb      	str	r3, [r5, #12]
 800c3e0:	d828      	bhi.n	800c434 <_realloc_r+0x208>
 800c3e2:	3408      	adds	r4, #8
 800c3e4:	f105 0010 	add.w	r0, r5, #16
 800c3e8:	6823      	ldr	r3, [r4, #0]
 800c3ea:	6003      	str	r3, [r0, #0]
 800c3ec:	6863      	ldr	r3, [r4, #4]
 800c3ee:	6043      	str	r3, [r0, #4]
 800c3f0:	68a3      	ldr	r3, [r4, #8]
 800c3f2:	6083      	str	r3, [r0, #8]
 800c3f4:	686b      	ldr	r3, [r5, #4]
 800c3f6:	eba7 0008 	sub.w	r0, r7, r8
 800c3fa:	280f      	cmp	r0, #15
 800c3fc:	f003 0301 	and.w	r3, r3, #1
 800c400:	eb05 0207 	add.w	r2, r5, r7
 800c404:	f240 80b2 	bls.w	800c56c <_realloc_r+0x340>
 800c408:	eb05 0108 	add.w	r1, r5, r8
 800c40c:	ea48 0303 	orr.w	r3, r8, r3
 800c410:	f040 0001 	orr.w	r0, r0, #1
 800c414:	606b      	str	r3, [r5, #4]
 800c416:	6048      	str	r0, [r1, #4]
 800c418:	6853      	ldr	r3, [r2, #4]
 800c41a:	4648      	mov	r0, r9
 800c41c:	f043 0301 	orr.w	r3, r3, #1
 800c420:	6053      	str	r3, [r2, #4]
 800c422:	3108      	adds	r1, #8
 800c424:	f000 fb6a 	bl	800cafc <_free_r>
 800c428:	4648      	mov	r0, r9
 800c42a:	f7ff febd 	bl	800c1a8 <__malloc_unlock>
 800c42e:	f105 0b08 	add.w	fp, r5, #8
 800c432:	e717      	b.n	800c264 <_realloc_r+0x38>
 800c434:	68a3      	ldr	r3, [r4, #8]
 800c436:	2a24      	cmp	r2, #36	; 0x24
 800c438:	612b      	str	r3, [r5, #16]
 800c43a:	68e3      	ldr	r3, [r4, #12]
 800c43c:	bf18      	it	ne
 800c43e:	f105 0018 	addne.w	r0, r5, #24
 800c442:	616b      	str	r3, [r5, #20]
 800c444:	bf09      	itett	eq
 800c446:	6923      	ldreq	r3, [r4, #16]
 800c448:	3410      	addne	r4, #16
 800c44a:	61ab      	streq	r3, [r5, #24]
 800c44c:	6963      	ldreq	r3, [r4, #20]
 800c44e:	bf02      	ittt	eq
 800c450:	f105 0020 	addeq.w	r0, r5, #32
 800c454:	61eb      	streq	r3, [r5, #28]
 800c456:	3418      	addeq	r4, #24
 800c458:	e7c6      	b.n	800c3e8 <_realloc_r+0x1bc>
 800c45a:	4621      	mov	r1, r4
 800c45c:	f000 fc9a 	bl	800cd94 <memmove>
 800c460:	e7c8      	b.n	800c3f4 <_realloc_r+0x1c8>
 800c462:	45d8      	cmp	r8, fp
 800c464:	dc32      	bgt.n	800c4cc <_realloc_r+0x2a0>
 800c466:	4628      	mov	r0, r5
 800c468:	68eb      	ldr	r3, [r5, #12]
 800c46a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800c46e:	60d3      	str	r3, [r2, #12]
 800c470:	609a      	str	r2, [r3, #8]
 800c472:	1f32      	subs	r2, r6, #4
 800c474:	2a24      	cmp	r2, #36	; 0x24
 800c476:	d825      	bhi.n	800c4c4 <_realloc_r+0x298>
 800c478:	2a13      	cmp	r2, #19
 800c47a:	d908      	bls.n	800c48e <_realloc_r+0x262>
 800c47c:	6823      	ldr	r3, [r4, #0]
 800c47e:	2a1b      	cmp	r2, #27
 800c480:	60ab      	str	r3, [r5, #8]
 800c482:	6863      	ldr	r3, [r4, #4]
 800c484:	60eb      	str	r3, [r5, #12]
 800c486:	d80a      	bhi.n	800c49e <_realloc_r+0x272>
 800c488:	3408      	adds	r4, #8
 800c48a:	f105 0010 	add.w	r0, r5, #16
 800c48e:	6823      	ldr	r3, [r4, #0]
 800c490:	6003      	str	r3, [r0, #0]
 800c492:	6863      	ldr	r3, [r4, #4]
 800c494:	6043      	str	r3, [r0, #4]
 800c496:	68a3      	ldr	r3, [r4, #8]
 800c498:	6083      	str	r3, [r0, #8]
 800c49a:	465f      	mov	r7, fp
 800c49c:	e7aa      	b.n	800c3f4 <_realloc_r+0x1c8>
 800c49e:	68a3      	ldr	r3, [r4, #8]
 800c4a0:	2a24      	cmp	r2, #36	; 0x24
 800c4a2:	612b      	str	r3, [r5, #16]
 800c4a4:	68e3      	ldr	r3, [r4, #12]
 800c4a6:	bf18      	it	ne
 800c4a8:	f105 0018 	addne.w	r0, r5, #24
 800c4ac:	616b      	str	r3, [r5, #20]
 800c4ae:	bf09      	itett	eq
 800c4b0:	6923      	ldreq	r3, [r4, #16]
 800c4b2:	3410      	addne	r4, #16
 800c4b4:	61ab      	streq	r3, [r5, #24]
 800c4b6:	6963      	ldreq	r3, [r4, #20]
 800c4b8:	bf02      	ittt	eq
 800c4ba:	f105 0020 	addeq.w	r0, r5, #32
 800c4be:	61eb      	streq	r3, [r5, #28]
 800c4c0:	3418      	addeq	r4, #24
 800c4c2:	e7e4      	b.n	800c48e <_realloc_r+0x262>
 800c4c4:	4621      	mov	r1, r4
 800c4c6:	f000 fc65 	bl	800cd94 <memmove>
 800c4ca:	e7e6      	b.n	800c49a <_realloc_r+0x26e>
 800c4cc:	4648      	mov	r0, r9
 800c4ce:	f7ff fc03 	bl	800bcd8 <_malloc_r>
 800c4d2:	4683      	mov	fp, r0
 800c4d4:	2800      	cmp	r0, #0
 800c4d6:	f43f af4f 	beq.w	800c378 <_realloc_r+0x14c>
 800c4da:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c4de:	f1a0 0208 	sub.w	r2, r0, #8
 800c4e2:	f023 0301 	bic.w	r3, r3, #1
 800c4e6:	4453      	add	r3, sl
 800c4e8:	4293      	cmp	r3, r2
 800c4ea:	d107      	bne.n	800c4fc <_realloc_r+0x2d0>
 800c4ec:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800c4f0:	f027 0703 	bic.w	r7, r7, #3
 800c4f4:	4437      	add	r7, r6
 800c4f6:	e6fa      	b.n	800c2ee <_realloc_r+0xc2>
 800c4f8:	20000440 	.word	0x20000440
 800c4fc:	1f32      	subs	r2, r6, #4
 800c4fe:	2a24      	cmp	r2, #36	; 0x24
 800c500:	d82e      	bhi.n	800c560 <_realloc_r+0x334>
 800c502:	2a13      	cmp	r2, #19
 800c504:	d929      	bls.n	800c55a <_realloc_r+0x32e>
 800c506:	6823      	ldr	r3, [r4, #0]
 800c508:	2a1b      	cmp	r2, #27
 800c50a:	6003      	str	r3, [r0, #0]
 800c50c:	6863      	ldr	r3, [r4, #4]
 800c50e:	6043      	str	r3, [r0, #4]
 800c510:	d80e      	bhi.n	800c530 <_realloc_r+0x304>
 800c512:	f104 0208 	add.w	r2, r4, #8
 800c516:	f100 0308 	add.w	r3, r0, #8
 800c51a:	6811      	ldr	r1, [r2, #0]
 800c51c:	6019      	str	r1, [r3, #0]
 800c51e:	6851      	ldr	r1, [r2, #4]
 800c520:	6059      	str	r1, [r3, #4]
 800c522:	6892      	ldr	r2, [r2, #8]
 800c524:	609a      	str	r2, [r3, #8]
 800c526:	4621      	mov	r1, r4
 800c528:	4648      	mov	r0, r9
 800c52a:	f000 fae7 	bl	800cafc <_free_r>
 800c52e:	e723      	b.n	800c378 <_realloc_r+0x14c>
 800c530:	68a3      	ldr	r3, [r4, #8]
 800c532:	2a24      	cmp	r2, #36	; 0x24
 800c534:	6083      	str	r3, [r0, #8]
 800c536:	68e3      	ldr	r3, [r4, #12]
 800c538:	bf18      	it	ne
 800c53a:	f104 0210 	addne.w	r2, r4, #16
 800c53e:	60c3      	str	r3, [r0, #12]
 800c540:	bf09      	itett	eq
 800c542:	6923      	ldreq	r3, [r4, #16]
 800c544:	f100 0310 	addne.w	r3, r0, #16
 800c548:	6103      	streq	r3, [r0, #16]
 800c54a:	6961      	ldreq	r1, [r4, #20]
 800c54c:	bf02      	ittt	eq
 800c54e:	f104 0218 	addeq.w	r2, r4, #24
 800c552:	f100 0318 	addeq.w	r3, r0, #24
 800c556:	6141      	streq	r1, [r0, #20]
 800c558:	e7df      	b.n	800c51a <_realloc_r+0x2ee>
 800c55a:	4603      	mov	r3, r0
 800c55c:	4622      	mov	r2, r4
 800c55e:	e7dc      	b.n	800c51a <_realloc_r+0x2ee>
 800c560:	4621      	mov	r1, r4
 800c562:	f000 fc17 	bl	800cd94 <memmove>
 800c566:	e7de      	b.n	800c526 <_realloc_r+0x2fa>
 800c568:	4637      	mov	r7, r6
 800c56a:	e6c0      	b.n	800c2ee <_realloc_r+0xc2>
 800c56c:	431f      	orrs	r7, r3
 800c56e:	606f      	str	r7, [r5, #4]
 800c570:	6853      	ldr	r3, [r2, #4]
 800c572:	f043 0301 	orr.w	r3, r3, #1
 800c576:	6053      	str	r3, [r2, #4]
 800c578:	e756      	b.n	800c428 <_realloc_r+0x1fc>
 800c57a:	bf00      	nop

0800c57c <_sbrk_r>:
 800c57c:	b538      	push	{r3, r4, r5, lr}
 800c57e:	2300      	movs	r3, #0
 800c580:	4d05      	ldr	r5, [pc, #20]	; (800c598 <_sbrk_r+0x1c>)
 800c582:	4604      	mov	r4, r0
 800c584:	4608      	mov	r0, r1
 800c586:	602b      	str	r3, [r5, #0]
 800c588:	f000 fd90 	bl	800d0ac <_sbrk>
 800c58c:	1c43      	adds	r3, r0, #1
 800c58e:	d102      	bne.n	800c596 <_sbrk_r+0x1a>
 800c590:	682b      	ldr	r3, [r5, #0]
 800c592:	b103      	cbz	r3, 800c596 <_sbrk_r+0x1a>
 800c594:	6023      	str	r3, [r4, #0]
 800c596:	bd38      	pop	{r3, r4, r5, pc}
 800c598:	20000ac4 	.word	0x20000ac4

0800c59c <_raise_r>:
 800c59c:	291f      	cmp	r1, #31
 800c59e:	b538      	push	{r3, r4, r5, lr}
 800c5a0:	4604      	mov	r4, r0
 800c5a2:	460d      	mov	r5, r1
 800c5a4:	d904      	bls.n	800c5b0 <_raise_r+0x14>
 800c5a6:	2316      	movs	r3, #22
 800c5a8:	6003      	str	r3, [r0, #0]
 800c5aa:	f04f 30ff 	mov.w	r0, #4294967295
 800c5ae:	bd38      	pop	{r3, r4, r5, pc}
 800c5b0:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800c5b4:	b112      	cbz	r2, 800c5bc <_raise_r+0x20>
 800c5b6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c5ba:	b94b      	cbnz	r3, 800c5d0 <_raise_r+0x34>
 800c5bc:	4620      	mov	r0, r4
 800c5be:	f000 f831 	bl	800c624 <_getpid_r>
 800c5c2:	462a      	mov	r2, r5
 800c5c4:	4601      	mov	r1, r0
 800c5c6:	4620      	mov	r0, r4
 800c5c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c5cc:	f000 b818 	b.w	800c600 <_kill_r>
 800c5d0:	2b01      	cmp	r3, #1
 800c5d2:	d00a      	beq.n	800c5ea <_raise_r+0x4e>
 800c5d4:	1c59      	adds	r1, r3, #1
 800c5d6:	d103      	bne.n	800c5e0 <_raise_r+0x44>
 800c5d8:	2316      	movs	r3, #22
 800c5da:	6003      	str	r3, [r0, #0]
 800c5dc:	2001      	movs	r0, #1
 800c5de:	e7e6      	b.n	800c5ae <_raise_r+0x12>
 800c5e0:	2400      	movs	r4, #0
 800c5e2:	4628      	mov	r0, r5
 800c5e4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c5e8:	4798      	blx	r3
 800c5ea:	2000      	movs	r0, #0
 800c5ec:	e7df      	b.n	800c5ae <_raise_r+0x12>
	...

0800c5f0 <raise>:
 800c5f0:	4b02      	ldr	r3, [pc, #8]	; (800c5fc <raise+0xc>)
 800c5f2:	4601      	mov	r1, r0
 800c5f4:	6818      	ldr	r0, [r3, #0]
 800c5f6:	f7ff bfd1 	b.w	800c59c <_raise_r>
 800c5fa:	bf00      	nop
 800c5fc:	20000010 	.word	0x20000010

0800c600 <_kill_r>:
 800c600:	b538      	push	{r3, r4, r5, lr}
 800c602:	2300      	movs	r3, #0
 800c604:	4d06      	ldr	r5, [pc, #24]	; (800c620 <_kill_r+0x20>)
 800c606:	4604      	mov	r4, r0
 800c608:	4608      	mov	r0, r1
 800c60a:	4611      	mov	r1, r2
 800c60c:	602b      	str	r3, [r5, #0]
 800c60e:	f000 fd35 	bl	800d07c <_kill>
 800c612:	1c43      	adds	r3, r0, #1
 800c614:	d102      	bne.n	800c61c <_kill_r+0x1c>
 800c616:	682b      	ldr	r3, [r5, #0]
 800c618:	b103      	cbz	r3, 800c61c <_kill_r+0x1c>
 800c61a:	6023      	str	r3, [r4, #0]
 800c61c:	bd38      	pop	{r3, r4, r5, pc}
 800c61e:	bf00      	nop
 800c620:	20000ac4 	.word	0x20000ac4

0800c624 <_getpid_r>:
 800c624:	f000 bd1a 	b.w	800d05c <_getpid>

0800c628 <strncmp>:
 800c628:	4603      	mov	r3, r0
 800c62a:	b510      	push	{r4, lr}
 800c62c:	b172      	cbz	r2, 800c64c <strncmp+0x24>
 800c62e:	3901      	subs	r1, #1
 800c630:	1884      	adds	r4, r0, r2
 800c632:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c636:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c63a:	4290      	cmp	r0, r2
 800c63c:	d101      	bne.n	800c642 <strncmp+0x1a>
 800c63e:	42a3      	cmp	r3, r4
 800c640:	d101      	bne.n	800c646 <strncmp+0x1e>
 800c642:	1a80      	subs	r0, r0, r2
 800c644:	bd10      	pop	{r4, pc}
 800c646:	2800      	cmp	r0, #0
 800c648:	d1f3      	bne.n	800c632 <strncmp+0xa>
 800c64a:	e7fa      	b.n	800c642 <strncmp+0x1a>
 800c64c:	4610      	mov	r0, r2
 800c64e:	e7f9      	b.n	800c644 <strncmp+0x1c>

0800c650 <sysconf>:
 800c650:	2808      	cmp	r0, #8
 800c652:	b508      	push	{r3, lr}
 800c654:	d006      	beq.n	800c664 <sysconf+0x14>
 800c656:	f7ff fad5 	bl	800bc04 <__errno>
 800c65a:	2316      	movs	r3, #22
 800c65c:	6003      	str	r3, [r0, #0]
 800c65e:	f04f 30ff 	mov.w	r0, #4294967295
 800c662:	bd08      	pop	{r3, pc}
 800c664:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800c668:	e7fb      	b.n	800c662 <sysconf+0x12>

0800c66a <__swbuf_r>:
 800c66a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c66c:	460e      	mov	r6, r1
 800c66e:	4614      	mov	r4, r2
 800c670:	4605      	mov	r5, r0
 800c672:	b118      	cbz	r0, 800c67c <__swbuf_r+0x12>
 800c674:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c676:	b90b      	cbnz	r3, 800c67c <__swbuf_r+0x12>
 800c678:	f000 f9b0 	bl	800c9dc <__sinit>
 800c67c:	69a3      	ldr	r3, [r4, #24]
 800c67e:	60a3      	str	r3, [r4, #8]
 800c680:	89a3      	ldrh	r3, [r4, #12]
 800c682:	0719      	lsls	r1, r3, #28
 800c684:	d529      	bpl.n	800c6da <__swbuf_r+0x70>
 800c686:	6923      	ldr	r3, [r4, #16]
 800c688:	b33b      	cbz	r3, 800c6da <__swbuf_r+0x70>
 800c68a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c68e:	b2f6      	uxtb	r6, r6
 800c690:	049a      	lsls	r2, r3, #18
 800c692:	4637      	mov	r7, r6
 800c694:	d52a      	bpl.n	800c6ec <__swbuf_r+0x82>
 800c696:	6823      	ldr	r3, [r4, #0]
 800c698:	6920      	ldr	r0, [r4, #16]
 800c69a:	1a18      	subs	r0, r3, r0
 800c69c:	6963      	ldr	r3, [r4, #20]
 800c69e:	4283      	cmp	r3, r0
 800c6a0:	dc04      	bgt.n	800c6ac <__swbuf_r+0x42>
 800c6a2:	4621      	mov	r1, r4
 800c6a4:	4628      	mov	r0, r5
 800c6a6:	f000 f92d 	bl	800c904 <_fflush_r>
 800c6aa:	b9e0      	cbnz	r0, 800c6e6 <__swbuf_r+0x7c>
 800c6ac:	68a3      	ldr	r3, [r4, #8]
 800c6ae:	3b01      	subs	r3, #1
 800c6b0:	60a3      	str	r3, [r4, #8]
 800c6b2:	6823      	ldr	r3, [r4, #0]
 800c6b4:	1c5a      	adds	r2, r3, #1
 800c6b6:	6022      	str	r2, [r4, #0]
 800c6b8:	701e      	strb	r6, [r3, #0]
 800c6ba:	6962      	ldr	r2, [r4, #20]
 800c6bc:	1c43      	adds	r3, r0, #1
 800c6be:	429a      	cmp	r2, r3
 800c6c0:	d004      	beq.n	800c6cc <__swbuf_r+0x62>
 800c6c2:	89a3      	ldrh	r3, [r4, #12]
 800c6c4:	07db      	lsls	r3, r3, #31
 800c6c6:	d506      	bpl.n	800c6d6 <__swbuf_r+0x6c>
 800c6c8:	2e0a      	cmp	r6, #10
 800c6ca:	d104      	bne.n	800c6d6 <__swbuf_r+0x6c>
 800c6cc:	4621      	mov	r1, r4
 800c6ce:	4628      	mov	r0, r5
 800c6d0:	f000 f918 	bl	800c904 <_fflush_r>
 800c6d4:	b938      	cbnz	r0, 800c6e6 <__swbuf_r+0x7c>
 800c6d6:	4638      	mov	r0, r7
 800c6d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c6da:	4621      	mov	r1, r4
 800c6dc:	4628      	mov	r0, r5
 800c6de:	f000 f81f 	bl	800c720 <__swsetup_r>
 800c6e2:	2800      	cmp	r0, #0
 800c6e4:	d0d1      	beq.n	800c68a <__swbuf_r+0x20>
 800c6e6:	f04f 37ff 	mov.w	r7, #4294967295
 800c6ea:	e7f4      	b.n	800c6d6 <__swbuf_r+0x6c>
 800c6ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800c6f0:	81a3      	strh	r3, [r4, #12]
 800c6f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c6f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800c6f8:	6663      	str	r3, [r4, #100]	; 0x64
 800c6fa:	e7cc      	b.n	800c696 <__swbuf_r+0x2c>

0800c6fc <_write_r>:
 800c6fc:	b538      	push	{r3, r4, r5, lr}
 800c6fe:	4604      	mov	r4, r0
 800c700:	4608      	mov	r0, r1
 800c702:	4611      	mov	r1, r2
 800c704:	2200      	movs	r2, #0
 800c706:	4d05      	ldr	r5, [pc, #20]	; (800c71c <_write_r+0x20>)
 800c708:	602a      	str	r2, [r5, #0]
 800c70a:	461a      	mov	r2, r3
 800c70c:	f7fd fcba 	bl	800a084 <_write>
 800c710:	1c43      	adds	r3, r0, #1
 800c712:	d102      	bne.n	800c71a <_write_r+0x1e>
 800c714:	682b      	ldr	r3, [r5, #0]
 800c716:	b103      	cbz	r3, 800c71a <_write_r+0x1e>
 800c718:	6023      	str	r3, [r4, #0]
 800c71a:	bd38      	pop	{r3, r4, r5, pc}
 800c71c:	20000ac4 	.word	0x20000ac4

0800c720 <__swsetup_r>:
 800c720:	b538      	push	{r3, r4, r5, lr}
 800c722:	4b2a      	ldr	r3, [pc, #168]	; (800c7cc <__swsetup_r+0xac>)
 800c724:	4605      	mov	r5, r0
 800c726:	6818      	ldr	r0, [r3, #0]
 800c728:	460c      	mov	r4, r1
 800c72a:	b118      	cbz	r0, 800c734 <__swsetup_r+0x14>
 800c72c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c72e:	b90b      	cbnz	r3, 800c734 <__swsetup_r+0x14>
 800c730:	f000 f954 	bl	800c9dc <__sinit>
 800c734:	89a3      	ldrh	r3, [r4, #12]
 800c736:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c73a:	0718      	lsls	r0, r3, #28
 800c73c:	d422      	bmi.n	800c784 <__swsetup_r+0x64>
 800c73e:	06d9      	lsls	r1, r3, #27
 800c740:	d407      	bmi.n	800c752 <__swsetup_r+0x32>
 800c742:	2309      	movs	r3, #9
 800c744:	602b      	str	r3, [r5, #0]
 800c746:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c74a:	f04f 30ff 	mov.w	r0, #4294967295
 800c74e:	81a3      	strh	r3, [r4, #12]
 800c750:	e034      	b.n	800c7bc <__swsetup_r+0x9c>
 800c752:	0758      	lsls	r0, r3, #29
 800c754:	d512      	bpl.n	800c77c <__swsetup_r+0x5c>
 800c756:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c758:	b141      	cbz	r1, 800c76c <__swsetup_r+0x4c>
 800c75a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c75e:	4299      	cmp	r1, r3
 800c760:	d002      	beq.n	800c768 <__swsetup_r+0x48>
 800c762:	4628      	mov	r0, r5
 800c764:	f000 f9ca 	bl	800cafc <_free_r>
 800c768:	2300      	movs	r3, #0
 800c76a:	6323      	str	r3, [r4, #48]	; 0x30
 800c76c:	89a3      	ldrh	r3, [r4, #12]
 800c76e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c772:	81a3      	strh	r3, [r4, #12]
 800c774:	2300      	movs	r3, #0
 800c776:	6063      	str	r3, [r4, #4]
 800c778:	6923      	ldr	r3, [r4, #16]
 800c77a:	6023      	str	r3, [r4, #0]
 800c77c:	89a3      	ldrh	r3, [r4, #12]
 800c77e:	f043 0308 	orr.w	r3, r3, #8
 800c782:	81a3      	strh	r3, [r4, #12]
 800c784:	6923      	ldr	r3, [r4, #16]
 800c786:	b94b      	cbnz	r3, 800c79c <__swsetup_r+0x7c>
 800c788:	89a3      	ldrh	r3, [r4, #12]
 800c78a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c78e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c792:	d003      	beq.n	800c79c <__swsetup_r+0x7c>
 800c794:	4621      	mov	r1, r4
 800c796:	4628      	mov	r0, r5
 800c798:	f000 fabc 	bl	800cd14 <__smakebuf_r>
 800c79c:	89a0      	ldrh	r0, [r4, #12]
 800c79e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c7a2:	f010 0301 	ands.w	r3, r0, #1
 800c7a6:	d00a      	beq.n	800c7be <__swsetup_r+0x9e>
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	60a3      	str	r3, [r4, #8]
 800c7ac:	6963      	ldr	r3, [r4, #20]
 800c7ae:	425b      	negs	r3, r3
 800c7b0:	61a3      	str	r3, [r4, #24]
 800c7b2:	6923      	ldr	r3, [r4, #16]
 800c7b4:	b943      	cbnz	r3, 800c7c8 <__swsetup_r+0xa8>
 800c7b6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c7ba:	d1c4      	bne.n	800c746 <__swsetup_r+0x26>
 800c7bc:	bd38      	pop	{r3, r4, r5, pc}
 800c7be:	0781      	lsls	r1, r0, #30
 800c7c0:	bf58      	it	pl
 800c7c2:	6963      	ldrpl	r3, [r4, #20]
 800c7c4:	60a3      	str	r3, [r4, #8]
 800c7c6:	e7f4      	b.n	800c7b2 <__swsetup_r+0x92>
 800c7c8:	2000      	movs	r0, #0
 800c7ca:	e7f7      	b.n	800c7bc <__swsetup_r+0x9c>
 800c7cc:	20000010 	.word	0x20000010

0800c7d0 <register_fini>:
 800c7d0:	4b02      	ldr	r3, [pc, #8]	; (800c7dc <register_fini+0xc>)
 800c7d2:	b113      	cbz	r3, 800c7da <register_fini+0xa>
 800c7d4:	4802      	ldr	r0, [pc, #8]	; (800c7e0 <register_fini+0x10>)
 800c7d6:	f000 b805 	b.w	800c7e4 <atexit>
 800c7da:	4770      	bx	lr
 800c7dc:	00000000 	.word	0x00000000
 800c7e0:	0800ca2d 	.word	0x0800ca2d

0800c7e4 <atexit>:
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	4601      	mov	r1, r0
 800c7e8:	461a      	mov	r2, r3
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	f000 bb30 	b.w	800ce50 <__register_exitproc>

0800c7f0 <__sflush_r>:
 800c7f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7f2:	898b      	ldrh	r3, [r1, #12]
 800c7f4:	4605      	mov	r5, r0
 800c7f6:	0718      	lsls	r0, r3, #28
 800c7f8:	460c      	mov	r4, r1
 800c7fa:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c7fe:	d45e      	bmi.n	800c8be <__sflush_r+0xce>
 800c800:	684b      	ldr	r3, [r1, #4]
 800c802:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c806:	2b00      	cmp	r3, #0
 800c808:	818a      	strh	r2, [r1, #12]
 800c80a:	dc04      	bgt.n	800c816 <__sflush_r+0x26>
 800c80c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800c80e:	2b00      	cmp	r3, #0
 800c810:	dc01      	bgt.n	800c816 <__sflush_r+0x26>
 800c812:	2000      	movs	r0, #0
 800c814:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c816:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c818:	2e00      	cmp	r6, #0
 800c81a:	d0fa      	beq.n	800c812 <__sflush_r+0x22>
 800c81c:	2300      	movs	r3, #0
 800c81e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c822:	682f      	ldr	r7, [r5, #0]
 800c824:	602b      	str	r3, [r5, #0]
 800c826:	d036      	beq.n	800c896 <__sflush_r+0xa6>
 800c828:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800c82a:	89a3      	ldrh	r3, [r4, #12]
 800c82c:	075a      	lsls	r2, r3, #29
 800c82e:	d505      	bpl.n	800c83c <__sflush_r+0x4c>
 800c830:	6863      	ldr	r3, [r4, #4]
 800c832:	1ac0      	subs	r0, r0, r3
 800c834:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c836:	b10b      	cbz	r3, 800c83c <__sflush_r+0x4c>
 800c838:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c83a:	1ac0      	subs	r0, r0, r3
 800c83c:	2300      	movs	r3, #0
 800c83e:	4602      	mov	r2, r0
 800c840:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c842:	4628      	mov	r0, r5
 800c844:	69e1      	ldr	r1, [r4, #28]
 800c846:	47b0      	blx	r6
 800c848:	1c43      	adds	r3, r0, #1
 800c84a:	89a3      	ldrh	r3, [r4, #12]
 800c84c:	d106      	bne.n	800c85c <__sflush_r+0x6c>
 800c84e:	6829      	ldr	r1, [r5, #0]
 800c850:	291d      	cmp	r1, #29
 800c852:	d830      	bhi.n	800c8b6 <__sflush_r+0xc6>
 800c854:	4a2a      	ldr	r2, [pc, #168]	; (800c900 <__sflush_r+0x110>)
 800c856:	40ca      	lsrs	r2, r1
 800c858:	07d6      	lsls	r6, r2, #31
 800c85a:	d52c      	bpl.n	800c8b6 <__sflush_r+0xc6>
 800c85c:	2200      	movs	r2, #0
 800c85e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c862:	b21b      	sxth	r3, r3
 800c864:	6062      	str	r2, [r4, #4]
 800c866:	6922      	ldr	r2, [r4, #16]
 800c868:	04d9      	lsls	r1, r3, #19
 800c86a:	81a3      	strh	r3, [r4, #12]
 800c86c:	6022      	str	r2, [r4, #0]
 800c86e:	d504      	bpl.n	800c87a <__sflush_r+0x8a>
 800c870:	1c42      	adds	r2, r0, #1
 800c872:	d101      	bne.n	800c878 <__sflush_r+0x88>
 800c874:	682b      	ldr	r3, [r5, #0]
 800c876:	b903      	cbnz	r3, 800c87a <__sflush_r+0x8a>
 800c878:	6520      	str	r0, [r4, #80]	; 0x50
 800c87a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c87c:	602f      	str	r7, [r5, #0]
 800c87e:	2900      	cmp	r1, #0
 800c880:	d0c7      	beq.n	800c812 <__sflush_r+0x22>
 800c882:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c886:	4299      	cmp	r1, r3
 800c888:	d002      	beq.n	800c890 <__sflush_r+0xa0>
 800c88a:	4628      	mov	r0, r5
 800c88c:	f000 f936 	bl	800cafc <_free_r>
 800c890:	2000      	movs	r0, #0
 800c892:	6320      	str	r0, [r4, #48]	; 0x30
 800c894:	e7be      	b.n	800c814 <__sflush_r+0x24>
 800c896:	69e1      	ldr	r1, [r4, #28]
 800c898:	2301      	movs	r3, #1
 800c89a:	4628      	mov	r0, r5
 800c89c:	47b0      	blx	r6
 800c89e:	1c41      	adds	r1, r0, #1
 800c8a0:	d1c3      	bne.n	800c82a <__sflush_r+0x3a>
 800c8a2:	682b      	ldr	r3, [r5, #0]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d0c0      	beq.n	800c82a <__sflush_r+0x3a>
 800c8a8:	2b1d      	cmp	r3, #29
 800c8aa:	d001      	beq.n	800c8b0 <__sflush_r+0xc0>
 800c8ac:	2b16      	cmp	r3, #22
 800c8ae:	d101      	bne.n	800c8b4 <__sflush_r+0xc4>
 800c8b0:	602f      	str	r7, [r5, #0]
 800c8b2:	e7ae      	b.n	800c812 <__sflush_r+0x22>
 800c8b4:	89a3      	ldrh	r3, [r4, #12]
 800c8b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8ba:	81a3      	strh	r3, [r4, #12]
 800c8bc:	e7aa      	b.n	800c814 <__sflush_r+0x24>
 800c8be:	690f      	ldr	r7, [r1, #16]
 800c8c0:	2f00      	cmp	r7, #0
 800c8c2:	d0a6      	beq.n	800c812 <__sflush_r+0x22>
 800c8c4:	079b      	lsls	r3, r3, #30
 800c8c6:	bf18      	it	ne
 800c8c8:	2300      	movne	r3, #0
 800c8ca:	680e      	ldr	r6, [r1, #0]
 800c8cc:	bf08      	it	eq
 800c8ce:	694b      	ldreq	r3, [r1, #20]
 800c8d0:	1bf6      	subs	r6, r6, r7
 800c8d2:	600f      	str	r7, [r1, #0]
 800c8d4:	608b      	str	r3, [r1, #8]
 800c8d6:	2e00      	cmp	r6, #0
 800c8d8:	dd9b      	ble.n	800c812 <__sflush_r+0x22>
 800c8da:	4633      	mov	r3, r6
 800c8dc:	463a      	mov	r2, r7
 800c8de:	4628      	mov	r0, r5
 800c8e0:	69e1      	ldr	r1, [r4, #28]
 800c8e2:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800c8e6:	47e0      	blx	ip
 800c8e8:	2800      	cmp	r0, #0
 800c8ea:	dc06      	bgt.n	800c8fa <__sflush_r+0x10a>
 800c8ec:	89a3      	ldrh	r3, [r4, #12]
 800c8ee:	f04f 30ff 	mov.w	r0, #4294967295
 800c8f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8f6:	81a3      	strh	r3, [r4, #12]
 800c8f8:	e78c      	b.n	800c814 <__sflush_r+0x24>
 800c8fa:	4407      	add	r7, r0
 800c8fc:	1a36      	subs	r6, r6, r0
 800c8fe:	e7ea      	b.n	800c8d6 <__sflush_r+0xe6>
 800c900:	20400001 	.word	0x20400001

0800c904 <_fflush_r>:
 800c904:	b538      	push	{r3, r4, r5, lr}
 800c906:	460c      	mov	r4, r1
 800c908:	4605      	mov	r5, r0
 800c90a:	b118      	cbz	r0, 800c914 <_fflush_r+0x10>
 800c90c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c90e:	b90b      	cbnz	r3, 800c914 <_fflush_r+0x10>
 800c910:	f000 f864 	bl	800c9dc <__sinit>
 800c914:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800c918:	b1b8      	cbz	r0, 800c94a <_fflush_r+0x46>
 800c91a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c91c:	07db      	lsls	r3, r3, #31
 800c91e:	d404      	bmi.n	800c92a <_fflush_r+0x26>
 800c920:	0581      	lsls	r1, r0, #22
 800c922:	d402      	bmi.n	800c92a <_fflush_r+0x26>
 800c924:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c926:	f7ff f9c5 	bl	800bcb4 <__retarget_lock_acquire_recursive>
 800c92a:	4628      	mov	r0, r5
 800c92c:	4621      	mov	r1, r4
 800c92e:	f7ff ff5f 	bl	800c7f0 <__sflush_r>
 800c932:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c934:	4605      	mov	r5, r0
 800c936:	07da      	lsls	r2, r3, #31
 800c938:	d405      	bmi.n	800c946 <_fflush_r+0x42>
 800c93a:	89a3      	ldrh	r3, [r4, #12]
 800c93c:	059b      	lsls	r3, r3, #22
 800c93e:	d402      	bmi.n	800c946 <_fflush_r+0x42>
 800c940:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c942:	f7ff f9b8 	bl	800bcb6 <__retarget_lock_release_recursive>
 800c946:	4628      	mov	r0, r5
 800c948:	bd38      	pop	{r3, r4, r5, pc}
 800c94a:	4605      	mov	r5, r0
 800c94c:	e7fb      	b.n	800c946 <_fflush_r+0x42>
	...

0800c950 <std>:
 800c950:	2300      	movs	r3, #0
 800c952:	b510      	push	{r4, lr}
 800c954:	4604      	mov	r4, r0
 800c956:	e9c0 3300 	strd	r3, r3, [r0]
 800c95a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c95e:	6083      	str	r3, [r0, #8]
 800c960:	8181      	strh	r1, [r0, #12]
 800c962:	6643      	str	r3, [r0, #100]	; 0x64
 800c964:	81c2      	strh	r2, [r0, #14]
 800c966:	6183      	str	r3, [r0, #24]
 800c968:	4619      	mov	r1, r3
 800c96a:	2208      	movs	r2, #8
 800c96c:	305c      	adds	r0, #92	; 0x5c
 800c96e:	f7ff fc0d 	bl	800c18c <memset>
 800c972:	4b07      	ldr	r3, [pc, #28]	; (800c990 <std+0x40>)
 800c974:	61e4      	str	r4, [r4, #28]
 800c976:	6223      	str	r3, [r4, #32]
 800c978:	4b06      	ldr	r3, [pc, #24]	; (800c994 <std+0x44>)
 800c97a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c97e:	6263      	str	r3, [r4, #36]	; 0x24
 800c980:	4b05      	ldr	r3, [pc, #20]	; (800c998 <std+0x48>)
 800c982:	62a3      	str	r3, [r4, #40]	; 0x28
 800c984:	4b05      	ldr	r3, [pc, #20]	; (800c99c <std+0x4c>)
 800c986:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c98c:	f7ff b990 	b.w	800bcb0 <__retarget_lock_init_recursive>
 800c990:	0800cdc9 	.word	0x0800cdc9
 800c994:	0800cdeb 	.word	0x0800cdeb
 800c998:	0800ce23 	.word	0x0800ce23
 800c99c:	0800ce47 	.word	0x0800ce47

0800c9a0 <_cleanup_r>:
 800c9a0:	4901      	ldr	r1, [pc, #4]	; (800c9a8 <_cleanup_r+0x8>)
 800c9a2:	f000 b96b 	b.w	800cc7c <_fwalk_reent>
 800c9a6:	bf00      	nop
 800c9a8:	0800cef5 	.word	0x0800cef5

0800c9ac <__sfp_lock_acquire>:
 800c9ac:	4801      	ldr	r0, [pc, #4]	; (800c9b4 <__sfp_lock_acquire+0x8>)
 800c9ae:	f7ff b981 	b.w	800bcb4 <__retarget_lock_acquire_recursive>
 800c9b2:	bf00      	nop
 800c9b4:	20000a8e 	.word	0x20000a8e

0800c9b8 <__sfp_lock_release>:
 800c9b8:	4801      	ldr	r0, [pc, #4]	; (800c9c0 <__sfp_lock_release+0x8>)
 800c9ba:	f7ff b97c 	b.w	800bcb6 <__retarget_lock_release_recursive>
 800c9be:	bf00      	nop
 800c9c0:	20000a8e 	.word	0x20000a8e

0800c9c4 <__sinit_lock_acquire>:
 800c9c4:	4801      	ldr	r0, [pc, #4]	; (800c9cc <__sinit_lock_acquire+0x8>)
 800c9c6:	f7ff b975 	b.w	800bcb4 <__retarget_lock_acquire_recursive>
 800c9ca:	bf00      	nop
 800c9cc:	20000a8f 	.word	0x20000a8f

0800c9d0 <__sinit_lock_release>:
 800c9d0:	4801      	ldr	r0, [pc, #4]	; (800c9d8 <__sinit_lock_release+0x8>)
 800c9d2:	f7ff b970 	b.w	800bcb6 <__retarget_lock_release_recursive>
 800c9d6:	bf00      	nop
 800c9d8:	20000a8f 	.word	0x20000a8f

0800c9dc <__sinit>:
 800c9dc:	b510      	push	{r4, lr}
 800c9de:	4604      	mov	r4, r0
 800c9e0:	f7ff fff0 	bl	800c9c4 <__sinit_lock_acquire>
 800c9e4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c9e6:	b11a      	cbz	r2, 800c9f0 <__sinit+0x14>
 800c9e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9ec:	f7ff bff0 	b.w	800c9d0 <__sinit_lock_release>
 800c9f0:	4b0d      	ldr	r3, [pc, #52]	; (800ca28 <__sinit+0x4c>)
 800c9f2:	2104      	movs	r1, #4
 800c9f4:	63e3      	str	r3, [r4, #60]	; 0x3c
 800c9f6:	2303      	movs	r3, #3
 800c9f8:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800c9fc:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800ca00:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800ca04:	6860      	ldr	r0, [r4, #4]
 800ca06:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800ca0a:	f7ff ffa1 	bl	800c950 <std>
 800ca0e:	2201      	movs	r2, #1
 800ca10:	2109      	movs	r1, #9
 800ca12:	68a0      	ldr	r0, [r4, #8]
 800ca14:	f7ff ff9c 	bl	800c950 <std>
 800ca18:	2202      	movs	r2, #2
 800ca1a:	2112      	movs	r1, #18
 800ca1c:	68e0      	ldr	r0, [r4, #12]
 800ca1e:	f7ff ff97 	bl	800c950 <std>
 800ca22:	2301      	movs	r3, #1
 800ca24:	63a3      	str	r3, [r4, #56]	; 0x38
 800ca26:	e7df      	b.n	800c9e8 <__sinit+0xc>
 800ca28:	0800c9a1 	.word	0x0800c9a1

0800ca2c <__libc_fini_array>:
 800ca2c:	b538      	push	{r3, r4, r5, lr}
 800ca2e:	4d07      	ldr	r5, [pc, #28]	; (800ca4c <__libc_fini_array+0x20>)
 800ca30:	4c07      	ldr	r4, [pc, #28]	; (800ca50 <__libc_fini_array+0x24>)
 800ca32:	1b64      	subs	r4, r4, r5
 800ca34:	10a4      	asrs	r4, r4, #2
 800ca36:	b91c      	cbnz	r4, 800ca40 <__libc_fini_array+0x14>
 800ca38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca3c:	f000 bb4c 	b.w	800d0d8 <_fini>
 800ca40:	3c01      	subs	r4, #1
 800ca42:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800ca46:	4798      	blx	r3
 800ca48:	e7f5      	b.n	800ca36 <__libc_fini_array+0xa>
 800ca4a:	bf00      	nop
 800ca4c:	0800e66c 	.word	0x0800e66c
 800ca50:	0800e674 	.word	0x0800e674

0800ca54 <_malloc_trim_r>:
 800ca54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca58:	4606      	mov	r6, r0
 800ca5a:	2008      	movs	r0, #8
 800ca5c:	460c      	mov	r4, r1
 800ca5e:	f7ff fdf7 	bl	800c650 <sysconf>
 800ca62:	4680      	mov	r8, r0
 800ca64:	4f22      	ldr	r7, [pc, #136]	; (800caf0 <_malloc_trim_r+0x9c>)
 800ca66:	4630      	mov	r0, r6
 800ca68:	f7ff fb98 	bl	800c19c <__malloc_lock>
 800ca6c:	68bb      	ldr	r3, [r7, #8]
 800ca6e:	685d      	ldr	r5, [r3, #4]
 800ca70:	f025 0503 	bic.w	r5, r5, #3
 800ca74:	1b2c      	subs	r4, r5, r4
 800ca76:	3c11      	subs	r4, #17
 800ca78:	4444      	add	r4, r8
 800ca7a:	fbb4 f4f8 	udiv	r4, r4, r8
 800ca7e:	3c01      	subs	r4, #1
 800ca80:	fb08 f404 	mul.w	r4, r8, r4
 800ca84:	45a0      	cmp	r8, r4
 800ca86:	dd05      	ble.n	800ca94 <_malloc_trim_r+0x40>
 800ca88:	4630      	mov	r0, r6
 800ca8a:	f7ff fb8d 	bl	800c1a8 <__malloc_unlock>
 800ca8e:	2000      	movs	r0, #0
 800ca90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca94:	2100      	movs	r1, #0
 800ca96:	4630      	mov	r0, r6
 800ca98:	f7ff fd70 	bl	800c57c <_sbrk_r>
 800ca9c:	68bb      	ldr	r3, [r7, #8]
 800ca9e:	442b      	add	r3, r5
 800caa0:	4298      	cmp	r0, r3
 800caa2:	d1f1      	bne.n	800ca88 <_malloc_trim_r+0x34>
 800caa4:	4630      	mov	r0, r6
 800caa6:	4261      	negs	r1, r4
 800caa8:	f7ff fd68 	bl	800c57c <_sbrk_r>
 800caac:	3001      	adds	r0, #1
 800caae:	d110      	bne.n	800cad2 <_malloc_trim_r+0x7e>
 800cab0:	2100      	movs	r1, #0
 800cab2:	4630      	mov	r0, r6
 800cab4:	f7ff fd62 	bl	800c57c <_sbrk_r>
 800cab8:	68ba      	ldr	r2, [r7, #8]
 800caba:	1a83      	subs	r3, r0, r2
 800cabc:	2b0f      	cmp	r3, #15
 800cabe:	dde3      	ble.n	800ca88 <_malloc_trim_r+0x34>
 800cac0:	490c      	ldr	r1, [pc, #48]	; (800caf4 <_malloc_trim_r+0xa0>)
 800cac2:	f043 0301 	orr.w	r3, r3, #1
 800cac6:	6809      	ldr	r1, [r1, #0]
 800cac8:	6053      	str	r3, [r2, #4]
 800caca:	1a40      	subs	r0, r0, r1
 800cacc:	490a      	ldr	r1, [pc, #40]	; (800caf8 <_malloc_trim_r+0xa4>)
 800cace:	6008      	str	r0, [r1, #0]
 800cad0:	e7da      	b.n	800ca88 <_malloc_trim_r+0x34>
 800cad2:	68bb      	ldr	r3, [r7, #8]
 800cad4:	4a08      	ldr	r2, [pc, #32]	; (800caf8 <_malloc_trim_r+0xa4>)
 800cad6:	1b2d      	subs	r5, r5, r4
 800cad8:	f045 0501 	orr.w	r5, r5, #1
 800cadc:	605d      	str	r5, [r3, #4]
 800cade:	6813      	ldr	r3, [r2, #0]
 800cae0:	4630      	mov	r0, r6
 800cae2:	1b1b      	subs	r3, r3, r4
 800cae4:	6013      	str	r3, [r2, #0]
 800cae6:	f7ff fb5f 	bl	800c1a8 <__malloc_unlock>
 800caea:	2001      	movs	r0, #1
 800caec:	e7d0      	b.n	800ca90 <_malloc_trim_r+0x3c>
 800caee:	bf00      	nop
 800caf0:	20000440 	.word	0x20000440
 800caf4:	20000848 	.word	0x20000848
 800caf8:	20000a90 	.word	0x20000a90

0800cafc <_free_r>:
 800cafc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cafe:	4605      	mov	r5, r0
 800cb00:	460f      	mov	r7, r1
 800cb02:	2900      	cmp	r1, #0
 800cb04:	f000 80b1 	beq.w	800cc6a <_free_r+0x16e>
 800cb08:	f7ff fb48 	bl	800c19c <__malloc_lock>
 800cb0c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800cb10:	4856      	ldr	r0, [pc, #344]	; (800cc6c <_free_r+0x170>)
 800cb12:	f022 0401 	bic.w	r4, r2, #1
 800cb16:	f1a7 0308 	sub.w	r3, r7, #8
 800cb1a:	eb03 0c04 	add.w	ip, r3, r4
 800cb1e:	6881      	ldr	r1, [r0, #8]
 800cb20:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800cb24:	4561      	cmp	r1, ip
 800cb26:	f026 0603 	bic.w	r6, r6, #3
 800cb2a:	f002 0201 	and.w	r2, r2, #1
 800cb2e:	d11b      	bne.n	800cb68 <_free_r+0x6c>
 800cb30:	4434      	add	r4, r6
 800cb32:	b93a      	cbnz	r2, 800cb44 <_free_r+0x48>
 800cb34:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800cb38:	1a9b      	subs	r3, r3, r2
 800cb3a:	4414      	add	r4, r2
 800cb3c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800cb40:	60ca      	str	r2, [r1, #12]
 800cb42:	6091      	str	r1, [r2, #8]
 800cb44:	f044 0201 	orr.w	r2, r4, #1
 800cb48:	605a      	str	r2, [r3, #4]
 800cb4a:	6083      	str	r3, [r0, #8]
 800cb4c:	4b48      	ldr	r3, [pc, #288]	; (800cc70 <_free_r+0x174>)
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	42a3      	cmp	r3, r4
 800cb52:	d804      	bhi.n	800cb5e <_free_r+0x62>
 800cb54:	4b47      	ldr	r3, [pc, #284]	; (800cc74 <_free_r+0x178>)
 800cb56:	4628      	mov	r0, r5
 800cb58:	6819      	ldr	r1, [r3, #0]
 800cb5a:	f7ff ff7b 	bl	800ca54 <_malloc_trim_r>
 800cb5e:	4628      	mov	r0, r5
 800cb60:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800cb64:	f7ff bb20 	b.w	800c1a8 <__malloc_unlock>
 800cb68:	f8cc 6004 	str.w	r6, [ip, #4]
 800cb6c:	2a00      	cmp	r2, #0
 800cb6e:	d138      	bne.n	800cbe2 <_free_r+0xe6>
 800cb70:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800cb74:	f100 0708 	add.w	r7, r0, #8
 800cb78:	1a5b      	subs	r3, r3, r1
 800cb7a:	440c      	add	r4, r1
 800cb7c:	6899      	ldr	r1, [r3, #8]
 800cb7e:	42b9      	cmp	r1, r7
 800cb80:	d031      	beq.n	800cbe6 <_free_r+0xea>
 800cb82:	68df      	ldr	r7, [r3, #12]
 800cb84:	60cf      	str	r7, [r1, #12]
 800cb86:	60b9      	str	r1, [r7, #8]
 800cb88:	eb0c 0106 	add.w	r1, ip, r6
 800cb8c:	6849      	ldr	r1, [r1, #4]
 800cb8e:	07c9      	lsls	r1, r1, #31
 800cb90:	d40b      	bmi.n	800cbaa <_free_r+0xae>
 800cb92:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800cb96:	4434      	add	r4, r6
 800cb98:	bb3a      	cbnz	r2, 800cbea <_free_r+0xee>
 800cb9a:	4e37      	ldr	r6, [pc, #220]	; (800cc78 <_free_r+0x17c>)
 800cb9c:	42b1      	cmp	r1, r6
 800cb9e:	d124      	bne.n	800cbea <_free_r+0xee>
 800cba0:	2201      	movs	r2, #1
 800cba2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cba6:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800cbaa:	f044 0101 	orr.w	r1, r4, #1
 800cbae:	6059      	str	r1, [r3, #4]
 800cbb0:	511c      	str	r4, [r3, r4]
 800cbb2:	2a00      	cmp	r2, #0
 800cbb4:	d1d3      	bne.n	800cb5e <_free_r+0x62>
 800cbb6:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800cbba:	d21b      	bcs.n	800cbf4 <_free_r+0xf8>
 800cbbc:	0961      	lsrs	r1, r4, #5
 800cbbe:	08e2      	lsrs	r2, r4, #3
 800cbc0:	2401      	movs	r4, #1
 800cbc2:	408c      	lsls	r4, r1
 800cbc4:	6841      	ldr	r1, [r0, #4]
 800cbc6:	3201      	adds	r2, #1
 800cbc8:	430c      	orrs	r4, r1
 800cbca:	6044      	str	r4, [r0, #4]
 800cbcc:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800cbd0:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800cbd4:	3908      	subs	r1, #8
 800cbd6:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800cbda:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800cbde:	60e3      	str	r3, [r4, #12]
 800cbe0:	e7bd      	b.n	800cb5e <_free_r+0x62>
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	e7d0      	b.n	800cb88 <_free_r+0x8c>
 800cbe6:	2201      	movs	r2, #1
 800cbe8:	e7ce      	b.n	800cb88 <_free_r+0x8c>
 800cbea:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800cbee:	60ce      	str	r6, [r1, #12]
 800cbf0:	60b1      	str	r1, [r6, #8]
 800cbf2:	e7da      	b.n	800cbaa <_free_r+0xae>
 800cbf4:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800cbf8:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800cbfc:	d214      	bcs.n	800cc28 <_free_r+0x12c>
 800cbfe:	09a2      	lsrs	r2, r4, #6
 800cc00:	3238      	adds	r2, #56	; 0x38
 800cc02:	1c51      	adds	r1, r2, #1
 800cc04:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800cc08:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800cc0c:	428e      	cmp	r6, r1
 800cc0e:	d125      	bne.n	800cc5c <_free_r+0x160>
 800cc10:	2401      	movs	r4, #1
 800cc12:	1092      	asrs	r2, r2, #2
 800cc14:	fa04 f202 	lsl.w	r2, r4, r2
 800cc18:	6844      	ldr	r4, [r0, #4]
 800cc1a:	4322      	orrs	r2, r4
 800cc1c:	6042      	str	r2, [r0, #4]
 800cc1e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800cc22:	60b3      	str	r3, [r6, #8]
 800cc24:	60cb      	str	r3, [r1, #12]
 800cc26:	e79a      	b.n	800cb5e <_free_r+0x62>
 800cc28:	2a14      	cmp	r2, #20
 800cc2a:	d801      	bhi.n	800cc30 <_free_r+0x134>
 800cc2c:	325b      	adds	r2, #91	; 0x5b
 800cc2e:	e7e8      	b.n	800cc02 <_free_r+0x106>
 800cc30:	2a54      	cmp	r2, #84	; 0x54
 800cc32:	d802      	bhi.n	800cc3a <_free_r+0x13e>
 800cc34:	0b22      	lsrs	r2, r4, #12
 800cc36:	326e      	adds	r2, #110	; 0x6e
 800cc38:	e7e3      	b.n	800cc02 <_free_r+0x106>
 800cc3a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800cc3e:	d802      	bhi.n	800cc46 <_free_r+0x14a>
 800cc40:	0be2      	lsrs	r2, r4, #15
 800cc42:	3277      	adds	r2, #119	; 0x77
 800cc44:	e7dd      	b.n	800cc02 <_free_r+0x106>
 800cc46:	f240 5154 	movw	r1, #1364	; 0x554
 800cc4a:	428a      	cmp	r2, r1
 800cc4c:	bf96      	itet	ls
 800cc4e:	0ca2      	lsrls	r2, r4, #18
 800cc50:	227e      	movhi	r2, #126	; 0x7e
 800cc52:	327c      	addls	r2, #124	; 0x7c
 800cc54:	e7d5      	b.n	800cc02 <_free_r+0x106>
 800cc56:	6889      	ldr	r1, [r1, #8]
 800cc58:	428e      	cmp	r6, r1
 800cc5a:	d004      	beq.n	800cc66 <_free_r+0x16a>
 800cc5c:	684a      	ldr	r2, [r1, #4]
 800cc5e:	f022 0203 	bic.w	r2, r2, #3
 800cc62:	42a2      	cmp	r2, r4
 800cc64:	d8f7      	bhi.n	800cc56 <_free_r+0x15a>
 800cc66:	68ce      	ldr	r6, [r1, #12]
 800cc68:	e7d9      	b.n	800cc1e <_free_r+0x122>
 800cc6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc6c:	20000440 	.word	0x20000440
 800cc70:	2000084c 	.word	0x2000084c
 800cc74:	20000ac0 	.word	0x20000ac0
 800cc78:	20000448 	.word	0x20000448

0800cc7c <_fwalk_reent>:
 800cc7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc80:	4606      	mov	r6, r0
 800cc82:	4688      	mov	r8, r1
 800cc84:	2700      	movs	r7, #0
 800cc86:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800cc8a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cc8e:	f1b9 0901 	subs.w	r9, r9, #1
 800cc92:	d505      	bpl.n	800cca0 <_fwalk_reent+0x24>
 800cc94:	6824      	ldr	r4, [r4, #0]
 800cc96:	2c00      	cmp	r4, #0
 800cc98:	d1f7      	bne.n	800cc8a <_fwalk_reent+0xe>
 800cc9a:	4638      	mov	r0, r7
 800cc9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cca0:	89ab      	ldrh	r3, [r5, #12]
 800cca2:	2b01      	cmp	r3, #1
 800cca4:	d907      	bls.n	800ccb6 <_fwalk_reent+0x3a>
 800cca6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ccaa:	3301      	adds	r3, #1
 800ccac:	d003      	beq.n	800ccb6 <_fwalk_reent+0x3a>
 800ccae:	4629      	mov	r1, r5
 800ccb0:	4630      	mov	r0, r6
 800ccb2:	47c0      	blx	r8
 800ccb4:	4307      	orrs	r7, r0
 800ccb6:	3568      	adds	r5, #104	; 0x68
 800ccb8:	e7e9      	b.n	800cc8e <_fwalk_reent+0x12>

0800ccba <__swhatbuf_r>:
 800ccba:	b570      	push	{r4, r5, r6, lr}
 800ccbc:	460e      	mov	r6, r1
 800ccbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccc2:	4614      	mov	r4, r2
 800ccc4:	2900      	cmp	r1, #0
 800ccc6:	461d      	mov	r5, r3
 800ccc8:	b096      	sub	sp, #88	; 0x58
 800ccca:	da0a      	bge.n	800cce2 <__swhatbuf_r+0x28>
 800cccc:	2300      	movs	r3, #0
 800ccce:	f9b6 100c 	ldrsh.w	r1, [r6, #12]
 800ccd2:	602b      	str	r3, [r5, #0]
 800ccd4:	f011 0080 	ands.w	r0, r1, #128	; 0x80
 800ccd8:	d116      	bne.n	800cd08 <__swhatbuf_r+0x4e>
 800ccda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ccde:	6023      	str	r3, [r4, #0]
 800cce0:	e015      	b.n	800cd0e <__swhatbuf_r+0x54>
 800cce2:	466a      	mov	r2, sp
 800cce4:	f000 f95e 	bl	800cfa4 <_fstat_r>
 800cce8:	2800      	cmp	r0, #0
 800ccea:	dbef      	blt.n	800cccc <__swhatbuf_r+0x12>
 800ccec:	9a01      	ldr	r2, [sp, #4]
 800ccee:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800ccf2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ccf6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ccfa:	425a      	negs	r2, r3
 800ccfc:	415a      	adcs	r2, r3
 800ccfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cd02:	602a      	str	r2, [r5, #0]
 800cd04:	6023      	str	r3, [r4, #0]
 800cd06:	e002      	b.n	800cd0e <__swhatbuf_r+0x54>
 800cd08:	2240      	movs	r2, #64	; 0x40
 800cd0a:	4618      	mov	r0, r3
 800cd0c:	6022      	str	r2, [r4, #0]
 800cd0e:	b016      	add	sp, #88	; 0x58
 800cd10:	bd70      	pop	{r4, r5, r6, pc}
	...

0800cd14 <__smakebuf_r>:
 800cd14:	898b      	ldrh	r3, [r1, #12]
 800cd16:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cd18:	079d      	lsls	r5, r3, #30
 800cd1a:	4606      	mov	r6, r0
 800cd1c:	460c      	mov	r4, r1
 800cd1e:	d507      	bpl.n	800cd30 <__smakebuf_r+0x1c>
 800cd20:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800cd24:	6023      	str	r3, [r4, #0]
 800cd26:	6123      	str	r3, [r4, #16]
 800cd28:	2301      	movs	r3, #1
 800cd2a:	6163      	str	r3, [r4, #20]
 800cd2c:	b002      	add	sp, #8
 800cd2e:	bd70      	pop	{r4, r5, r6, pc}
 800cd30:	466a      	mov	r2, sp
 800cd32:	ab01      	add	r3, sp, #4
 800cd34:	f7ff ffc1 	bl	800ccba <__swhatbuf_r>
 800cd38:	9900      	ldr	r1, [sp, #0]
 800cd3a:	4605      	mov	r5, r0
 800cd3c:	4630      	mov	r0, r6
 800cd3e:	f7fe ffcb 	bl	800bcd8 <_malloc_r>
 800cd42:	b948      	cbnz	r0, 800cd58 <__smakebuf_r+0x44>
 800cd44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd48:	059a      	lsls	r2, r3, #22
 800cd4a:	d4ef      	bmi.n	800cd2c <__smakebuf_r+0x18>
 800cd4c:	f023 0303 	bic.w	r3, r3, #3
 800cd50:	f043 0302 	orr.w	r3, r3, #2
 800cd54:	81a3      	strh	r3, [r4, #12]
 800cd56:	e7e3      	b.n	800cd20 <__smakebuf_r+0xc>
 800cd58:	4b0d      	ldr	r3, [pc, #52]	; (800cd90 <__smakebuf_r+0x7c>)
 800cd5a:	63f3      	str	r3, [r6, #60]	; 0x3c
 800cd5c:	89a3      	ldrh	r3, [r4, #12]
 800cd5e:	6020      	str	r0, [r4, #0]
 800cd60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cd64:	81a3      	strh	r3, [r4, #12]
 800cd66:	9b00      	ldr	r3, [sp, #0]
 800cd68:	6120      	str	r0, [r4, #16]
 800cd6a:	6163      	str	r3, [r4, #20]
 800cd6c:	9b01      	ldr	r3, [sp, #4]
 800cd6e:	b15b      	cbz	r3, 800cd88 <__smakebuf_r+0x74>
 800cd70:	4630      	mov	r0, r6
 800cd72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd76:	f000 f927 	bl	800cfc8 <_isatty_r>
 800cd7a:	b128      	cbz	r0, 800cd88 <__smakebuf_r+0x74>
 800cd7c:	89a3      	ldrh	r3, [r4, #12]
 800cd7e:	f023 0303 	bic.w	r3, r3, #3
 800cd82:	f043 0301 	orr.w	r3, r3, #1
 800cd86:	81a3      	strh	r3, [r4, #12]
 800cd88:	89a0      	ldrh	r0, [r4, #12]
 800cd8a:	4305      	orrs	r5, r0
 800cd8c:	81a5      	strh	r5, [r4, #12]
 800cd8e:	e7cd      	b.n	800cd2c <__smakebuf_r+0x18>
 800cd90:	0800c9a1 	.word	0x0800c9a1

0800cd94 <memmove>:
 800cd94:	4288      	cmp	r0, r1
 800cd96:	b510      	push	{r4, lr}
 800cd98:	eb01 0402 	add.w	r4, r1, r2
 800cd9c:	d902      	bls.n	800cda4 <memmove+0x10>
 800cd9e:	4284      	cmp	r4, r0
 800cda0:	4623      	mov	r3, r4
 800cda2:	d807      	bhi.n	800cdb4 <memmove+0x20>
 800cda4:	1e43      	subs	r3, r0, #1
 800cda6:	42a1      	cmp	r1, r4
 800cda8:	d008      	beq.n	800cdbc <memmove+0x28>
 800cdaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cdae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cdb2:	e7f8      	b.n	800cda6 <memmove+0x12>
 800cdb4:	4601      	mov	r1, r0
 800cdb6:	4402      	add	r2, r0
 800cdb8:	428a      	cmp	r2, r1
 800cdba:	d100      	bne.n	800cdbe <memmove+0x2a>
 800cdbc:	bd10      	pop	{r4, pc}
 800cdbe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cdc2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cdc6:	e7f7      	b.n	800cdb8 <memmove+0x24>

0800cdc8 <__sread>:
 800cdc8:	b510      	push	{r4, lr}
 800cdca:	460c      	mov	r4, r1
 800cdcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdd0:	f000 f91c 	bl	800d00c <_read_r>
 800cdd4:	2800      	cmp	r0, #0
 800cdd6:	bfab      	itete	ge
 800cdd8:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800cdda:	89a3      	ldrhlt	r3, [r4, #12]
 800cddc:	181b      	addge	r3, r3, r0
 800cdde:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cde2:	bfac      	ite	ge
 800cde4:	6523      	strge	r3, [r4, #80]	; 0x50
 800cde6:	81a3      	strhlt	r3, [r4, #12]
 800cde8:	bd10      	pop	{r4, pc}

0800cdea <__swrite>:
 800cdea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdee:	461f      	mov	r7, r3
 800cdf0:	898b      	ldrh	r3, [r1, #12]
 800cdf2:	4605      	mov	r5, r0
 800cdf4:	05db      	lsls	r3, r3, #23
 800cdf6:	460c      	mov	r4, r1
 800cdf8:	4616      	mov	r6, r2
 800cdfa:	d505      	bpl.n	800ce08 <__swrite+0x1e>
 800cdfc:	2302      	movs	r3, #2
 800cdfe:	2200      	movs	r2, #0
 800ce00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce04:	f000 f8f0 	bl	800cfe8 <_lseek_r>
 800ce08:	89a3      	ldrh	r3, [r4, #12]
 800ce0a:	4632      	mov	r2, r6
 800ce0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ce10:	81a3      	strh	r3, [r4, #12]
 800ce12:	4628      	mov	r0, r5
 800ce14:	463b      	mov	r3, r7
 800ce16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ce1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce1e:	f7ff bc6d 	b.w	800c6fc <_write_r>

0800ce22 <__sseek>:
 800ce22:	b510      	push	{r4, lr}
 800ce24:	460c      	mov	r4, r1
 800ce26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce2a:	f000 f8dd 	bl	800cfe8 <_lseek_r>
 800ce2e:	1c43      	adds	r3, r0, #1
 800ce30:	89a3      	ldrh	r3, [r4, #12]
 800ce32:	bf15      	itete	ne
 800ce34:	6520      	strne	r0, [r4, #80]	; 0x50
 800ce36:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ce3a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ce3e:	81a3      	strheq	r3, [r4, #12]
 800ce40:	bf18      	it	ne
 800ce42:	81a3      	strhne	r3, [r4, #12]
 800ce44:	bd10      	pop	{r4, pc}

0800ce46 <__sclose>:
 800ce46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce4a:	f000 b843 	b.w	800ced4 <_close_r>
	...

0800ce50 <__register_exitproc>:
 800ce50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce54:	f8df a074 	ldr.w	sl, [pc, #116]	; 800cecc <__register_exitproc+0x7c>
 800ce58:	4606      	mov	r6, r0
 800ce5a:	f8da 0000 	ldr.w	r0, [sl]
 800ce5e:	4698      	mov	r8, r3
 800ce60:	460f      	mov	r7, r1
 800ce62:	4691      	mov	r9, r2
 800ce64:	f7fe ff26 	bl	800bcb4 <__retarget_lock_acquire_recursive>
 800ce68:	4b19      	ldr	r3, [pc, #100]	; (800ced0 <__register_exitproc+0x80>)
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800ce70:	b91c      	cbnz	r4, 800ce7a <__register_exitproc+0x2a>
 800ce72:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800ce76:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800ce7a:	6865      	ldr	r5, [r4, #4]
 800ce7c:	f8da 0000 	ldr.w	r0, [sl]
 800ce80:	2d1f      	cmp	r5, #31
 800ce82:	dd05      	ble.n	800ce90 <__register_exitproc+0x40>
 800ce84:	f7fe ff17 	bl	800bcb6 <__retarget_lock_release_recursive>
 800ce88:	f04f 30ff 	mov.w	r0, #4294967295
 800ce8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce90:	b19e      	cbz	r6, 800ceba <__register_exitproc+0x6a>
 800ce92:	2201      	movs	r2, #1
 800ce94:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800ce98:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800ce9c:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800cea0:	40aa      	lsls	r2, r5
 800cea2:	4313      	orrs	r3, r2
 800cea4:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800cea8:	2e02      	cmp	r6, #2
 800ceaa:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800ceae:	bf02      	ittt	eq
 800ceb0:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800ceb4:	4313      	orreq	r3, r2
 800ceb6:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 800ceba:	1c6b      	adds	r3, r5, #1
 800cebc:	3502      	adds	r5, #2
 800cebe:	6063      	str	r3, [r4, #4]
 800cec0:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800cec4:	f7fe fef7 	bl	800bcb6 <__retarget_lock_release_recursive>
 800cec8:	2000      	movs	r0, #0
 800ceca:	e7df      	b.n	800ce8c <__register_exitproc+0x3c>
 800cecc:	20000850 	.word	0x20000850
 800ced0:	0800e3d4 	.word	0x0800e3d4

0800ced4 <_close_r>:
 800ced4:	b538      	push	{r3, r4, r5, lr}
 800ced6:	2300      	movs	r3, #0
 800ced8:	4d05      	ldr	r5, [pc, #20]	; (800cef0 <_close_r+0x1c>)
 800ceda:	4604      	mov	r4, r0
 800cedc:	4608      	mov	r0, r1
 800cede:	602b      	str	r3, [r5, #0]
 800cee0:	f000 f8ac 	bl	800d03c <_close>
 800cee4:	1c43      	adds	r3, r0, #1
 800cee6:	d102      	bne.n	800ceee <_close_r+0x1a>
 800cee8:	682b      	ldr	r3, [r5, #0]
 800ceea:	b103      	cbz	r3, 800ceee <_close_r+0x1a>
 800ceec:	6023      	str	r3, [r4, #0]
 800ceee:	bd38      	pop	{r3, r4, r5, pc}
 800cef0:	20000ac4 	.word	0x20000ac4

0800cef4 <_fclose_r>:
 800cef4:	b570      	push	{r4, r5, r6, lr}
 800cef6:	4606      	mov	r6, r0
 800cef8:	460c      	mov	r4, r1
 800cefa:	b911      	cbnz	r1, 800cf02 <_fclose_r+0xe>
 800cefc:	2500      	movs	r5, #0
 800cefe:	4628      	mov	r0, r5
 800cf00:	bd70      	pop	{r4, r5, r6, pc}
 800cf02:	b118      	cbz	r0, 800cf0c <_fclose_r+0x18>
 800cf04:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800cf06:	b90b      	cbnz	r3, 800cf0c <_fclose_r+0x18>
 800cf08:	f7ff fd68 	bl	800c9dc <__sinit>
 800cf0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cf0e:	07d8      	lsls	r0, r3, #31
 800cf10:	d405      	bmi.n	800cf1e <_fclose_r+0x2a>
 800cf12:	89a3      	ldrh	r3, [r4, #12]
 800cf14:	0599      	lsls	r1, r3, #22
 800cf16:	d402      	bmi.n	800cf1e <_fclose_r+0x2a>
 800cf18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf1a:	f7fe fecb 	bl	800bcb4 <__retarget_lock_acquire_recursive>
 800cf1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf22:	b93b      	cbnz	r3, 800cf34 <_fclose_r+0x40>
 800cf24:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800cf26:	f015 0501 	ands.w	r5, r5, #1
 800cf2a:	d1e7      	bne.n	800cefc <_fclose_r+0x8>
 800cf2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf2e:	f7fe fec2 	bl	800bcb6 <__retarget_lock_release_recursive>
 800cf32:	e7e4      	b.n	800cefe <_fclose_r+0xa>
 800cf34:	4621      	mov	r1, r4
 800cf36:	4630      	mov	r0, r6
 800cf38:	f7ff fc5a 	bl	800c7f0 <__sflush_r>
 800cf3c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800cf3e:	4605      	mov	r5, r0
 800cf40:	b133      	cbz	r3, 800cf50 <_fclose_r+0x5c>
 800cf42:	4630      	mov	r0, r6
 800cf44:	69e1      	ldr	r1, [r4, #28]
 800cf46:	4798      	blx	r3
 800cf48:	2800      	cmp	r0, #0
 800cf4a:	bfb8      	it	lt
 800cf4c:	f04f 35ff 	movlt.w	r5, #4294967295
 800cf50:	89a3      	ldrh	r3, [r4, #12]
 800cf52:	061a      	lsls	r2, r3, #24
 800cf54:	d503      	bpl.n	800cf5e <_fclose_r+0x6a>
 800cf56:	4630      	mov	r0, r6
 800cf58:	6921      	ldr	r1, [r4, #16]
 800cf5a:	f7ff fdcf 	bl	800cafc <_free_r>
 800cf5e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800cf60:	b141      	cbz	r1, 800cf74 <_fclose_r+0x80>
 800cf62:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800cf66:	4299      	cmp	r1, r3
 800cf68:	d002      	beq.n	800cf70 <_fclose_r+0x7c>
 800cf6a:	4630      	mov	r0, r6
 800cf6c:	f7ff fdc6 	bl	800cafc <_free_r>
 800cf70:	2300      	movs	r3, #0
 800cf72:	6323      	str	r3, [r4, #48]	; 0x30
 800cf74:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800cf76:	b121      	cbz	r1, 800cf82 <_fclose_r+0x8e>
 800cf78:	4630      	mov	r0, r6
 800cf7a:	f7ff fdbf 	bl	800cafc <_free_r>
 800cf7e:	2300      	movs	r3, #0
 800cf80:	6463      	str	r3, [r4, #68]	; 0x44
 800cf82:	f7ff fd13 	bl	800c9ac <__sfp_lock_acquire>
 800cf86:	2300      	movs	r3, #0
 800cf88:	81a3      	strh	r3, [r4, #12]
 800cf8a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cf8c:	07db      	lsls	r3, r3, #31
 800cf8e:	d402      	bmi.n	800cf96 <_fclose_r+0xa2>
 800cf90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf92:	f7fe fe90 	bl	800bcb6 <__retarget_lock_release_recursive>
 800cf96:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cf98:	f7fe fe8b 	bl	800bcb2 <__retarget_lock_close_recursive>
 800cf9c:	f7ff fd0c 	bl	800c9b8 <__sfp_lock_release>
 800cfa0:	e7ad      	b.n	800cefe <_fclose_r+0xa>
	...

0800cfa4 <_fstat_r>:
 800cfa4:	b538      	push	{r3, r4, r5, lr}
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	4d06      	ldr	r5, [pc, #24]	; (800cfc4 <_fstat_r+0x20>)
 800cfaa:	4604      	mov	r4, r0
 800cfac:	4608      	mov	r0, r1
 800cfae:	4611      	mov	r1, r2
 800cfb0:	602b      	str	r3, [r5, #0]
 800cfb2:	f000 f84b 	bl	800d04c <_fstat>
 800cfb6:	1c43      	adds	r3, r0, #1
 800cfb8:	d102      	bne.n	800cfc0 <_fstat_r+0x1c>
 800cfba:	682b      	ldr	r3, [r5, #0]
 800cfbc:	b103      	cbz	r3, 800cfc0 <_fstat_r+0x1c>
 800cfbe:	6023      	str	r3, [r4, #0]
 800cfc0:	bd38      	pop	{r3, r4, r5, pc}
 800cfc2:	bf00      	nop
 800cfc4:	20000ac4 	.word	0x20000ac4

0800cfc8 <_isatty_r>:
 800cfc8:	b538      	push	{r3, r4, r5, lr}
 800cfca:	2300      	movs	r3, #0
 800cfcc:	4d05      	ldr	r5, [pc, #20]	; (800cfe4 <_isatty_r+0x1c>)
 800cfce:	4604      	mov	r4, r0
 800cfd0:	4608      	mov	r0, r1
 800cfd2:	602b      	str	r3, [r5, #0]
 800cfd4:	f000 f84a 	bl	800d06c <_isatty>
 800cfd8:	1c43      	adds	r3, r0, #1
 800cfda:	d102      	bne.n	800cfe2 <_isatty_r+0x1a>
 800cfdc:	682b      	ldr	r3, [r5, #0]
 800cfde:	b103      	cbz	r3, 800cfe2 <_isatty_r+0x1a>
 800cfe0:	6023      	str	r3, [r4, #0]
 800cfe2:	bd38      	pop	{r3, r4, r5, pc}
 800cfe4:	20000ac4 	.word	0x20000ac4

0800cfe8 <_lseek_r>:
 800cfe8:	b538      	push	{r3, r4, r5, lr}
 800cfea:	4604      	mov	r4, r0
 800cfec:	4608      	mov	r0, r1
 800cfee:	4611      	mov	r1, r2
 800cff0:	2200      	movs	r2, #0
 800cff2:	4d05      	ldr	r5, [pc, #20]	; (800d008 <_lseek_r+0x20>)
 800cff4:	602a      	str	r2, [r5, #0]
 800cff6:	461a      	mov	r2, r3
 800cff8:	f000 f848 	bl	800d08c <_lseek>
 800cffc:	1c43      	adds	r3, r0, #1
 800cffe:	d102      	bne.n	800d006 <_lseek_r+0x1e>
 800d000:	682b      	ldr	r3, [r5, #0]
 800d002:	b103      	cbz	r3, 800d006 <_lseek_r+0x1e>
 800d004:	6023      	str	r3, [r4, #0]
 800d006:	bd38      	pop	{r3, r4, r5, pc}
 800d008:	20000ac4 	.word	0x20000ac4

0800d00c <_read_r>:
 800d00c:	b538      	push	{r3, r4, r5, lr}
 800d00e:	4604      	mov	r4, r0
 800d010:	4608      	mov	r0, r1
 800d012:	4611      	mov	r1, r2
 800d014:	2200      	movs	r2, #0
 800d016:	4d05      	ldr	r5, [pc, #20]	; (800d02c <_read_r+0x20>)
 800d018:	602a      	str	r2, [r5, #0]
 800d01a:	461a      	mov	r2, r3
 800d01c:	f000 f83e 	bl	800d09c <_read>
 800d020:	1c43      	adds	r3, r0, #1
 800d022:	d102      	bne.n	800d02a <_read_r+0x1e>
 800d024:	682b      	ldr	r3, [r5, #0]
 800d026:	b103      	cbz	r3, 800d02a <_read_r+0x1e>
 800d028:	6023      	str	r3, [r4, #0]
 800d02a:	bd38      	pop	{r3, r4, r5, pc}
 800d02c:	20000ac4 	.word	0x20000ac4

0800d030 <_Unwind_GetDataRelBase>:
 800d030:	b508      	push	{r3, lr}
 800d032:	f7fe fddf 	bl	800bbf4 <abort>

0800d036 <_Unwind_GetTextRelBase>:
 800d036:	b508      	push	{r3, lr}
 800d038:	f7ff fffa 	bl	800d030 <_Unwind_GetDataRelBase>

0800d03c <_close>:
 800d03c:	2258      	movs	r2, #88	; 0x58
 800d03e:	4b02      	ldr	r3, [pc, #8]	; (800d048 <_close+0xc>)
 800d040:	f04f 30ff 	mov.w	r0, #4294967295
 800d044:	601a      	str	r2, [r3, #0]
 800d046:	4770      	bx	lr
 800d048:	20000ac4 	.word	0x20000ac4

0800d04c <_fstat>:
 800d04c:	2258      	movs	r2, #88	; 0x58
 800d04e:	4b02      	ldr	r3, [pc, #8]	; (800d058 <_fstat+0xc>)
 800d050:	f04f 30ff 	mov.w	r0, #4294967295
 800d054:	601a      	str	r2, [r3, #0]
 800d056:	4770      	bx	lr
 800d058:	20000ac4 	.word	0x20000ac4

0800d05c <_getpid>:
 800d05c:	2258      	movs	r2, #88	; 0x58
 800d05e:	4b02      	ldr	r3, [pc, #8]	; (800d068 <_getpid+0xc>)
 800d060:	f04f 30ff 	mov.w	r0, #4294967295
 800d064:	601a      	str	r2, [r3, #0]
 800d066:	4770      	bx	lr
 800d068:	20000ac4 	.word	0x20000ac4

0800d06c <_isatty>:
 800d06c:	2258      	movs	r2, #88	; 0x58
 800d06e:	4b02      	ldr	r3, [pc, #8]	; (800d078 <_isatty+0xc>)
 800d070:	2000      	movs	r0, #0
 800d072:	601a      	str	r2, [r3, #0]
 800d074:	4770      	bx	lr
 800d076:	bf00      	nop
 800d078:	20000ac4 	.word	0x20000ac4

0800d07c <_kill>:
 800d07c:	2258      	movs	r2, #88	; 0x58
 800d07e:	4b02      	ldr	r3, [pc, #8]	; (800d088 <_kill+0xc>)
 800d080:	f04f 30ff 	mov.w	r0, #4294967295
 800d084:	601a      	str	r2, [r3, #0]
 800d086:	4770      	bx	lr
 800d088:	20000ac4 	.word	0x20000ac4

0800d08c <_lseek>:
 800d08c:	2258      	movs	r2, #88	; 0x58
 800d08e:	4b02      	ldr	r3, [pc, #8]	; (800d098 <_lseek+0xc>)
 800d090:	f04f 30ff 	mov.w	r0, #4294967295
 800d094:	601a      	str	r2, [r3, #0]
 800d096:	4770      	bx	lr
 800d098:	20000ac4 	.word	0x20000ac4

0800d09c <_read>:
 800d09c:	2258      	movs	r2, #88	; 0x58
 800d09e:	4b02      	ldr	r3, [pc, #8]	; (800d0a8 <_read+0xc>)
 800d0a0:	f04f 30ff 	mov.w	r0, #4294967295
 800d0a4:	601a      	str	r2, [r3, #0]
 800d0a6:	4770      	bx	lr
 800d0a8:	20000ac4 	.word	0x20000ac4

0800d0ac <_sbrk>:
 800d0ac:	4a04      	ldr	r2, [pc, #16]	; (800d0c0 <_sbrk+0x14>)
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	6811      	ldr	r1, [r2, #0]
 800d0b2:	b909      	cbnz	r1, 800d0b8 <_sbrk+0xc>
 800d0b4:	4903      	ldr	r1, [pc, #12]	; (800d0c4 <_sbrk+0x18>)
 800d0b6:	6011      	str	r1, [r2, #0]
 800d0b8:	6810      	ldr	r0, [r2, #0]
 800d0ba:	4403      	add	r3, r0
 800d0bc:	6013      	str	r3, [r2, #0]
 800d0be:	4770      	bx	lr
 800d0c0:	20000ac8 	.word	0x20000ac8
 800d0c4:	20000acc 	.word	0x20000acc

0800d0c8 <_exit>:
 800d0c8:	e7fe      	b.n	800d0c8 <_exit>
	...

0800d0cc <_init>:
 800d0cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0ce:	bf00      	nop
 800d0d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0d2:	bc08      	pop	{r3}
 800d0d4:	469e      	mov	lr, r3
 800d0d6:	4770      	bx	lr

0800d0d8 <_fini>:
 800d0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0da:	bf00      	nop
 800d0dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d0de:	bc08      	pop	{r3}
 800d0e0:	469e      	mov	lr, r3
 800d0e2:	4770      	bx	lr
