{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540848238026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540848238027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 29 18:23:57 2018 " "Processing started: Mon Oct 29 18:23:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540848238027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848238027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mipssingle -c mipssingle " "Command: quartus_map --read_settings_files=on --write_settings_files=off mipssingle -c mipssingle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848238027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540848238456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540848238457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaAll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaAll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaAll-memoriaAllArch " "Found design unit 1: memoriaAll-memoriaAllArch" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248294 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaAll " "Found entity 1: memoriaAll" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848248294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-decoderArch " "Found design unit 1: decoder-decoderArch" {  } { { "decoder.vhd" "" { Text "/home/raphacosta/mipssingle/decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248295 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/raphacosta/mipssingle/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848248295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaDeDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaDeDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaDeDados-memoriaDeDadosArch " "Found design unit 1: memoriaDeDados-memoriaDeDadosArch" {  } { { "memoriaDeDados.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaDeDados.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248296 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaDeDados " "Found entity 1: memoriaDeDados" {  } { { "memoriaDeDados.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaDeDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848248296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaDeInst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaDeInst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaDeInst-memoriaDeInstArch " "Found design unit 1: memoriaDeInst-memoriaDeInstArch" {  } { { "memoriaDeInst.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaDeInst.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248296 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaDeInst " "Found entity 1: memoriaDeInst" {  } { { "memoriaDeInst.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaDeInst.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848248296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulaUc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulaUc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulaUc-ulaUcArch " "Found design unit 1: ulaUc-ulaUcArch" {  } { { "ulaUc.vhd" "" { Text "/home/raphacosta/mipssingle/ulaUc.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248297 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulaUc " "Found entity 1: ulaUc" {  } { { "ulaUc.vhd" "" { Text "/home/raphacosta/mipssingle/ulaUc.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848248297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32-mux32Arch " "Found design unit 1: mux32-mux32Arch" {  } { { "mux32.vhd" "" { Text "/home/raphacosta/mipssingle/mux32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248297 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.vhd" "" { Text "/home/raphacosta/mipssingle/mux32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848248297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-bancoRegistradoresArch " "Found design unit 1: bancoRegistradores-bancoRegistradoresArch" {  } { { "bancoRegistradores.vhd" "" { Text "/home/raphacosta/mipssingle/bancoRegistradores.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248298 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/raphacosta/mipssingle/bancoRegistradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848248298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulaMipsDlx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulaMipsDlx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulaMipsDlx-ulaMipsDlxArch " "Found design unit 1: ulaMipsDlx-ulaMipsDlxArch" {  } { { "ulaMipsDlx.vhd" "" { Text "/home/raphacosta/mipssingle/ulaMipsDlx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248298 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulaMipsDlx " "Found entity 1: ulaMipsDlx" {  } { { "ulaMipsDlx.vhd" "" { Text "/home/raphacosta/mipssingle/ulaMipsDlx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848248298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-mux4Arch " "Found design unit 1: mux4-mux4Arch" {  } { { "mux4.vhd" "" { Text "/home/raphacosta/mipssingle/mux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248299 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.vhd" "" { Text "/home/raphacosta/mipssingle/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848248299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-registradorGenericoArch " "Found design unit 1: registradorGenerico-registradorGenericoArch" {  } { { "registradorGenerico.vhd" "" { Text "/home/raphacosta/mipssingle/registradorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248299 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/raphacosta/mipssingle/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848248299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-mux2Arch " "Found design unit 1: mux2-mux2Arch" {  } { { "mux2.vhd" "" { Text "/home/raphacosta/mipssingle/mux2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248300 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/raphacosta/mipssingle/mux2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848248300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulinha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulinha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulinha-ulinhaArch " "Found design unit 1: ulinha-ulinhaArch" {  } { { "ulinha.vhd" "" { Text "/home/raphacosta/mipssingle/ulinha.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248300 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulinha " "Found entity 1: ulinha" {  } { { "ulinha.vhd" "" { Text "/home/raphacosta/mipssingle/ulinha.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848248300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/raphacosta/mipssingle/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248301 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/raphacosta/mipssingle/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848248301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848248301 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoriaAll " "Elaborating entity \"memoriaAll\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540848248361 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HM memoriaAll.vhd(18) " "Verilog HDL or VHDL warning at memoriaAll.vhd(18): object \"HM\" assigned a value but never read" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540848248363 "|memoriaAll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder\"" {  } { { "memoriaAll.vhd" "decoder" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540848248375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDeDados memoriaDeDados:memoria64k " "Elaborating entity \"memoriaDeDados\" for hierarchy \"memoriaDeDados:memoria64k\"" {  } { { "memoriaAll.vhd" "memoria64k" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540848248376 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "memoriaDeDados:memoria64k\|content_rtl_0 " "Inferred dual-clock RAM node \"memoriaDeDados:memoria64k\|content_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1540848248916 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoriaDeDados:memoria64k\|content_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoriaDeDados:memoria64k\|content_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540848248924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540848248924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540848248924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540848248924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540848248924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540848248924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540848248924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540848248924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540848248924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540848248924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540848248924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540848248924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540848248924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540848248924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE initDATAMEM.mif " "Parameter INIT_FILE set to initDATAMEM.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1540848248924 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1540848248924 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1540848248924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoriaDeDados:memoria64k\|altsyncram:content_rtl_0 " "Elaborated megafunction instantiation \"memoriaDeDados:memoria64k\|altsyncram:content_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540848249038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoriaDeDados:memoria64k\|altsyncram:content_rtl_0 " "Instantiated megafunction \"memoriaDeDados:memoria64k\|altsyncram:content_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540848249039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540848249039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540848249039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540848249039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540848249039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540848249039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540848249039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540848249039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540848249039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540848249039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540848249039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540848249039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540848249039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540848249039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE initDATAMEM.mif " "Parameter \"INIT_FILE\" = \"initDATAMEM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1540848249039 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1540848249039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rog1 " "Found entity 1: altsyncram_rog1" {  } { { "db/altsyncram_rog1.tdf" "" { Text "/home/raphacosta/mipssingle/db/altsyncram_rog1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848249128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848249128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/raphacosta/mipssingle/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848249164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848249164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "/home/raphacosta/mipssingle/db/mux_oob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540848249206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848249206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540848249833 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540848251656 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540848251656 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[16\] " "No output dependent on input pin \"END_MEM\[16\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[17\] " "No output dependent on input pin \"END_MEM\[17\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[18\] " "No output dependent on input pin \"END_MEM\[18\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[19\] " "No output dependent on input pin \"END_MEM\[19\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[20\] " "No output dependent on input pin \"END_MEM\[20\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[21\] " "No output dependent on input pin \"END_MEM\[21\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[22\] " "No output dependent on input pin \"END_MEM\[22\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[23\] " "No output dependent on input pin \"END_MEM\[23\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[24\] " "No output dependent on input pin \"END_MEM\[24\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[25\] " "No output dependent on input pin \"END_MEM\[25\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[26\] " "No output dependent on input pin \"END_MEM\[26\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[27\] " "No output dependent on input pin \"END_MEM\[27\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[28\] " "No output dependent on input pin \"END_MEM\[28\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[29\] " "No output dependent on input pin \"END_MEM\[29\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[30\] " "No output dependent on input pin \"END_MEM\[30\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "END_MEM\[31\] " "No output dependent on input pin \"END_MEM\[31\]\"" {  } { { "memoriaAll.vhd" "" { Text "/home/raphacosta/mipssingle/memoriaAll.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540848251783 "|memoriaAll|END_MEM[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540848251783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "562 " "Implemented 562 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540848251784 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540848251784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Implemented 207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540848251784 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1540848251784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540848251784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1331 " "Peak virtual memory: 1331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540848251820 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 29 18:24:11 2018 " "Processing ended: Mon Oct 29 18:24:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540848251820 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540848251820 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540848251820 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540848251820 ""}
