
*** Running vivado
    with args -log Multicycle_MIPS.vds -m64 -mode batch -messageDb vivado.pb -source Multicycle_MIPS.tcl


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source Multicycle_MIPS.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_vhdl -library xil_defaultlib {
#   {D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/Registers.vhd}
#   {D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/ALU.vhd}
#   {D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/ControlUnit.vhd}
#   {D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/Multicycle_MIPS.vhd}
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir {D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.cache/wt} [current_project]
# set_property parent.project_dir {D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega} [current_project]
# synth_design -top Multicycle_MIPS -part xc7z020clg484-1
Command: synth_design -top Multicycle_MIPS -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 228.379 ; gain = 97.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Multicycle_MIPS' [D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/Multicycle_MIPS.vhd:16]
INFO: [Synth 8-3491] module 'ALU' declared at 'D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/ALU.vhd:27' bound to instance 'PortAlu' of component 'ALU' [D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/Multicycle_MIPS.vhd:111]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/ALU.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'ALU' (1#1) [D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/ALU.vhd:35]
INFO: [Synth 8-3491] module 'Registers' declared at 'D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/Registers.vhd:36' bound to instance 'PortReg' of component 'Registers' [D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/Multicycle_MIPS.vhd:118]
INFO: [Synth 8-638] synthesizing module 'Registers' [D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/Registers.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Registers' (2#1) [D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/Registers.vhd:48]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/ControlUnit.vhd:5' bound to instance 'PortCU' of component 'ControlUnit' [D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/Multicycle_MIPS.vhd:129]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/ControlUnit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (3#1) [D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/ControlUnit.vhd:25]
INFO: [Synth 8-226] default block is never used [D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/Multicycle_MIPS.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'Multicycle_MIPS' (4#1) [D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/Multicycle_MIPS.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 262.277 ; gain = 131.637
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 262.277 ; gain = 131.637
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 262.277 ; gain = 131.637
---------------------------------------------------------------------------------

INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/new/ALU.vhd:41]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ControlUnit'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ControlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/ControlUnit.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'MemToReg_reg' [D:/Facultad/Arqui 1/Arqui Entrega Lab/Arqui1Entrega/Arqui1Entrega/Arqui1Entrega.srcs/sources_1/imports/sources_1/imports/MaterialLab2/ControlUnit.vhd:86]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
	  10 Input      1 Bit        Muxes := 11    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Multicycle_MIPS 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
Module Registers 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module ControlUnit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 11    

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from D:/Vivado/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from D:/Vivado/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from D:/Vivado/Vivado/2014.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/Vivado/Vivado/2014.1/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/Vivado/Vivado/2014.1/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from D:/Vivado/Vivado/2014.1/data\./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 573.043 ; gain = 442.402
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\PortCU/MemToReg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (PortCUi_0/\PortCU/FSM_onehot_next_state_reg[8] )
WARNING: [Synth 8-3332] Sequential element (\PortCU/FSM_onehot_state_reg[8] ) is unused and will be removed from module Multicycle_MIPS.
WARNING: [Synth 8-3332] Sequential element (\PortCU/FSM_onehot_state_reg[0] ) is unused and will be removed from module Multicycle_MIPS.
WARNING: [Synth 8-3332] Sequential element (\PortCU/FSM_onehot_next_state_reg[8] ) is unused and will be removed from module Multicycle_MIPS.
WARNING: [Synth 8-3332] Sequential element (\PortCU/FSM_onehot_next_state_reg[0] ) is unused and will be removed from module Multicycle_MIPS.
WARNING: [Synth 8-3332] Sequential element (\PortCU/MemToReg_reg ) is unused and will be removed from module Multicycle_MIPS.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 635.758 ; gain = 505.117
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 635.758 ; gain = 505.117
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 635.758 ; gain = 505.117
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 635.758 ; gain = 505.117
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 635.758 ; gain = 505.117
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 635.758 ; gain = 505.117
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |INV    |     1|
|4     |LUT1   |    24|
|5     |LUT2   |    37|
|6     |LUT3   |   110|
|7     |LUT4   |    64|
|8     |LUT5   |    73|
|9     |LUT6   |   658|
|10    |MUXF7  |   232|
|11    |MUXF8  |   105|
|12    |FDCE   |  1131|
|13    |FDPE   |     1|
|14    |LD     |     8|
|15    |IBUF   |    34|
|16    |OBUF   |    66|
+------+-------+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            |  2557|
|2     |  PortAlu |ALU         |    12|
|3     |  PortCU  |ControlUnit |   320|
|4     |  PortReg |Registers   |  2021|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 635.758 ; gain = 505.117
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 635.758 ; gain = 505.117
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 1024 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 635.758 ; gain = 460.621
# write_checkpoint Multicycle_MIPS.dcp
# report_utilization -file Multicycle_MIPS_utilization_synth.rpt -pb Multicycle_MIPS_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 635.758 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 09 17:35:18 2019...
