Analysis & Synthesis report for FFT_demo
Tue Jan 21 20:55:15 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur
 12. State Machine - |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur
 13. State Machine - |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet
 14. State Machine - |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k_state
 15. State Machine - |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state
 16. State Machine - |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state
 17. State Machine - |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state
 18. Registers Protected by Synthesis
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated
 25. Parameter Settings for User Entity Instance: PLL_200M:PLL_200M_inst|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: SINROM:SINROM_inst|altsyncram:altsyncram_component
 27. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 28. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 29. Parameter Settings for Inferred Entity Instance: get_phase:get_phase_inst|lpm_mult:Mult0
 30. altpll Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. lpm_mult Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "get_phase:get_phase_inst"
 34. Port Connectivity Checks: "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst"
 35. Port Connectivity Checks: "fft:u0"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 21 20:55:15 2025           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; FFT_demo                                        ;
; Top-level Entity Name              ; FFT_demo                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,712                                           ;
;     Total combinational functions  ; 1,348                                           ;
;     Dedicated logic registers      ; 1,250                                           ;
; Total registers                    ; 1250                                            ;
; Total pins                         ; 71                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 76,992                                          ;
; Embedded Multiplier 9-bit elements ; 20                                              ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; FFT_demo           ; FFT_demo           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                              ; Library ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; fft/synthesis/fft.v                                                ; yes             ; User Verilog HDL File                  ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/fft.v                                                ; fft     ;
; fft/synthesis/submodules/auk_dspip_math_pkg.vhd                    ; yes             ; User VHDL File                         ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_math_pkg.vhd                    ; fft     ;
; fft/synthesis/submodules/auk_dspip_lib_pkg.vhd                     ; yes             ; User VHDL File                         ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_lib_pkg.vhd                     ; fft     ;
; fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd       ; yes             ; User VHDL File                         ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd       ; fft     ;
; fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd     ; yes             ; User VHDL File                         ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd     ; fft     ;
; fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd ; yes             ; User VHDL File                         ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd ; fft     ;
; fft/synthesis/submodules/altera_fft_dual_port_ram.vhd              ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd              ; fft     ;
; fft/synthesis/submodules/altera_fft_dual_port_rom.vhd              ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd              ; fft     ;
; fft/synthesis/submodules/altera_fft_mult_add.vhd                   ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd                   ; fft     ;
; fft/synthesis/submodules/fft_pack.vhd                              ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/fft_pack.vhd                              ; fft     ;
; fft/synthesis/submodules/asj_fft_1dp_ram.vhd                       ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_1dp_ram.vhd                       ; fft     ;
; fft/synthesis/submodules/asj_fft_1tdp_rom.vhd                      ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_1tdp_rom.vhd                      ; fft     ;
; fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd                      ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd                      ; fft     ;
; fft/synthesis/submodules/asj_fft_bfp_i.vhd                         ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_i.vhd                         ; fft     ;
; fft/synthesis/submodules/asj_fft_bfp_o.vhd                         ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_o.vhd                         ; fft     ;
; fft/synthesis/submodules/asj_fft_cmult_std.vhd                     ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_std.vhd                     ; fft     ;
; fft/synthesis/submodules/asj_fft_dataadgen.vhd                     ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dataadgen.vhd                     ; fft     ;
; fft/synthesis/submodules/asj_fft_data_ram.vhd                      ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_data_ram.vhd                      ; fft     ;
; fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd                   ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd                   ; fft     ;
; fft/synthesis/submodules/asj_fft_in_write_sgl.vhd                  ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd                  ; fft     ;
; fft/synthesis/submodules/asj_fft_mult_add.vhd                      ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_mult_add.vhd                      ; fft     ;
; fft/synthesis/submodules/asj_fft_m_k_counter.vhd                   ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_m_k_counter.vhd                   ; fft     ;
; fft/synthesis/submodules/asj_fft_pround.vhd                        ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd                        ; fft     ;
; fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd                  ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd                  ; fft     ;
; fft/synthesis/submodules/asj_fft_tdl.vhd                           ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl.vhd                           ; fft     ;
; fft/synthesis/submodules/asj_fft_tdl_bit.vhd                       ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl_bit.vhd                       ; fft     ;
; fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd                   ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd                   ; fft     ;
; fft/synthesis/submodules/asj_fft_twadsogen_q.vhd                   ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadsogen_q.vhd                   ; fft     ;
; fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd                  ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd                  ; fft     ;
; fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd            ; yes             ; Encrypted User VHDL File               ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd            ; fft     ;
; fft/synthesis/submodules/fft_fft_ii_0.sv                           ; yes             ; User SystemVerilog HDL File            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/fft_fft_ii_0.sv                           ; fft     ;
; FFT_demo.v                                                         ; yes             ; User Verilog HDL File                  ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v                                                         ;         ;
; get_phase.v                                                        ; yes             ; User Verilog HDL File                  ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/get_phase.v                                                        ;         ;
; SINROM.v                                                           ; yes             ; User Wizard-Generated File             ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/SINROM.v                                                           ;         ;
; PLL_200M.v                                                         ; yes             ; User Wizard-Generated File             ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/PLL_200M.v                                                         ;         ;
; scfifo.tdf                                                         ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/scfifo.tdf                                                                   ;         ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/a_regfifo.inc                                                                ;         ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/a_dpfifo.inc                                                                 ;         ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/a_i2fifo.inc                                                                 ;         ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/a_fffifo.inc                                                                 ;         ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/a_f2fifo.inc                                                                 ;         ;
; aglobal181.inc                                                     ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/aglobal181.inc                                                               ;         ;
; db/scfifo_s2j1.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/scfifo_s2j1.tdf                                                 ;         ;
; db/a_dpfifo_gc81.tdf                                               ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf                                               ;         ;
; db/altsyncram_o8j1.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_o8j1.tdf                                             ;         ;
; db/cmpr_gs8.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/cmpr_gs8.tdf                                                    ;         ;
; db/cntr_tnb.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/cntr_tnb.tdf                                                    ;         ;
; db/cntr_ao7.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/cntr_ao7.tdf                                                    ;         ;
; db/cntr_unb.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/cntr_unb.tdf                                                    ;         ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf                                                               ;         ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/stratix_ram_block.inc                                                        ;         ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/lpm_mux.inc                                                                  ;         ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/lpm_decode.inc                                                               ;         ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/a_rdenreg.inc                                                                ;         ;
; altrom.inc                                                         ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/altrom.inc                                                                   ;         ;
; altram.inc                                                         ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/altram.inc                                                                   ;         ;
; altdpram.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/altdpram.inc                                                                 ;         ;
; db/altsyncram_r5q3.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_r5q3.tdf                                             ;         ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                              ;         ;
; addcore.inc                                                        ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/addcore.inc                                                                  ;         ;
; look_add.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/look_add.inc                                                                 ;         ;
; bypassff.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/bypassff.inc                                                                 ;         ;
; altshift.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/altshift.inc                                                                 ;         ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                      ;         ;
; db/add_sub_knj.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/add_sub_knj.tdf                                                 ;         ;
; altmult_add.tdf                                                    ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/altmult_add.tdf                                                              ;         ;
; stratix_mac_mult.inc                                               ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/stratix_mac_mult.inc                                                         ;         ;
; stratix_mac_out.inc                                                ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/stratix_mac_out.inc                                                          ;         ;
; db/mult_add_tl6g.tdf                                               ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/mult_add_tl6g.tdf                                               ;         ;
; db/ded_mult_da91.tdf                                               ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/ded_mult_da91.tdf                                               ;         ;
; db/dffpipe_a3c.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/dffpipe_a3c.tdf                                                 ;         ;
; db/mult_add_sk6g.tdf                                               ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/mult_add_sk6g.tdf                                               ;         ;
; db/add_sub_lnj.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/add_sub_lnj.tdf                                                 ;         ;
; db/altsyncram_k1t3.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_k1t3.tdf                                             ;         ;
; altpll.tdf                                                         ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/altpll.tdf                                                                   ;         ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/stratix_pll.inc                                                              ;         ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/stratixii_pll.inc                                                            ;         ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/cycloneii_pll.inc                                                            ;         ;
; db/pll_200m_altpll.v                                               ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/pll_200m_altpll.v                                               ;         ;
; db/altsyncram_2p91.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_2p91.tdf                                             ;         ;
; sine_table.mif                                                     ; yes             ; Auto-Found Memory Initialization File  ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/sine_table.mif                                                     ;         ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf                                                                 ;         ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.inc                                                              ;         ;
; multcore.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/quartus/libraries/megafunctions/multcore.inc                                                                 ;         ;
; db/mult_t5t.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/mult_t5t.tdf                                                    ;         ;
; db/mult_rgt.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/mult_rgt.tdf                                                    ;         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,712     ;
;                                             ;           ;
; Total combinational functions               ; 1348      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 280       ;
;     -- 3 input functions                    ; 428       ;
;     -- <=2 input functions                  ; 640       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 880       ;
;     -- arithmetic mode                      ; 468       ;
;                                             ;           ;
; Total registers                             ; 1250      ;
;     -- Dedicated logic registers            ; 1250      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 71        ;
; Total memory bits                           ; 76992     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 20        ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1287      ;
; Total fan-out                               ; 9282      ;
; Average fan-out                             ; 3.28      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                       ; Entity Name                           ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |FFT_demo                                                                                     ; 1348 (45)           ; 1250 (15)                 ; 76992       ; 20           ; 0       ; 10        ; 71   ; 0            ; |FFT_demo                                                                                                                                                                                                                                                                                                                                                                                                 ; FFT_demo                              ; work         ;
;    |PLL_200M:PLL_200M_inst|                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|PLL_200M:PLL_200M_inst                                                                                                                                                                                                                                                                                                                                                                          ; PLL_200M                              ; work         ;
;       |altpll:altpll_component|                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|PLL_200M:PLL_200M_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                  ; altpll                                ; work         ;
;          |PLL_200M_altpll:auto_generated|                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|PLL_200M:PLL_200M_inst|altpll:altpll_component|PLL_200M_altpll:auto_generated                                                                                                                                                                                                                                                                                                                   ; PLL_200M_altpll                       ; work         ;
;    |SINROM:SINROM_inst|                                                                       ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|SINROM:SINROM_inst                                                                                                                                                                                                                                                                                                                                                                              ; SINROM                                ; work         ;
;       |altsyncram:altsyncram_component|                                                       ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|SINROM:SINROM_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                              ; altsyncram                            ; work         ;
;          |altsyncram_2p91:auto_generated|                                                     ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated                                                                                                                                                                                                                                                                                                               ; altsyncram_2p91                       ; work         ;
;    |fft:u0|                                                                                   ; 1209 (0)            ; 1203 (0)                  ; 27840       ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_demo|fft:u0                                                                                                                                                                                                                                                                                                                                                                                          ; fft                                   ; fft          ;
;       |fft_fft_ii_0:fft_ii_0|                                                                 ; 1209 (0)            ; 1203 (0)                  ; 27840       ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0                                                                                                                                                                                                                                                                                                                                                                    ; fft_fft_ii_0                          ; fft          ;
;          |asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|                                     ; 1209 (325)          ; 1203 (270)                ; 27840       ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst                                                                                                                                                                                                                                                                                                                     ; asj_fft_si_sose_so_b                  ; fft          ;
;             |asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|                                        ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A                                                                                                                                                                                                                                                                            ; asj_fft_1dp_ram                       ; fft          ;
;                |asj_fft_data_ram:dat_A|                                                       ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A                                                                                                                                                                                                                                                     ; asj_fft_data_ram                      ; fft          ;
;                   |altera_fft_dual_port_ram:\gen_M4K:ram_component|                           ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                                                                                                                     ; altera_fft_dual_port_ram              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                              ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                           ; altsyncram                            ; work         ;
;                         |altsyncram_r5q3:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated                                                                                                                            ; altsyncram_r5q3                       ; work         ;
;             |asj_fft_1tdp_rom:\gen_se:gen_new:twrom|                                          ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom                                                                                                                                                                                                                                                                              ; asj_fft_1tdp_rom                      ; fft          ;
;                |asj_fft_twid_rom_tdp:\gen_auto:sin_1n|                                        ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n                                                                                                                                                                                                                                        ; asj_fft_twid_rom_tdp                  ; fft          ;
;                   |altera_fft_dual_port_rom:rom_component|                                    ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component                                                                                                                                                                                                 ; altera_fft_dual_port_rom              ; fft          ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                              ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                       ; altsyncram                            ; work         ;
;                         |altsyncram_k1t3:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated                                                                                                                        ; altsyncram_k1t3                       ; work         ;
;             |asj_fft_bfp_ctrl:\gen_se:bfpc|                                                   ; 19 (6)              ; 17 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc                                                                                                                                                                                                                                                                                       ; asj_fft_bfp_ctrl                      ; fft          ;
;                |asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2                                                                                                                                                                                                                              ; asj_fft_tdl_bit                       ; fft          ;
;                |asj_fft_tdl_bit_rst:\gen_so_crtl:gen_se_so:delay_next_pass|                   ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit_rst:\gen_so_crtl:gen_se_so:delay_next_pass                                                                                                                                                                                                                            ; asj_fft_tdl_bit_rst                   ; fft          ;
;             |asj_fft_dataadgen:\gen_wraddr_se:wr_adgen|                                       ; 24 (24)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen                                                                                                                                                                                                                                                                           ; asj_fft_dataadgen                     ; fft          ;
;             |asj_fft_dataadgen:rd_adgen|                                                      ; 27 (27)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen                                                                                                                                                                                                                                                                                          ; asj_fft_dataadgen                     ; fft          ;
;             |asj_fft_dft_bfp_sgl:\gen_se:bfpdft|                                              ; 473 (260)           ; 544 (295)                 ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft                                                                                                                                                                                                                                                                                  ; asj_fft_dft_bfp_sgl                   ; fft          ;
;                |asj_fft_bfp_i:bfp_scale|                                                      ; 50 (50)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale                                                                                                                                                                                                                                                          ; asj_fft_bfp_i                         ; fft          ;
;                |asj_fft_bfp_o:bfp_detect|                                                     ; 35 (35)             ; 33 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect                                                                                                                                                                                                                                                         ; asj_fft_bfp_o                         ; fft          ;
;                   |asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3|         ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3                                                                                                                                                                                       ; asj_fft_tdl_bit                       ; fft          ;
;                   |asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass                                                                                                                                                                                        ; asj_fft_tdl_bit                       ; fft          ;
;                |asj_fft_cmult_std:\gen_da0:gen_std:cm1|                                       ; 98 (0)              ; 168 (48)                  ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1                                                                                                                                                                                                                                           ; asj_fft_cmult_std                     ; fft          ;
;                   |asj_fft_mult_add:\gen_ma:gen_ma_full:ma|                                   ; 24 (0)              ; 24 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma                                                                                                                                                                                                   ; asj_fft_mult_add                      ; fft          ;
;                      |altera_fft_mult_add:MULT_ADD_component|                                 ; 24 (0)              ; 24 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component                                                                                                                                                            ; altera_fft_mult_add                   ; fft          ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component| ; 24 (0)              ; 24 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; altera_fft_mult_add_old               ; fft          ;
;                            |altmult_add:ALTMULT_ADD_component|                                ; 24 (0)              ; 24 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; altmult_add                           ; work         ;
;                               |mult_add_sk6g:auto_generated|                                  ; 24 (24)             ; 24 (24)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_sk6g:auto_generated                         ; mult_add_sk6g                         ; work         ;
;                                  |ded_mult_da91:ded_mult1|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_sk6g:auto_generated|ded_mult_da91:ded_mult1 ; ded_mult_da91                         ; work         ;
;                                  |ded_mult_da91:ded_mult2|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_sk6g:auto_generated|ded_mult_da91:ded_mult2 ; ded_mult_da91                         ; work         ;
;                   |asj_fft_mult_add:\gen_ma:gen_ma_full:ms|                                   ; 24 (0)              ; 24 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms                                                                                                                                                                                                   ; asj_fft_mult_add                      ; fft          ;
;                      |altera_fft_mult_add:MULT_ADD_component|                                 ; 24 (0)              ; 24 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component                                                                                                                                                            ; altera_fft_mult_add                   ; fft          ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component| ; 24 (0)              ; 24 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; altera_fft_mult_add_old               ; fft          ;
;                            |altmult_add:ALTMULT_ADD_component|                                ; 24 (0)              ; 24 (0)                    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; altmult_add                           ; work         ;
;                               |mult_add_tl6g:auto_generated|                                  ; 24 (24)             ; 24 (24)                   ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_tl6g:auto_generated                         ; mult_add_tl6g                         ; work         ;
;                                  |ded_mult_da91:ded_mult1|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_tl6g:auto_generated|ded_mult_da91:ded_mult1 ; ded_mult_da91                         ; work         ;
;                                  |ded_mult_da91:ded_mult2|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_tl6g:auto_generated|ded_mult_da91:ded_mult2 ; ded_mult_da91                         ; work         ;
;                   |asj_fft_pround:\gen_ma:gen_ma_full:u0|                                     ; 25 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0                                                                                                                                                                                                     ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                        ; 25 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                     ; lpm_add_sub                           ; work         ;
;                         |add_sub_lnj:auto_generated|                                          ; 25 (25)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated                                                                                                                          ; add_sub_lnj                           ; work         ;
;                   |asj_fft_pround:\gen_ma:gen_ma_full:u1|                                     ; 25 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u1                                                                                                                                                                                                     ; asj_fft_pround                        ; fft          ;
;                      |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                        ; 25 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                     ; lpm_add_sub                           ; work         ;
;                         |add_sub_lnj:auto_generated|                                          ; 25 (25)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated                                                                                                                          ; add_sub_lnj                           ; work         ;
;                   |asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|                                ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay                                                                                                                                                                                                ; asj_fft_tdl                           ; fft          ;
;                   |asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|                                ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay                                                                                                                                                                                                ; asj_fft_tdl                           ; fft          ;
;                |asj_fft_pround:\gen_full_rnd:u0|                                              ; 15 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0                                                                                                                                                                                                                                                  ; asj_fft_pround                        ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                           ; 15 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                                                  ; lpm_add_sub                           ; work         ;
;                      |add_sub_knj:auto_generated|                                             ; 15 (15)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                                                                                                                                       ; add_sub_knj                           ; work         ;
;                |asj_fft_pround:\gen_full_rnd:u1|                                              ; 15 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1                                                                                                                                                                                                                                                  ; asj_fft_pround                        ; fft          ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                           ; 15 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                                                                                                                                                  ; lpm_add_sub                           ; work         ;
;                      |add_sub_knj:auto_generated|                                             ; 15 (15)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                                                                                                                                       ; add_sub_knj                           ; work         ;
;             |asj_fft_in_write_sgl:writer|                                                     ; 62 (62)             ; 59 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer                                                                                                                                                                                                                                                                                         ; asj_fft_in_write_sgl                  ; fft          ;
;                |asj_fft_tdl_bit_rst:\gen_soe:delay_swd|                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_soe:delay_swd                                                                                                                                                                                                                                                  ; asj_fft_tdl_bit_rst                   ; fft          ;
;             |asj_fft_m_k_counter:ctrl|                                                        ; 37 (37)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl                                                                                                                                                                                                                                                                                            ; asj_fft_m_k_counter                   ; fft          ;
;             |asj_fft_tdl_bit:\no_del_input_blk:delay_next_block|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit:\no_del_input_blk:delay_next_block                                                                                                                                                                                                                                                                  ; asj_fft_tdl_bit                       ; fft          ;
;             |asj_fft_tdl_bit_rst:delay_swd|                                                   ; 9 (9)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit_rst:delay_swd                                                                                                                                                                                                                                                                                       ; asj_fft_tdl_bit_rst                   ; fft          ;
;             |asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|                                ; 84 (84)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors                                                                                                                                                                                                                                                                    ; asj_fft_twadsogen_q                   ; fft          ;
;             |asj_fft_unbburst_sose_ctrl:ccc|                                                  ; 34 (34)             ; 68 (68)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc                                                                                                                                                                                                                                                                                      ; asj_fft_unbburst_sose_ctrl            ; fft          ;
;             |auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|            ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1                                                                                                                                                                                                                                                ; auk_dspip_avalon_streaming_controller ; fft          ;
;             |auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|                         ; 86 (65)             ; 63 (47)                   ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1                                                                                                                                                                                                                                                             ; auk_dspip_avalon_streaming_sink       ; fft          ;
;                |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                      ; 21 (0)              ; 16 (0)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                                                                                                                                     ; scfifo                                ; work         ;
;                   |scfifo_s2j1:auto_generated|                                                ; 21 (2)              ; 16 (1)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated                                                                                                                                                                                          ; scfifo_s2j1                           ; work         ;
;                      |a_dpfifo_gc81:dpfifo|                                                   ; 19 (11)             ; 15 (7)                    ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo                                                                                                                                                                     ; a_dpfifo_gc81                         ; work         ;
;                         |altsyncram_o8j1:FIFOram|                                             ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|altsyncram_o8j1:FIFOram                                                                                                                                             ; altsyncram_o8j1                       ; work         ;
;                         |cntr_ao7:usedw_counter|                                              ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cntr_ao7:usedw_counter                                                                                                                                              ; cntr_ao7                              ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                                                 ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                                                                 ; cntr_tnb                              ; work         ;
;                         |cntr_unb:wr_ptr|                                                     ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cntr_unb:wr_ptr                                                                                                                                                     ; cntr_unb                              ; work         ;
;             |auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|                     ; 25 (25)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1                                                                                                                                                                                                                                                         ; auk_dspip_avalon_streaming_source     ; fft          ;
;    |get_phase:get_phase_inst|                                                                 ; 94 (32)             ; 32 (32)                   ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_demo|get_phase:get_phase_inst                                                                                                                                                                                                                                                                                                                                                                        ; get_phase                             ; work         ;
;       |lpm_mult:Mult0|                                                                        ; 62 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_demo|get_phase:get_phase_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                         ; lpm_mult                              ; work         ;
;          |mult_rgt:auto_generated|                                                            ; 62 (62)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |FFT_demo|get_phase:get_phase_inst|lpm_mult:Mult0|mult_rgt:auto_generated                                                                                                                                                                                                                                                                                                                                 ; mult_rgt                              ; work         ;
;    |lpm_mult:Mult0|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_demo|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                  ; lpm_mult                              ; work         ;
;       |mult_t5t:auto_generated|                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_demo|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                                                                                                                                                                                                                                                                                          ; mult_t5t                              ; work         ;
;    |lpm_mult:Mult1|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_demo|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                                  ; lpm_mult                              ; work         ;
;       |mult_t5t:auto_generated|                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FFT_demo|lpm_mult:Mult1|mult_t5t:auto_generated                                                                                                                                                                                                                                                                                                                                                          ; mult_t5t                              ; work         ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; Name                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+
; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ALTSYNCRAM                                                                                                                                                                                        ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152 ; sine_table.mif             ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 1024         ; 24           ; 1024         ; 24           ; 24576 ; None                       ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 12           ; 256          ; 12           ; 3072  ; fft_fft_ii_0_1n1024sin.hex ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|altsyncram_o8j1:FIFOram|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 8            ; 26           ; 8            ; 26           ; 208   ; None                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 10          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 20          ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL        ; 18.1    ; N/A          ; N/A          ; |FFT_demo|PLL_200M:PLL_200M_inst                                                                                                                                                                                                                                                                                   ; PLL_200M.v      ;
; Altera ; ROM: 1-PORT   ; 18.1    ; N/A          ; N/A          ; |FFT_demo|SINROM:SINROM_inst                                                                                                                                                                                                                                                                                       ; SINROM.v        ;
; N/A    ; altera_fft_ii ; 18.1    ; N/A          ; N/A          ; |FFT_demo|fft:u0                                                                                                                                                                                                                                                                                                   ; fft.qsys        ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst                                                                                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A                                                                                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A                                                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc                                                                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit_rst:\gen_so_crtl:gen_se_so:delay_next_pass                                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft                                                                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma                                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms                                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay                                                                                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u1                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0                                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u1                                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale                                                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors                                                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom                                                                                                                                                                                       ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n                                                                                                                                                 ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component                                                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen                                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit:\no_del_input_blk:delay_next_block                                                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc                                                                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl                                                                                                                                                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit_rst:delay_swd                                                                                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen                                                                                                                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer                                                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; Licensed     ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_soe:delay_swd                                                                                                                                                           ;                 ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur                                                                                    ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+
; Name                      ; fft_s1_cur.FFT_PROCESS_A ; fft_s1_cur.NO_WRITE ; fft_s1_cur.DONE_WRITING ; fft_s1_cur.EARLY_DONE ; fft_s1_cur.WRITE_INPUT ; fft_s1_cur.WAIT_FOR_INPUT ; fft_s1_cur.IDLE ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+
; fft_s1_cur.IDLE           ; 0                        ; 0                   ; 0                       ; 0                     ; 0                      ; 0                         ; 0               ;
; fft_s1_cur.WAIT_FOR_INPUT ; 0                        ; 0                   ; 0                       ; 0                     ; 0                      ; 1                         ; 1               ;
; fft_s1_cur.WRITE_INPUT    ; 0                        ; 0                   ; 0                       ; 0                     ; 1                      ; 0                         ; 1               ;
; fft_s1_cur.EARLY_DONE     ; 0                        ; 0                   ; 0                       ; 1                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.DONE_WRITING   ; 0                        ; 0                   ; 1                       ; 0                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.NO_WRITE       ; 0                        ; 1                   ; 0                       ; 0                     ; 0                      ; 0                         ; 1               ;
; fft_s1_cur.FFT_PROCESS_A  ; 1                        ; 0                   ; 0                       ; 0                     ; 0                      ; 0                         ; 1               ;
+---------------------------+--------------------------+---------------------+-------------------------+-----------------------+------------------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur                                                                ;
+-------------------------------+---------------------+---------------------------+----------------------+----------------------+-------------------------------+-----------------+
; Name                          ; fft_s2_cur.LPP_DONE ; fft_s2_cur.LPP_OUTPUT_RDY ; fft_s2_cur.FIRST_LPP ; fft_s2_cur.START_LPP ; fft_s2_cur.WAIT_FOR_LPP_INPUT ; fft_s2_cur.IDLE ;
+-------------------------------+---------------------+---------------------------+----------------------+----------------------+-------------------------------+-----------------+
; fft_s2_cur.IDLE               ; 0                   ; 0                         ; 0                    ; 0                    ; 0                             ; 0               ;
; fft_s2_cur.WAIT_FOR_LPP_INPUT ; 0                   ; 0                         ; 0                    ; 0                    ; 1                             ; 1               ;
; fft_s2_cur.START_LPP          ; 0                   ; 0                         ; 0                    ; 1                    ; 0                             ; 1               ;
; fft_s2_cur.FIRST_LPP          ; 0                   ; 0                         ; 1                    ; 0                    ; 0                             ; 1               ;
; fft_s2_cur.LPP_OUTPUT_RDY     ; 0                   ; 1                         ; 0                    ; 0                    ; 0                             ; 1               ;
; fft_s2_cur.LPP_DONE           ; 1                   ; 0                         ; 0                    ; 0                    ; 0                             ; 1               ;
+-------------------------------+---------------------+---------------------------+----------------------+----------------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet ;
+------------------+----------------+--------------+-------------+------------------+------------------------------------------------------------------------------------+
; Name             ; sdet.BLOCK_GAP ; sdet.DISABLE ; sdet.ENABLE ; sdet.BLOCK_READY ; sdet.IDLE                                                                          ;
+------------------+----------------+--------------+-------------+------------------+------------------------------------------------------------------------------------+
; sdet.IDLE        ; 0              ; 0            ; 0           ; 0                ; 0                                                                                  ;
; sdet.BLOCK_READY ; 0              ; 0            ; 0           ; 1                ; 1                                                                                  ;
; sdet.ENABLE      ; 0              ; 0            ; 1           ; 0                ; 1                                                                                  ;
; sdet.DISABLE     ; 0              ; 1            ; 0           ; 0                ; 1                                                                                  ;
; sdet.BLOCK_GAP   ; 1              ; 0            ; 0           ; 0                ; 1                                                                                  ;
+------------------+----------------+--------------+-------------+------------------+------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k_state ;
+-----------------------+--------------+-----------------------+-----------------+-------------------------------------------------------+
; Name                  ; k_state.HOLD ; k_state.NEXT_PASS_UPD ; k_state.RUN_CNT ; k_state.IDLE                                          ;
+-----------------------+--------------+-----------------------+-----------------+-------------------------------------------------------+
; k_state.IDLE          ; 0            ; 0                     ; 0               ; 0                                                     ;
; k_state.RUN_CNT       ; 0            ; 0                     ; 1               ; 1                                                     ;
; k_state.NEXT_PASS_UPD ; 0            ; 1                     ; 0               ; 1                                                     ;
; k_state.HOLD          ; 1            ; 0                     ; 0               ; 1                                                     ;
+-----------------------+--------------+-----------------------+-----------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state                  ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+----------------------------------+
; Name                              ; \packet_multi:source_state.end1 ; \packet_multi:source_state.st_err ; \packet_multi:source_state.run1 ; \packet_multi:source_state.sop ; \packet_multi:source_state.start ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+----------------------------------+
; \packet_multi:source_state.start  ; 0                               ; 0                                 ; 0                               ; 0                              ; 0                                ;
; \packet_multi:source_state.sop    ; 0                               ; 0                                 ; 0                               ; 1                              ; 1                                ;
; \packet_multi:source_state.run1   ; 0                               ; 0                                 ; 1                               ; 0                              ; 1                                ;
; \packet_multi:source_state.st_err ; 0                               ; 1                                 ; 0                               ; 0                              ; 1                                ;
; \packet_multi:source_state.end1   ; 1                               ; 0                                 ; 0                               ; 0                              ; 1                                ;
+-----------------------------------+---------------------------------+-----------------------------------+---------------------------------+--------------------------------+----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state ;
+------------------------------------+--------------------------------+------------------------------------+-------------------------------------------------------------------+
; Name                               ; sink_out_state.empty_and_ready ; sink_out_state.empty_and_not_ready ; sink_out_state.normal                                             ;
+------------------------------------+--------------------------------+------------------------------------+-------------------------------------------------------------------+
; sink_out_state.normal              ; 0                              ; 0                                  ; 0                                                                 ;
; sink_out_state.empty_and_not_ready ; 0                              ; 1                                  ; 1                                                                 ;
; sink_out_state.empty_and_ready     ; 1                              ; 0                                  ; 1                                                                 ;
+------------------------------------+--------------------------------+------------------------------------+-------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                          ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                         ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                         ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                         ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                         ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                         ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|stall_reg ; yes                                                              ; yes                                        ;
; Total number of protected registers is 1                                                                                                                   ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|inv_i                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[0..11]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_sop_int                                                                 ; Lost fanout                                                                                                                                                                               ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_eop_int                                                                 ; Lost fanout                                                                                                                                                                               ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_dirn                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|source_stall_int_d                                                          ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|source_stall_d                                                                                    ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|exp_en                                                                                                                                  ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sop_d                                                                                             ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|oe                                                                                                                                      ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|val_out                                                                                           ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[0] ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2|tdl_arr[0] ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|wren[0]                                                                                                     ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_soe:delay_swd|tdl_arr[0]                     ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_4_real_held[12]                                                                                    ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_4_real_held[11]                                              ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_4_imag_held[12]                                                                                    ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_4_imag_held[11]                                              ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_real_held[12]                                                                                    ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_real_held[11]                                              ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[12]                                                                                    ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[11]                                              ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_real_held[12]                                                                                    ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_real_held[11]                                              ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[12]                                                                                    ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[11]                                              ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_2_real_held[12]                                                                                    ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_2_real_held[11]                                              ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_2_imag_held[12]                                                                                    ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_2_imag_held[11]                                              ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|si[2]                                                                                                ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|si[1]                                                          ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|sr[1,2]                                                                                              ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|si[1]                                                          ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_count_int1[0..9]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                               ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int1[6..29]                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                               ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|valid_ctrl_int1                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|first_data                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[0]                                                                          ; Merged with fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[0]                                    ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|source_stall_d                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_not_ready                                              ; Lost fanout                                                                                                                                                                               ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet.BLOCK_GAP                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                    ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k[10,11]                                                                                                       ; Lost fanout                                                                                                                                                                               ;
; Total Number of Removed Registers = 74                                                                                                                                                                              ;                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|inv_i                                                                       ; Stuck at GND              ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_dirn       ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                            ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|valid_ctrl_int1 ; Stuck at GND              ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|source_stall_d ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1250  ;
; Number of registers using Synchronous Clear  ; 123   ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 273   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1167  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|sink_stall_reg   ; 2       ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sop                                                                                   ; 3       ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|source_stall_reg ; 3       ;
; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1|stall_reg        ; 1       ;
; Total number of inverted registers = 4                                                                                                                            ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k[5]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[8]                                       ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_imag_out[8]                                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|so_count[7]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen|rd_addr_a[8]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|slb_i[0]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[0]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_8pts[3]  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[3][0][8]                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[1][0][3]                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[2][1][9]                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][0][1]                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|data_count_sig[6]                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|perm_addr[8]                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|count[3]              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[1]                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[5]                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[1]                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen|rd_addr_a[5]                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen|rd_addr_a[0]                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen|rd_addr_a[3]                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen|rd_addr_a[7]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale|r_array_out[0][0]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale|i_array_out[0][2]  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale|i_array_out[0][4]  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|slb_last[2]                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|eop_out                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[6]                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[2]                                       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|twiddle_data_real[1]                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale|i_array_out[0][10] ;
; 8:1                ; 11 bits   ; 55 LEs        ; 33 LEs               ; 22 LEs                 ; Yes        ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|twiddle_data_imag[4]                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k_state.HOLD                                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.IDLE                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_next_state       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|packet_error_int      ;
; 15:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |FFT_demo|fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|Selector3             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_200M:PLL_200M_inst|altpll:altpll_component ;
+-------------------------------+----------------------------+--------------------------------+
; Parameter Name                ; Value                      ; Type                           ;
+-------------------------------+----------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                        ;
; PLL_TYPE                      ; AUTO                       ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_200M ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                        ;
; LOCK_HIGH                     ; 1                          ; Untyped                        ;
; LOCK_LOW                      ; 1                          ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                        ;
; SKIP_VCO                      ; OFF                        ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                        ;
; BANDWIDTH                     ; 0                          ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                        ;
; DOWN_SPREAD                   ; 0                          ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                        ;
; CLK0_MULTIPLY_BY              ; 4                          ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                        ;
; CLK0_DIVIDE_BY                ; 1                          ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                        ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                        ;
; DPA_DIVIDER                   ; 0                          ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                        ;
; VCO_MIN                       ; 0                          ; Untyped                        ;
; VCO_MAX                       ; 0                          ; Untyped                        ;
; VCO_CENTER                    ; 0                          ; Untyped                        ;
; PFD_MIN                       ; 0                          ; Untyped                        ;
; PFD_MAX                       ; 0                          ; Untyped                        ;
; M_INITIAL                     ; 0                          ; Untyped                        ;
; M                             ; 0                          ; Untyped                        ;
; N                             ; 1                          ; Untyped                        ;
; M2                            ; 1                          ; Untyped                        ;
; N2                            ; 1                          ; Untyped                        ;
; SS                            ; 1                          ; Untyped                        ;
; C0_HIGH                       ; 0                          ; Untyped                        ;
; C1_HIGH                       ; 0                          ; Untyped                        ;
; C2_HIGH                       ; 0                          ; Untyped                        ;
; C3_HIGH                       ; 0                          ; Untyped                        ;
; C4_HIGH                       ; 0                          ; Untyped                        ;
; C5_HIGH                       ; 0                          ; Untyped                        ;
; C6_HIGH                       ; 0                          ; Untyped                        ;
; C7_HIGH                       ; 0                          ; Untyped                        ;
; C8_HIGH                       ; 0                          ; Untyped                        ;
; C9_HIGH                       ; 0                          ; Untyped                        ;
; C0_LOW                        ; 0                          ; Untyped                        ;
; C1_LOW                        ; 0                          ; Untyped                        ;
; C2_LOW                        ; 0                          ; Untyped                        ;
; C3_LOW                        ; 0                          ; Untyped                        ;
; C4_LOW                        ; 0                          ; Untyped                        ;
; C5_LOW                        ; 0                          ; Untyped                        ;
; C6_LOW                        ; 0                          ; Untyped                        ;
; C7_LOW                        ; 0                          ; Untyped                        ;
; C8_LOW                        ; 0                          ; Untyped                        ;
; C9_LOW                        ; 0                          ; Untyped                        ;
; C0_INITIAL                    ; 0                          ; Untyped                        ;
; C1_INITIAL                    ; 0                          ; Untyped                        ;
; C2_INITIAL                    ; 0                          ; Untyped                        ;
; C3_INITIAL                    ; 0                          ; Untyped                        ;
; C4_INITIAL                    ; 0                          ; Untyped                        ;
; C5_INITIAL                    ; 0                          ; Untyped                        ;
; C6_INITIAL                    ; 0                          ; Untyped                        ;
; C7_INITIAL                    ; 0                          ; Untyped                        ;
; C8_INITIAL                    ; 0                          ; Untyped                        ;
; C9_INITIAL                    ; 0                          ; Untyped                        ;
; C0_MODE                       ; BYPASS                     ; Untyped                        ;
; C1_MODE                       ; BYPASS                     ; Untyped                        ;
; C2_MODE                       ; BYPASS                     ; Untyped                        ;
; C3_MODE                       ; BYPASS                     ; Untyped                        ;
; C4_MODE                       ; BYPASS                     ; Untyped                        ;
; C5_MODE                       ; BYPASS                     ; Untyped                        ;
; C6_MODE                       ; BYPASS                     ; Untyped                        ;
; C7_MODE                       ; BYPASS                     ; Untyped                        ;
; C8_MODE                       ; BYPASS                     ; Untyped                        ;
; C9_MODE                       ; BYPASS                     ; Untyped                        ;
; C0_PH                         ; 0                          ; Untyped                        ;
; C1_PH                         ; 0                          ; Untyped                        ;
; C2_PH                         ; 0                          ; Untyped                        ;
; C3_PH                         ; 0                          ; Untyped                        ;
; C4_PH                         ; 0                          ; Untyped                        ;
; C5_PH                         ; 0                          ; Untyped                        ;
; C6_PH                         ; 0                          ; Untyped                        ;
; C7_PH                         ; 0                          ; Untyped                        ;
; C8_PH                         ; 0                          ; Untyped                        ;
; C9_PH                         ; 0                          ; Untyped                        ;
; L0_HIGH                       ; 1                          ; Untyped                        ;
; L1_HIGH                       ; 1                          ; Untyped                        ;
; G0_HIGH                       ; 1                          ; Untyped                        ;
; G1_HIGH                       ; 1                          ; Untyped                        ;
; G2_HIGH                       ; 1                          ; Untyped                        ;
; G3_HIGH                       ; 1                          ; Untyped                        ;
; E0_HIGH                       ; 1                          ; Untyped                        ;
; E1_HIGH                       ; 1                          ; Untyped                        ;
; E2_HIGH                       ; 1                          ; Untyped                        ;
; E3_HIGH                       ; 1                          ; Untyped                        ;
; L0_LOW                        ; 1                          ; Untyped                        ;
; L1_LOW                        ; 1                          ; Untyped                        ;
; G0_LOW                        ; 1                          ; Untyped                        ;
; G1_LOW                        ; 1                          ; Untyped                        ;
; G2_LOW                        ; 1                          ; Untyped                        ;
; G3_LOW                        ; 1                          ; Untyped                        ;
; E0_LOW                        ; 1                          ; Untyped                        ;
; E1_LOW                        ; 1                          ; Untyped                        ;
; E2_LOW                        ; 1                          ; Untyped                        ;
; E3_LOW                        ; 1                          ; Untyped                        ;
; L0_INITIAL                    ; 1                          ; Untyped                        ;
; L1_INITIAL                    ; 1                          ; Untyped                        ;
; G0_INITIAL                    ; 1                          ; Untyped                        ;
; G1_INITIAL                    ; 1                          ; Untyped                        ;
; G2_INITIAL                    ; 1                          ; Untyped                        ;
; G3_INITIAL                    ; 1                          ; Untyped                        ;
; E0_INITIAL                    ; 1                          ; Untyped                        ;
; E1_INITIAL                    ; 1                          ; Untyped                        ;
; E2_INITIAL                    ; 1                          ; Untyped                        ;
; E3_INITIAL                    ; 1                          ; Untyped                        ;
; L0_MODE                       ; BYPASS                     ; Untyped                        ;
; L1_MODE                       ; BYPASS                     ; Untyped                        ;
; G0_MODE                       ; BYPASS                     ; Untyped                        ;
; G1_MODE                       ; BYPASS                     ; Untyped                        ;
; G2_MODE                       ; BYPASS                     ; Untyped                        ;
; G3_MODE                       ; BYPASS                     ; Untyped                        ;
; E0_MODE                       ; BYPASS                     ; Untyped                        ;
; E1_MODE                       ; BYPASS                     ; Untyped                        ;
; E2_MODE                       ; BYPASS                     ; Untyped                        ;
; E3_MODE                       ; BYPASS                     ; Untyped                        ;
; L0_PH                         ; 0                          ; Untyped                        ;
; L1_PH                         ; 0                          ; Untyped                        ;
; G0_PH                         ; 0                          ; Untyped                        ;
; G1_PH                         ; 0                          ; Untyped                        ;
; G2_PH                         ; 0                          ; Untyped                        ;
; G3_PH                         ; 0                          ; Untyped                        ;
; E0_PH                         ; 0                          ; Untyped                        ;
; E1_PH                         ; 0                          ; Untyped                        ;
; E2_PH                         ; 0                          ; Untyped                        ;
; E3_PH                         ; 0                          ; Untyped                        ;
; M_PH                          ; 0                          ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                        ;
; CLK0_COUNTER                  ; G0                         ; Untyped                        ;
; CLK1_COUNTER                  ; G0                         ; Untyped                        ;
; CLK2_COUNTER                  ; G0                         ; Untyped                        ;
; CLK3_COUNTER                  ; G0                         ; Untyped                        ;
; CLK4_COUNTER                  ; G0                         ; Untyped                        ;
; CLK5_COUNTER                  ; G0                         ; Untyped                        ;
; CLK6_COUNTER                  ; E0                         ; Untyped                        ;
; CLK7_COUNTER                  ; E1                         ; Untyped                        ;
; CLK8_COUNTER                  ; E2                         ; Untyped                        ;
; CLK9_COUNTER                  ; E3                         ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                        ;
; M_TIME_DELAY                  ; 0                          ; Untyped                        ;
; N_TIME_DELAY                  ; 0                          ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                        ;
; VCO_POST_SCALE                ; 0                          ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                        ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                        ;
; CBXI_PARAMETER                ; PLL_200M_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                 ;
+-------------------------------+----------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SINROM:SINROM_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 12                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; sine_table.mif       ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_2p91      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 12           ; Untyped             ;
; LPM_WIDTHP                                     ; 24           ; Untyped             ;
; LPM_WIDTHR                                     ; 24           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_t5t     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: get_phase:get_phase_inst|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------+
; Parameter Name                                 ; Value        ; Type                     ;
+------------------------------------------------+--------------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 32           ; Untyped                  ;
; LPM_WIDTHB                                     ; 23           ; Untyped                  ;
; LPM_WIDTHP                                     ; 55           ; Untyped                  ;
; LPM_WIDTHR                                     ; 55           ; Untyped                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                  ;
; LATENCY                                        ; 0            ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                  ;
; USE_EAB                                        ; OFF          ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                  ;
; CBXI_PARAMETER                                 ; mult_rgt     ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                  ;
+------------------------------------------------+--------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; PLL_200M:PLL_200M_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; SINROM:SINROM_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 12                                                 ;
;     -- NUMWORDS_A                         ; 4096                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+---------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                  ;
+---------------------------------------+-----------------------------------------+
; Name                                  ; Value                                   ;
+---------------------------------------+-----------------------------------------+
; Number of entity instances            ; 3                                       ;
; Entity Instance                       ; lpm_mult:Mult1                          ;
;     -- LPM_WIDTHA                     ; 12                                      ;
;     -- LPM_WIDTHB                     ; 12                                      ;
;     -- LPM_WIDTHP                     ; 24                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                      ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
; Entity Instance                       ; lpm_mult:Mult0                          ;
;     -- LPM_WIDTHA                     ; 12                                      ;
;     -- LPM_WIDTHB                     ; 12                                      ;
;     -- LPM_WIDTHP                     ; 24                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                      ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
; Entity Instance                       ; get_phase:get_phase_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                      ;
;     -- LPM_WIDTHB                     ; 23                                      ;
;     -- LPM_WIDTHP                     ; 55                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                      ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                     ;
;     -- USE_EAB                        ; OFF                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                      ;
+---------------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "get_phase:get_phase_inst"                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; phase[19..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft:u0"                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; sink_ready   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sink_error   ; Input  ; Info     ; Stuck at GND                                                                        ;
; sink_imag    ; Input  ; Info     ; Stuck at GND                                                                        ;
; inverse      ; Input  ; Info     ; Stuck at GND                                                                        ;
; source_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; source_ready ; Input  ; Info     ; Stuck at VCC                                                                        ;
; source_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; source_sop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; source_eop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; source_exp   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 71                          ;
; cycloneiii_ff         ; 1250                        ;
;     CLR               ; 82                          ;
;     ENA               ; 854                         ;
;     ENA CLR           ; 161                         ;
;     ENA CLR SCLR      ; 20                          ;
;     ENA CLR SLD       ; 10                          ;
;     ENA SCLR          ; 92                          ;
;     ENA SCLR SLD      ; 10                          ;
;     ENA SLD           ; 20                          ;
;     SCLR              ; 1                           ;
; cycloneiii_lcell_comb ; 1348                        ;
;     arith             ; 468                         ;
;         2 data inputs ; 215                         ;
;         3 data inputs ; 253                         ;
;     normal            ; 880                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 391                         ;
;         3 data inputs ; 175                         ;
;         4 data inputs ; 280                         ;
; cycloneiii_mac_mult   ; 10                          ;
; cycloneiii_mac_out    ; 10                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 72                          ;
;                       ;                             ;
; Max LUT depth         ; 6.10                        ;
; Average LUT depth     ; 1.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Jan 21 20:54:54 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FFT_demo -c FFT_demo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/fft.v
    Info (12023): Found entity 1: fft File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/fft.v Line: 6
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (fft) File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (fft) File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 1 design units, including 0 entities, in source file fft/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (fft) File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 60
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 105
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd Line: 72
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 58
    Info (12023): Found entity 1: altera_fft_dual_port_ram File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 43
    Info (12023): Found entity 1: altera_fft_dual_port_rom File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 23
Info (12021): Found 6 design units, including 3 entities, in source file fft/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 42
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 159
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 415
    Info (12023): Found entity 1: altera_fft_mult_add File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 23
    Info (12023): Found entity 2: altera_fft_mult_add_new File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 140
    Info (12023): Found entity 3: altera_fft_mult_add_old File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 396
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 40
    Info (12023): Found entity 1: altera_fft_single_port_rom File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_single_port_rom.vhd Line: 23
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (fft) File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_fft_pkg.vhd Line: 18
    Info (12022): Found design unit 2: auk_fft_pkg-body File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_fft_pkg.vhd Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/hyper_pipeline_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/counter_module.sv Line: 17
Info (12021): Found 2 design units, including 0 entities, in source file fft/synthesis/submodules/fft_pack.vhd
    Info (12022): Found design unit 1: fft_pack (fft) File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/fft_pack.vhd Line: 34
    Info (12022): Found design unit 2: fft_pack-body File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/fft_pack.vhd Line: 2136
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx-model File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 58
    Info (12023): Found entity 1: apn_fft_cmult_cpx File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_cmult_cpx.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd
    Info (12022): Found design unit 1: apn_fft_cmult_cpx2-model File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 57
    Info (12023): Found entity 1: apn_fft_cmult_cpx2 File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_cmult_cpx2.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_mult_can.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_can File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_mult_can.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 39
    Info (12023): Found entity 1: apn_fft_mult_cpx File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_mult_cpx.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_1dp_ram-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_1dp_ram File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_1tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_1tdp_rom-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_1tdp_rom File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3dp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3dp_rom-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 73
    Info (12023): Found entity 1: asj_fft_3dp_rom File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_3dp_rom.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3pi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_3pi_mram-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_3pi_mram File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_3pi_mram.vhd Line: 75
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_3tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_3tdp_rom-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 87
    Info (12023): Found entity 1: asj_fft_3tdp_rom File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_3tdp_rom.vhd Line: 55
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_4dp_ram.vhd
    Info (12022): Found design unit 1: asj_fft_4dp_ram-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 68
    Info (12023): Found entity 1: asj_fft_4dp_ram File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_4dp_ram.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_6tdp_rom.vhd
    Info (12022): Found design unit 1: asj_fft_6tdp_rom-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_6tdp_rom File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_6tdp_rom.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_alt_shift_tdl-SYN File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 100
    Info (12023): Found entity 1: asj_fft_alt_shift_tdl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_alt_shift_tdl.vhd Line: 82
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_ctrl-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_bfp_ctrl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i-input_bfp File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_i.vhd Line: 70
    Info (12023): Found entity 1: asj_fft_bfp_i File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_i.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_i_1pt-input_bfp File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 69
    Info (12023): Found entity 1: asj_fft_bfp_i_1pt File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_i_1pt.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o-output_bfp File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_o.vhd Line: 76
    Info (12023): Found entity 1: asj_fft_bfp_o File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_o.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd
    Info (12022): Found design unit 1: asj_fft_bfp_o_1pt-output_bfp File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_bfp_o_1pt File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_o_1pt.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl-burst_sw File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_burst_ctrl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_burst_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_de-cnt_sw File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 101
    Info (12023): Found entity 1: asj_fft_burst_ctrl_de File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_burst_ctrl_de.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_burst_ctrl_qe-cnt_sw File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 126
    Info (12023): Found entity 1: asj_fft_burst_ctrl_qe File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_burst_ctrl_qe.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_can.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_can-model File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_can.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_cmult_can File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_can.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cmult_std.vhd
    Info (12022): Found design unit 1: asj_fft_cmult_std-model File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_std.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_cmult_std File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_std.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl-cnt_sw File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_cnt_ctrl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cnt_ctrl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_cnt_ctrl_de-cnt_sw File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_cnt_ctrl_de File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cnt_ctrl_de.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_addr.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_addr-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_cxb_addr File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_addr.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_data.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_data.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_mram-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_cxb_data_mram File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_data_mram.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_cxb_data_r.vhd
    Info (12022): Found design unit 1: asj_fft_cxb_data_r-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_cxb_data_r File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cxb_data_r.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dataadgen.vhd
    Info (12022): Found design unit 1: asj_fft_dataadgen-gen_all File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dataadgen.vhd Line: 60
    Info (12023): Found entity 1: asj_fft_dataadgen File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dataadgen.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram-SYN File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_data_ram.vhd Line: 61
    Info (12023): Found entity 1: asj_fft_data_ram File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_data_ram.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_data_ram_dp.vhd
    Info (12022): Found design unit 1: asj_fft_data_ram_dp-SYN File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_data_ram_dp File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_data_ram_dp.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp-dft_r4 File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 95
    Info (12023): Found entity 1: asj_fft_dft_bfp File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_dft_bfp_sgl-dft_r4 File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 80
    Info (12023): Found entity 1: asj_fft_dft_bfp_sgl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dpi_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dpi_mram-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 98
    Info (12023): Found entity 1: asj_fft_dpi_mram File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dpi_mram.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dp_mram.vhd
    Info (12022): Found design unit 1: asj_fft_dp_mram-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dp_mram.vhd Line: 92
    Info (12023): Found entity 1: asj_fft_dp_mram File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dp_mram.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_dualstream.vhd
    Info (12022): Found design unit 1: asj_fft_dualstream-transform File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dualstream.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_dualstream File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dualstream.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_in_write_sgl.vhd
    Info (12022): Found design unit 1: asj_fft_in_write_sgl-writer File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 66
    Info (12023): Found entity 1: asj_fft_in_write_sgl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult-mult File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 62
    Info (12023): Found entity 1: asj_fft_lcm_mult File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lcm_mult.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd
    Info (12022): Found design unit 1: asj_fft_lcm_mult_2m-mult File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 64
    Info (12023): Found entity 1: asj_fft_lcm_mult_2m File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lcm_mult_2m.vhd Line: 45
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp.vhd
    Info (12022): Found design unit 1: asj_fft_lpp-dft File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpp.vhd Line: 67
    Info (12023): Found entity 1: asj_fft_lpp File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpp.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadgen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadgen-gen_all File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadgen File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpprdadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd
    Info (12022): Found design unit 1: asj_fft_lpprdadr2gen-gen_all File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpprdadr2gen File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpprdadr2gen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial-lp File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 65
    Info (12023): Found entity 1: asj_fft_lpp_serial File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpp_serial.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd
    Info (12022): Found design unit 1: asj_fft_lpp_serial_r2-lp File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 63
    Info (12023): Found entity 1: asj_fft_lpp_serial_r2 File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_lpp_serial_r2.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_mult_add.vhd
    Info (12022): Found design unit 1: asj_fft_mult_add-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_mult_add.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_mult_add File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_mult_add.vhd Line: 77
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_m_k_counter.vhd
    Info (12022): Found design unit 1: asj_fft_m_k_counter-gen_all File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_m_k_counter File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_m_k_counter.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_pround.vhd
    Info (12022): Found design unit 1: asj_fft_pround-AROUNDPIPE_SYNTH File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_pround File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_sglstream.vhd
    Info (12022): Found design unit 1: asj_fft_sglstream-transform File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_sglstream.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_sglstream File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_sglstream.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_b-transform File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 89
    Info (12023): Found entity 1: asj_fft_si_de_so_b File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_de_so_b.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_de_so_bb-transform File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 90
    Info (12023): Found entity 1: asj_fft_si_de_so_bb File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_de_so_bb.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_b-transform File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 96
    Info (12023): Found entity 1: asj_fft_si_qe_so_b File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_qe_so_b.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_qe_so_bb-transform File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 97
    Info (12023): Found entity 1: asj_fft_si_qe_so_bb File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_qe_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_b-transform File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_se_so_b File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_se_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd
    Info (12022): Found design unit 1: asj_fft_si_se_so_bb-transform File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 88
    Info (12023): Found entity 1: asj_fft_si_se_so_bb File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_se_so_bb.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd
    Info (12022): Found design unit 1: asj_fft_si_sose_so_b-transform File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_si_sose_so_b File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl.vhd
    Info (12022): Found design unit 1: asj_fft_tdl-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_tdl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl_bit.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_bit_rst-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 51
    Info (12023): Found entity 1: asj_fft_tdl_bit_rst File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl_bit_rst.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_tdl_rst.vhd
    Info (12022): Found design unit 1: asj_fft_tdl_rst-syn File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_tdl_rst File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_tdl_rst.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen-gen_all File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadgen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadgen File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadgen_dual.vhd
    Info (12022): Found design unit 1: asj_fft_twadgen_dual-gen_all File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadgen_dual File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadgen_dual.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen-gen_all File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadsogen.vhd Line: 54
    Info (12023): Found entity 1: asj_fft_twadsogen File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadsogen.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twadsogen_q.vhd
    Info (12022): Found design unit 1: asj_fft_twadsogen_q-gen_all File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 55
    Info (12023): Found entity 1: asj_fft_twadsogen_q File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twadsogen_q.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_twiddle_ctrl_qe-cnt_sw File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 86
    Info (12023): Found entity 1: asj_fft_twiddle_ctrl_qe File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twiddle_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd
    Info (12022): Found design unit 1: asj_fft_twid_rom_tdp-SYN File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 59
    Info (12023): Found entity 1: asj_fft_twid_rom_tdp File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl-burst_sw File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 85
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_ctrl.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_de-cnt_sw File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 94
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_de File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_ctrl_de.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_ctrl_qe-cnt_sw File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 119
    Info (12023): Found entity 1: asj_fft_unbburst_ctrl_qe File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_ctrl_qe.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd
    Info (12022): Found design unit 1: asj_fft_unbburst_sose_ctrl-burst_sw File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 72
    Info (12023): Found entity 1: asj_fft_unbburst_sose_ctrl File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_unbburst_sose_ctrl.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrengen.vhd
    Info (12022): Found design unit 1: asj_fft_wrengen-gen_all File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_wrengen.vhd Line: 58
    Info (12023): Found entity 1: asj_fft_wrengen File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_wrengen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/asj_fft_wrswgen.vhd
    Info (12022): Found design unit 1: asj_fft_wrswgen-gen_all File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_wrswgen.vhd Line: 57
    Info (12023): Found entity 1: asj_fft_wrswgen File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_wrswgen.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file fft/synthesis/submodules/twid_rom.vhd
    Info (12022): Found design unit 1: twid_rom-SYN File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/twid_rom.vhd Line: 77
    Info (12023): Found entity 1: twid_rom File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/twid_rom.vhd Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825 File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/apn_fft_mult_cpx_1825.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file fft/synthesis/submodules/fft_fft_ii_0.sv
    Info (12023): Found entity 1: fft_fft_ii_0 File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/fft_fft_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file fft_demo.v
    Info (12023): Found entity 1: FFT_demo File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file get_phase.v
    Info (12023): Found entity 1: get_phase File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/get_phase.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sinrom.v
    Info (12023): Found entity 1: SINROM File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/SINROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll_200m.v
    Info (12023): Found entity 1: PLL_200M File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/PLL_200M.v Line: 39
Info (12127): Elaborating entity "FFT_demo" for the top level hierarchy
Info (12128): Elaborating entity "fft" for hierarchy "fft:u0" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 103
Info (12128): Elaborating entity "fft_fft_ii_0" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/fft.v Line: 46
Info (12128): Elaborating entity "asj_fft_si_sose_so_b" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/fft_fft_ii_0.sv Line: 79
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 555
Info (12128): Elaborating entity "scfifo" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 635
Info (12130): Elaborated megafunction instantiation "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 635
Info (12133): Instantiated megafunction "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo" with the following parameter: File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 635
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "1"
    Info (12134): Parameter "almost_full_value" = "5"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "lpm_numwords" = "7"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "26"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=Auto"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_s2j1.tdf
    Info (12023): Found entity 1: scfifo_s2j1 File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/scfifo_s2j1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_s2j1" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated" File: d:/intelfpga/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_gc81.tdf
    Info (12023): Found entity 1: a_dpfifo_gc81 File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_gc81" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/scfifo_s2j1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o8j1.tdf
    Info (12023): Found entity 1: altsyncram_o8j1 File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_o8j1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_o8j1" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|altsyncram_o8j1:FIFOram" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8 File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/cmpr_gs8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cmpr_gs8:almost_full_comparer" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf Line: 53
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cmpr_gs8:two_comparison" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/cntr_tnb.tdf Line: 25
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cntr_tnb:rd_ptr_msb" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7 File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/cntr_ao7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cntr_ao7:usedw_counter" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/cntr_unb.tdf Line: 25
Info (12128): Elaborating entity "cntr_unb" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cntr_unb:wr_ptr" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/a_dpfifo_gc81.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 584
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 630
Info (12128): Elaborating entity "asj_fft_m_k_counter" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 726
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_tdl_bit_rst:delay_swd" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 752
Info (12128): Elaborating entity "asj_fft_in_write_sgl" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 885
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_soe:delay_swd" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_in_write_sgl.vhd Line: 1378
Info (12128): Elaborating entity "asj_fft_unbburst_sose_ctrl" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 1004
Info (12128): Elaborating entity "asj_fft_1dp_ram" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 1074
Info (12128): Elaborating entity "asj_fft_data_ram" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_1dp_ram.vhd Line: 76
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_data_ram.vhd Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
Info (12133): Instantiated megafunction "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_ram.vhd Line: 74
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r5q3.tdf
    Info (12023): Found entity 1: altsyncram_r5q3 File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_r5q3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r5q3" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated" File: d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "asj_fft_dataadgen" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 1263
Info (12128): Elaborating entity "asj_fft_dft_bfp_sgl" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 1401
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "butterfly_st1" into its bus
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 973
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12130): Elaborated megafunction instantiation "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12133): Instantiated megafunction "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" with the following parameter: File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd Line: 146
    Info (12134): Parameter "LPM_WIDTH" = "15"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_knj.tdf
    Info (12023): Found entity 1: add_sub_knj File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/add_sub_knj.tdf Line: 22
Info (12128): Elaborating entity "add_sub_knj" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated" File: d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_fft_bfp_o" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 1013
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_o.vhd Line: 981
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass3" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_o.vhd Line: 994
Info (12128): Elaborating entity "asj_fft_bfp_i" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_i:bfp_scale" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 1047
Info (12128): Elaborating entity "asj_fft_cmult_std" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_dft_bfp_sgl.vhd Line: 1114
Info (12128): Elaborating entity "asj_fft_mult_add" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_std.vhd Line: 116
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_mult_add.vhd Line: 139
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 111
Info (12128): Elaborating entity "altmult_add" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12130): Elaborated megafunction instantiation "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12133): Instantiated megafunction "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter: File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "SUB"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "25"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_tl6g.tdf
    Info (12023): Found entity 1: mult_add_tl6g File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/mult_add_tl6g.tdf Line: 28
Info (12128): Elaborating entity "mult_add_tl6g" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_tl6g:auto_generated" File: d:/intelfpga/quartus/libraries/megafunctions/altmult_add.tdf Line: 594
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_da91.tdf
    Info (12023): Found entity 1: ded_mult_da91 File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/ded_mult_da91.tdf Line: 30
Info (12128): Elaborating entity "ded_mult_da91" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_tl6g:auto_generated|ded_mult_da91:ded_mult1" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/mult_add_tl6g.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_a3c.tdf
    Info (12023): Found entity 1: dffpipe_a3c File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/dffpipe_a3c.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_a3c" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ms|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_tl6g:auto_generated|ded_mult_da91:ded_mult1|dffpipe_a3c:pre_result" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/ded_mult_da91.tdf Line: 52
Info (12128): Elaborating entity "asj_fft_mult_add" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_std.vhd Line: 133
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_mult_add.vhd Line: 139
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 111
Info (12128): Elaborating entity "altmult_add" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12130): Elaborated megafunction instantiation "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
Info (12133): Instantiated megafunction "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component" with the following parameter: File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_mult_add.vhd Line: 417
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "accum_sload_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "accum_sload_register" = "CLOCK0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub1_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "addnsub3_round_register" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr3" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register3" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "chainout_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_round_register" = "CLOCK0"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_output_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturate_register" = "CLOCK0"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel0_register" = "CLOCK0"
    Info (12134): Parameter "coefsel1_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel1_register" = "CLOCK0"
    Info (12134): Parameter "coefsel2_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel2_register" = "CLOCK0"
    Info (12134): Parameter "coefsel3_aclr" = "ACLR0"
    Info (12134): Parameter "coefsel3_register" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "ACLR0"
    Info (12134): Parameter "input_aclr_c0" = "ACLR0"
    Info (12134): Parameter "input_aclr_c1" = "ACLR0"
    Info (12134): Parameter "input_aclr_c2" = "ACLR0"
    Info (12134): Parameter "input_aclr_c3" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "CLOCK0"
    Info (12134): Parameter "input_register_c0" = "CLOCK0"
    Info (12134): Parameter "input_register_c1" = "CLOCK0"
    Info (12134): Parameter "input_register_c2" = "CLOCK0"
    Info (12134): Parameter "input_register_c3" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "loadconst_control_aclr" = "ACLR0"
    Info (12134): Parameter "loadconst_control_register" = "CLOCK0"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_round_register" = "CLOCK0"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR1"
    Info (12134): Parameter "mult01_saturation_register" = "CLOCK0"
    Info (12134): Parameter "mult23_round_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_register" = "CLOCK0"
    Info (12134): Parameter "mult23_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult23_saturation_register" = "CLOCK0"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr3" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "multiplier_register3" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_round_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_round_register" = "CLOCK0"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "output_saturate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_register" = "CLOCK0"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_mult0_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult1_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult2_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_mult3_is_saturated" = "UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_output_register" = "CLOCK0"
    Info (12134): Parameter "rotate_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "rotate_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "rotate_register" = "CLOCK0"
    Info (12134): Parameter "scanouta_aclr" = "ACLR0"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_output_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "shift_right_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "shift_right_register" = "CLOCK0"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "systolic_aclr1" = "ACLR0"
    Info (12134): Parameter "systolic_aclr3" = "ACLR0"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "25"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_output_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "ACLR0"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "CLOCK0"
    Info (12134): Parameter "zero_loopback_register" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altmult_add"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_sk6g.tdf
    Info (12023): Found entity 1: mult_add_sk6g File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/mult_add_sk6g.tdf Line: 28
Info (12128): Elaborating entity "mult_add_sk6g" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_sk6g:auto_generated" File: d:/intelfpga/quartus/libraries/megafunctions/altmult_add.tdf Line: 594
Info (12128): Elaborating entity "asj_fft_pround" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_std.vhd Line: 160
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12130): Elaborated megafunction instantiation "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd Line: 146
Info (12133): Instantiated megafunction "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component" with the following parameter: File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_pround.vhd Line: 146
    Info (12134): Parameter "LPM_WIDTH" = "25"
    Info (12134): Parameter "LPM_DIRECTION" = "UNUSED"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_PIPELINE" = "1"
    Info (12134): Parameter "LPM_TYPE" = "LPM_ADD_SUB"
    Info (12134): Parameter "LPM_HINT" = "ONE_INPUT_IS_CONSTANT=NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lnj.tdf
    Info (12023): Found entity 1: add_sub_lnj File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/add_sub_lnj.tdf Line: 22
Info (12128): Elaborating entity "add_sub_lnj" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated" File: d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "asj_fft_tdl" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_cmult_std.vhd Line: 188
Info (12128): Elaborating entity "asj_fft_bfp_ctrl" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 1449
Info (12128): Elaborating entity "asj_fft_tdl_bit_rst" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit_rst:\gen_so_crtl:gen_se_so:delay_next_pass" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 602
Info (12128): Elaborating entity "asj_fft_tdl_bit" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_bfp_ctrl.vhd Line: 616
Info (12128): Elaborating entity "asj_fft_twadsogen_q" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 1543
Info (12128): Elaborating entity "asj_fft_1tdp_rom" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 1561
Info (12128): Elaborating entity "asj_fft_twid_rom_tdp" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_1tdp_rom.vhd Line: 112
Info (12128): Elaborating entity "altera_fft_dual_port_rom" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_twid_rom_tdp.vhd Line: 96
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 58
Info (12130): Elaborated megafunction instantiation "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 58
Info (12133): Instantiated megafunction "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component" with the following parameter: File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/altera_fft_dual_port_rom.vhd Line: 58
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "fft_fft_ii_0_1n1024sin.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k1t3.tdf
    Info (12023): Found entity 1: altsyncram_k1t3 File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_k1t3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_k1t3" for hierarchy "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated" File: d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "PLL_200M" for hierarchy "PLL_200M:PLL_200M_inst" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 118
Info (12128): Elaborating entity "altpll" for hierarchy "PLL_200M:PLL_200M_inst|altpll:altpll_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/PLL_200M.v Line: 90
Info (12130): Elaborated megafunction instantiation "PLL_200M:PLL_200M_inst|altpll:altpll_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/PLL_200M.v Line: 90
Info (12133): Instantiated megafunction "PLL_200M:PLL_200M_inst|altpll:altpll_component" with the following parameter: File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/PLL_200M.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_200M"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_200m_altpll.v
    Info (12023): Found entity 1: PLL_200M_altpll File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/pll_200m_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_200M_altpll" for hierarchy "PLL_200M:PLL_200M_inst|altpll:altpll_component|PLL_200M_altpll:auto_generated" File: d:/intelfpga/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "SINROM" for hierarchy "SINROM:SINROM_inst" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 124
Info (12128): Elaborating entity "altsyncram" for hierarchy "SINROM:SINROM_inst|altsyncram:altsyncram_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/SINROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "SINROM:SINROM_inst|altsyncram:altsyncram_component" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/SINROM.v Line: 81
Info (12133): Instantiated megafunction "SINROM:SINROM_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/SINROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "sine_table.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2p91.tdf
    Info (12023): Found entity 1: altsyncram_2p91 File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_2p91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2p91" for hierarchy "SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated" File: d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "get_phase" for hierarchy "get_phase:get_phase_inst" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 132
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|altsyncram_o8j1:FIFOram|q_b[24]" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_o8j1.tdf Line: 807
        Warning (14320): Synthesized away node "fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|altsyncram_o8j1:FIFOram|q_b[25]" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/altsyncram_o8j1.tdf Line: 839
Info (13014): Ignored 48 buffer(s)
    Info (13019): Ignored 48 SOFT buffer(s)
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 109
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 108
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "get_phase:get_phase_inst|Mult0" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/get_phase.v Line: 10
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 109
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 109
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf
    Info (12023): Found entity 1: mult_t5t File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/mult_t5t.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "get_phase:get_phase_inst|lpm_mult:Mult0" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/get_phase.v Line: 10
Info (12133): Instantiated megafunction "get_phase:get_phase_inst|lpm_mult:Mult0" with the following parameter: File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/get_phase.v Line: 10
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "23"
    Info (12134): Parameter "LPM_WIDTHP" = "55"
    Info (12134): Parameter "LPM_WIDTHR" = "55"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rgt.tdf
    Info (12023): Found entity 1: mult_rgt File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/db/mult_rgt.tdf Line: 30
Info (13014): Ignored 178 buffer(s)
    Info (13019): Ignored 178 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/fft/synthesis/submodules/asj_fft_si_sose_so_b.vhd Line: 542
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "data_in[0]" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 5
    Warning (15610): No output dependent on input pin "data_in[1]" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 5
    Warning (15610): No output dependent on input pin "data_in[2]" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 5
    Warning (15610): No output dependent on input pin "data_in[3]" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 5
    Warning (15610): No output dependent on input pin "data_in[4]" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 5
    Warning (15610): No output dependent on input pin "data_in[5]" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 5
    Warning (15610): No output dependent on input pin "data_in[6]" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 5
    Warning (15610): No output dependent on input pin "data_in[7]" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 5
    Warning (15610): No output dependent on input pin "data_in[8]" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 5
    Warning (15610): No output dependent on input pin "data_in[9]" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 5
    Warning (15610): No output dependent on input pin "data_in[10]" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 5
    Warning (15610): No output dependent on input pin "data_in[11]" File: D:/datas/project/Quartus_project/FPGA_modules/FFT_demo/FFT_demo.v Line: 5
Info (21057): Implemented 1918 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 46 input pins
    Info (21059): Implemented 25 output pins
    Info (21061): Implemented 1754 logic cells
    Info (21064): Implemented 72 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 20 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4952 megabytes
    Info: Processing ended: Tue Jan 21 20:55:15 2025
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:09


