<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p194" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_194{left:452px;bottom:68px;letter-spacing:0.1px;}
#t2_194{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_194{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_194{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_194{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_194{left:359px;bottom:652px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_194{left:69px;bottom:518px;letter-spacing:0.13px;}
#t8_194{left:69px;bottom:496px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t9_194{left:69px;bottom:480px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_194{left:69px;bottom:457px;letter-spacing:-0.17px;word-spacing:-0.55px;}
#tb_194{left:69px;bottom:440px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tc_194{left:69px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_194{left:69px;bottom:406px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#te_194{left:69px;bottom:383px;letter-spacing:-0.16px;word-spacing:-1.03px;}
#tf_194{left:69px;bottom:367px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tg_194{left:69px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_194{left:69px;bottom:327px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ti_194{left:69px;bottom:310px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#tj_194{left:69px;bottom:293px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tk_194{left:69px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tl_194{left:69px;bottom:254px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_194{left:69px;bottom:237px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_194{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#to_194{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tp_194{left:279px;bottom:1065px;letter-spacing:-0.08px;word-spacing:-0.06px;}
#tq_194{left:279px;bottom:1050px;letter-spacing:-0.18px;}
#tr_194{left:325px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#ts_194{left:325px;bottom:1050px;letter-spacing:-0.14px;}
#tt_194{left:325px;bottom:1034px;letter-spacing:-0.14px;}
#tu_194{left:400px;bottom:1065px;letter-spacing:-0.12px;}
#tv_194{left:400px;bottom:1050px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#tw_194{left:487px;bottom:1065px;letter-spacing:-0.12px;}
#tx_194{left:74px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_194{left:74px;bottom:995px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tz_194{left:279px;bottom:1011px;}
#t10_194{left:325px;bottom:1011px;letter-spacing:-0.13px;}
#t11_194{left:400px;bottom:1011px;letter-spacing:-0.14px;}
#t12_194{left:487px;bottom:1011px;letter-spacing:-0.11px;}
#t13_194{left:487px;bottom:995px;letter-spacing:-0.12px;}
#t14_194{left:74px;bottom:972px;letter-spacing:-0.12px;}
#t15_194{left:74px;bottom:955px;letter-spacing:-0.14px;}
#t16_194{left:74px;bottom:938px;letter-spacing:-0.17px;}
#t17_194{left:279px;bottom:972px;}
#t18_194{left:325px;bottom:972px;letter-spacing:-0.13px;}
#t19_194{left:400px;bottom:972px;letter-spacing:-0.16px;}
#t1a_194{left:487px;bottom:972px;letter-spacing:-0.11px;}
#t1b_194{left:487px;bottom:955px;letter-spacing:-0.12px;}
#t1c_194{left:74px;bottom:915px;letter-spacing:-0.12px;}
#t1d_194{left:74px;bottom:898px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1e_194{left:74px;bottom:881px;letter-spacing:-0.17px;}
#t1f_194{left:279px;bottom:915px;}
#t1g_194{left:325px;bottom:915px;letter-spacing:-0.13px;}
#t1h_194{left:400px;bottom:915px;letter-spacing:-0.16px;}
#t1i_194{left:487px;bottom:915px;letter-spacing:-0.11px;}
#t1j_194{left:487px;bottom:898px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1k_194{left:74px;bottom:858px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1l_194{left:74px;bottom:842px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_194{left:74px;bottom:825px;letter-spacing:-0.15px;}
#t1n_194{left:279px;bottom:858px;}
#t1o_194{left:325px;bottom:858px;letter-spacing:-0.15px;}
#t1p_194{left:400px;bottom:858px;letter-spacing:-0.14px;}
#t1q_194{left:400px;bottom:842px;letter-spacing:-0.16px;}
#t1r_194{left:487px;bottom:858px;letter-spacing:-0.11px;}
#t1s_194{left:487px;bottom:842px;letter-spacing:-0.13px;}
#t1t_194{left:487px;bottom:825px;letter-spacing:-0.11px;}
#t1u_194{left:74px;bottom:802px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_194{left:74px;bottom:785px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_194{left:74px;bottom:768px;letter-spacing:-0.15px;}
#t1x_194{left:279px;bottom:802px;}
#t1y_194{left:325px;bottom:802px;letter-spacing:-0.15px;}
#t1z_194{left:400px;bottom:802px;letter-spacing:-0.14px;}
#t20_194{left:400px;bottom:785px;letter-spacing:-0.16px;}
#t21_194{left:487px;bottom:802px;letter-spacing:-0.11px;}
#t22_194{left:487px;bottom:785px;letter-spacing:-0.12px;}
#t23_194{left:487px;bottom:768px;letter-spacing:-0.11px;}
#t24_194{left:74px;bottom:745px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_194{left:74px;bottom:729px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t26_194{left:74px;bottom:712px;letter-spacing:-0.15px;}
#t27_194{left:279px;bottom:745px;}
#t28_194{left:325px;bottom:745px;letter-spacing:-0.13px;}
#t29_194{left:400px;bottom:745px;letter-spacing:-0.16px;}
#t2a_194{left:487px;bottom:745px;letter-spacing:-0.11px;}
#t2b_194{left:487px;bottom:729px;letter-spacing:-0.12px;}
#t2c_194{left:487px;bottom:712px;letter-spacing:-0.11px;}
#t2d_194{left:97px;bottom:631px;letter-spacing:-0.15px;}
#t2e_194{left:176px;bottom:631px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2f_194{left:299px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t2g_194{left:453px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2h_194{left:608px;bottom:631px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2i_194{left:753px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2j_194{left:112px;bottom:606px;}
#t2k_194{left:199px;bottom:606px;letter-spacing:-0.14px;}
#t2l_194{left:283px;bottom:606px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2m_194{left:444px;bottom:606px;letter-spacing:-0.12px;}
#t2n_194{left:629px;bottom:606px;letter-spacing:-0.18px;}
#t2o_194{left:774px;bottom:606px;letter-spacing:-0.12px;}
#t2p_194{left:112px;bottom:582px;}
#t2q_194{left:199px;bottom:582px;letter-spacing:-0.12px;}
#t2r_194{left:288px;bottom:582px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2s_194{left:449px;bottom:582px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2t_194{left:599px;bottom:582px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2u_194{left:774px;bottom:582px;letter-spacing:-0.12px;}
#t2v_194{left:112px;bottom:558px;}
#t2w_194{left:200px;bottom:558px;letter-spacing:-0.08px;}
#t2x_194{left:288px;bottom:558px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2y_194{left:446px;bottom:558px;letter-spacing:-0.11px;}
#t2z_194{left:599px;bottom:558px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t30_194{left:774px;bottom:558px;letter-spacing:-0.12px;}

.s1_194{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_194{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_194{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_194{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_194{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_194{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_194{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts194" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg194Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg194" style="-webkit-user-select: none;"><object width="935" height="1210" data="194/194.svg" type="image/svg+xml" id="pdf194" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_194" class="t s1_194">ANDPS—Bitwise Logical AND of Packed Single Precision Floating-Point Values </span>
<span id="t2_194" class="t s2_194">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_194" class="t s1_194">3-84 </span><span id="t4_194" class="t s1_194">Vol. 2A </span>
<span id="t5_194" class="t s3_194">ANDPS—Bitwise Logical AND of Packed Single Precision Floating-Point Values </span>
<span id="t6_194" class="t s4_194">Instruction Operand Encoding </span>
<span id="t7_194" class="t s4_194">Description </span>
<span id="t8_194" class="t s5_194">Performs a bitwise logical AND of the four, eight or sixteen packed single precision floating-point values from the </span>
<span id="t9_194" class="t s5_194">first source operand and the second source operand, and stores the result in the destination operand. </span>
<span id="ta_194" class="t s5_194">EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be </span>
<span id="tb_194" class="t s5_194">a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a </span>
<span id="tc_194" class="t s5_194">32-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with </span>
<span id="td_194" class="t s5_194">writemask k1. </span>
<span id="te_194" class="t s5_194">VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register </span>
<span id="tf_194" class="t s5_194">or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAXVL-1:256) of the </span>
<span id="tg_194" class="t s5_194">corresponding ZMM register destination are zeroed. </span>
<span id="th_194" class="t s5_194">VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM </span>
<span id="ti_194" class="t s5_194">register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAXVL-1:128) of </span>
<span id="tj_194" class="t s5_194">the corresponding ZMM register destination are zeroed. </span>
<span id="tk_194" class="t s5_194">128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti- </span>
<span id="tl_194" class="t s5_194">nation is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding </span>
<span id="tm_194" class="t s5_194">ZMM register destination are unmodified. </span>
<span id="tn_194" class="t s6_194">Opcode/ </span>
<span id="to_194" class="t s6_194">Instruction </span>
<span id="tp_194" class="t s6_194">Op / </span>
<span id="tq_194" class="t s6_194">En </span>
<span id="tr_194" class="t s6_194">64/32 bit </span>
<span id="ts_194" class="t s6_194">Mode </span>
<span id="tt_194" class="t s6_194">Support </span>
<span id="tu_194" class="t s6_194">CPUID </span>
<span id="tv_194" class="t s6_194">Feature Flag </span>
<span id="tw_194" class="t s6_194">Description </span>
<span id="tx_194" class="t s7_194">NP 0F 54 /r </span>
<span id="ty_194" class="t s7_194">ANDPS xmm1, xmm2/m128 </span>
<span id="tz_194" class="t s7_194">A </span><span id="t10_194" class="t s7_194">V/V </span><span id="t11_194" class="t s7_194">SSE </span><span id="t12_194" class="t s7_194">Return the bitwise logical AND of packed single precision </span>
<span id="t13_194" class="t s7_194">floating-point values in xmm1 and xmm2/mem. </span>
<span id="t14_194" class="t s7_194">VEX.128.0F 54 /r </span>
<span id="t15_194" class="t s7_194">VANDPS xmm1,xmm2, </span>
<span id="t16_194" class="t s7_194">xmm3/m128 </span>
<span id="t17_194" class="t s7_194">B </span><span id="t18_194" class="t s7_194">V/V </span><span id="t19_194" class="t s7_194">AVX </span><span id="t1a_194" class="t s7_194">Return the bitwise logical AND of packed single precision </span>
<span id="t1b_194" class="t s7_194">floating-point values in xmm2 and xmm3/mem. </span>
<span id="t1c_194" class="t s7_194">VEX.256.0F 54 /r </span>
<span id="t1d_194" class="t s7_194">VANDPS ymm1, ymm2, </span>
<span id="t1e_194" class="t s7_194">ymm3/m256 </span>
<span id="t1f_194" class="t s7_194">B </span><span id="t1g_194" class="t s7_194">V/V </span><span id="t1h_194" class="t s7_194">AVX </span><span id="t1i_194" class="t s7_194">Return the bitwise logical AND of packed single precision </span>
<span id="t1j_194" class="t s7_194">floating-point values in ymm2 and ymm3/mem. </span>
<span id="t1k_194" class="t s7_194">EVEX.128.0F.W0 54 /r </span>
<span id="t1l_194" class="t s7_194">VANDPS xmm1 {k1}{z}, xmm2, </span>
<span id="t1m_194" class="t s7_194">xmm3/m128/m32bcst </span>
<span id="t1n_194" class="t s7_194">C </span><span id="t1o_194" class="t s7_194">V/V </span><span id="t1p_194" class="t s7_194">AVX512VL </span>
<span id="t1q_194" class="t s7_194">AVX512DQ </span>
<span id="t1r_194" class="t s7_194">Return the bitwise logical AND of packed single precision </span>
<span id="t1s_194" class="t s7_194">floating-point values in xmm2 and xmm3/m128/m32bcst </span>
<span id="t1t_194" class="t s7_194">subject to writemask k1. </span>
<span id="t1u_194" class="t s7_194">EVEX.256.0F.W0 54 /r </span>
<span id="t1v_194" class="t s7_194">VANDPS ymm1 {k1}{z}, ymm2, </span>
<span id="t1w_194" class="t s7_194">ymm3/m256/m32bcst </span>
<span id="t1x_194" class="t s7_194">C </span><span id="t1y_194" class="t s7_194">V/V </span><span id="t1z_194" class="t s7_194">AVX512VL </span>
<span id="t20_194" class="t s7_194">AVX512DQ </span>
<span id="t21_194" class="t s7_194">Return the bitwise logical AND of packed single precision </span>
<span id="t22_194" class="t s7_194">floating-point values in ymm2 and ymm3/m256/m32bcst </span>
<span id="t23_194" class="t s7_194">subject to writemask k1. </span>
<span id="t24_194" class="t s7_194">EVEX.512.0F.W0 54 /r </span>
<span id="t25_194" class="t s7_194">VANDPS zmm1 {k1}{z}, zmm2, </span>
<span id="t26_194" class="t s7_194">zmm3/m512/m32bcst </span>
<span id="t27_194" class="t s7_194">C </span><span id="t28_194" class="t s7_194">V/V </span><span id="t29_194" class="t s7_194">AVX512DQ </span><span id="t2a_194" class="t s7_194">Return the bitwise logical AND of packed single precision </span>
<span id="t2b_194" class="t s7_194">floating-point values in zmm2 and zmm3/m512/m32bcst </span>
<span id="t2c_194" class="t s7_194">subject to writemask k1. </span>
<span id="t2d_194" class="t s6_194">Op/En </span><span id="t2e_194" class="t s6_194">Tuple Type </span><span id="t2f_194" class="t s6_194">Operand 1 </span><span id="t2g_194" class="t s6_194">Operand 2 </span><span id="t2h_194" class="t s6_194">Operand 3 </span><span id="t2i_194" class="t s6_194">Operand 4 </span>
<span id="t2j_194" class="t s7_194">A </span><span id="t2k_194" class="t s7_194">N/A </span><span id="t2l_194" class="t s7_194">ModRM:reg (r, w) </span><span id="t2m_194" class="t s7_194">ModRM:r/m (r) </span><span id="t2n_194" class="t s7_194">N/A </span><span id="t2o_194" class="t s7_194">N/A </span>
<span id="t2p_194" class="t s7_194">B </span><span id="t2q_194" class="t s7_194">N/A </span><span id="t2r_194" class="t s7_194">ModRM:reg (w) </span><span id="t2s_194" class="t s7_194">VEX.vvvv (r) </span><span id="t2t_194" class="t s7_194">ModRM:r/m (r) </span><span id="t2u_194" class="t s7_194">N/A </span>
<span id="t2v_194" class="t s7_194">C </span><span id="t2w_194" class="t s7_194">Full </span><span id="t2x_194" class="t s7_194">ModRM:reg (w) </span><span id="t2y_194" class="t s7_194">EVEX.vvvv (r) </span><span id="t2z_194" class="t s7_194">ModRM:r/m (r) </span><span id="t30_194" class="t s7_194">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
