
/* 4KB parameter*/

#define HEX_4KB_INCRE (0X00001000)
#define HPS_DDR_USEABLE_ADDR (0X40000000)
#define HPS_TASK2_BASE_ADDR (0X40000000)
// debug area addr.
#define HPS_DEBUG_ADDR (0X30000000)

/*
Bias parameter.
	Fetch ByteNumber.(base1Bytes)
	Base addr in fpga_ddr.
	21,22,25,26 is computed by soft.
*/
#define BIAS_block00_FETCH_NUM (0x00000020)
#define BIAS_block01_FETCH_NUM (0x000000a0)
#define BIAS_block02_FETCH_NUM (0x00000060)
#define BIAS_block03_FETCH_NUM (0x00000140)
#define BIAS_block04_FETCH_NUM (0x000000c0)
#define BIAS_block05_FETCH_NUM (0x00000010)
#define BIAS_block06_FETCH_NUM (0x00000010)
#define BIAS_block07_FETCH_NUM (0x00000280)
#define BIAS_block08_FETCH_NUM (0x00000180)
#define BIAS_block09_FETCH_NUM (0x00000020)
#define BIAS_block10_FETCH_NUM (0x00000010)
#define BIAS_block11_FETCH_NUM (0x00000080)
#define BIAS_block12_FETCH_NUM (0x00000100)
#define BIAS_block13_FETCH_NUM (0x00000020)
#define BIAS_block14_FETCH_NUM (0x00000010)
#define BIAS_block15_FETCH_NUM (0x00000040)
#define BIAS_block16_FETCH_NUM (0x00000080)
#define BIAS_block17_FETCH_NUM (0x00000020)
#define BIAS_block18_FETCH_NUM (0x00000010)
#define BIAS_block19_FETCH_NUM (0x00000040)
#define BIAS_block20_FETCH_NUM (0x00000080)
#define BIAS_block23_FETCH_NUM (0x00000040)
#define BIAS_block24_FETCH_NUM (0x00000080)

#define BIAS_block00_RW_BASE_ADDR (HPS_TASK2_BASE_ADDR)
#define BIAS_block01_RW_BASE_ADDR (BIAS_block00_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block02_RW_BASE_ADDR (BIAS_block01_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block03_RW_BASE_ADDR (BIAS_block02_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block04_RW_BASE_ADDR (BIAS_block03_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block05_RW_BASE_ADDR (BIAS_block04_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block06_RW_BASE_ADDR (BIAS_block05_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block07_RW_BASE_ADDR (BIAS_block06_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block08_RW_BASE_ADDR (BIAS_block07_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block09_RW_BASE_ADDR (BIAS_block08_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block10_RW_BASE_ADDR (BIAS_block09_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block11_RW_BASE_ADDR (BIAS_block10_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block12_RW_BASE_ADDR (BIAS_block11_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block13_RW_BASE_ADDR (BIAS_block12_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block14_RW_BASE_ADDR (BIAS_block13_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block15_RW_BASE_ADDR (BIAS_block14_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block16_RW_BASE_ADDR (BIAS_block15_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block17_RW_BASE_ADDR (BIAS_block16_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block18_RW_BASE_ADDR (BIAS_block17_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block19_RW_BASE_ADDR (BIAS_block18_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block20_RW_BASE_ADDR (BIAS_block19_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block23_RW_BASE_ADDR (BIAS_block20_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BIAS_block24_RW_BASE_ADDR (BIAS_block23_RW_BASE_ADDR + HEX_4KB_INCRE * 1)

/*
BN MUL RAMparameter.
	FetchByteNumber.(base1Bytes)
	Baseaddrinfpga_ddr.
	21,22,25,26iscomputebysoft.
*/

#define BN_mul_block00_FETCH_NUM (0x00000040)
#define BN_mul_block01_FETCH_NUM (0x00000040)
#define BN_mul_block02_FETCH_NUM (0x00000040)
#define BN_mul_block03_FETCH_NUM (0x00000040)
#define BN_mul_block04_FETCH_NUM (0x00000040)
#define BN_mul_block07_FETCH_NUM (0x00000200)
#define BN_mul_block08_FETCH_NUM (0x00000080)

#define BN_mul_block00_RW_BASE_ADDR (BIAS_block24_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BN_mul_block01_RW_BASE_ADDR (BN_mul_block00_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BN_mul_block02_RW_BASE_ADDR (BN_mul_block01_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BN_mul_block03_RW_BASE_ADDR (BN_mul_block02_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BN_mul_block04_RW_BASE_ADDR (BN_mul_block03_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BN_mul_block07_RW_BASE_ADDR (BN_mul_block04_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BN_mul_block08_RW_BASE_ADDR (BN_mul_block07_RW_BASE_ADDR + HEX_4KB_INCRE * 1)

/*
BN BIAS RAM parameter.
	Fetch Byte Number.(base1Bytes)
	Base addr in fpga_ddr.
	21,22,25,26 is compute by soft.
*/

#define BN_BIAS_block00_FETCH_NUM (0x00000040)
#define BN_BIAS_block01_FETCH_NUM (0x00000040)
#define BN_BIAS_block02_FETCH_NUM (0x00000040)
#define BN_BIAS_block03_FETCH_NUM (0x00000040)
#define BN_BIAS_block04_FETCH_NUM (0x00000040)
#define BN_BIAS_block07_FETCH_NUM (0x00000200)
#define BN_BIAS_block08_FETCH_NUM (0x00000080)

#define BN_BIAS_block00_RW_BASE_ADDR (BN_mul_block08_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BN_BIAS_block01_RW_BASE_ADDR (BN_BIAS_block00_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BN_BIAS_block02_RW_BASE_ADDR (BN_BIAS_block01_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BN_BIAS_block03_RW_BASE_ADDR (BN_BIAS_block02_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BN_BIAS_block04_RW_BASE_ADDR (BN_BIAS_block03_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BN_BIAS_block07_RW_BASE_ADDR (BN_BIAS_block04_RW_BASE_ADDR + HEX_4KB_INCRE * 1)
#define BN_BIAS_block08_RW_BASE_ADDR (BN_BIAS_block07_RW_BASE_ADDR + HEX_4KB_INCRE * 1)

/*Weight parameter.
	Fetch Word Number.(base24Bytes)
	Base addr in fpga_ddr.(base4kB)
*/

#define WEIGHT_block00_FIRST_FETCH_NUM (0x00000028)
#define WEIGHT_block01_FIRST_FETCH_NUM (0x00000120)
// #define WEIGHT_block01_FIRST_FETCH_NUM (0x00000160)
#define WEIGHT_block02_FIRST_FETCH_NUM (0x000000c0)
#define WEIGHT_block03_FIRST_FETCH_NUM (0x00000400)
#define WEIGHT_block04_FIRST_FETCH_NUM (0x000002c8)
#define WEIGHT_block05_FIRST_FETCH_NUM (0x000001f8)
#define WEIGHT_block06_FIRST_FETCH_NUM (0x00000128)
#define WEIGHT_block07_FIRST_FETCH_NUM (0x00000400)
#define WEIGHT_block08_FIRST_FETCH_NUM (0x00000400)
#define WEIGHT_block09_FIRST_FETCH_NUM (0x00000400)
#define WEIGHT_block10_FIRST_FETCH_NUM (0x00000220)
#define WEIGHT_block11_FIRST_FETCH_NUM (0x000002b0)
#define WEIGHT_block12_FIRST_FETCH_NUM (0x00000400)
#define WEIGHT_block13_FIRST_FETCH_NUM (0x00000400)
#define WEIGHT_block14_FIRST_FETCH_NUM (0x00000268)
#define WEIGHT_block15_FIRST_FETCH_NUM (0x00000188)
#define WEIGHT_block16_FIRST_FETCH_NUM (0x00000400)
#define WEIGHT_block17_FIRST_FETCH_NUM (0x000002f8)
#define WEIGHT_block18_FIRST_FETCH_NUM (0x00000168)
#define WEIGHT_block19_FIRST_FETCH_NUM (0x00000128)
#define WEIGHT_block20_FIRST_FETCH_NUM (0x00000400)
#define WEIGHT_block23_FIRST_FETCH_NUM (0x00000128)
#define WEIGHT_block24_FIRST_FETCH_NUM (0x00000400)

#define WEIGHT_block00_RW_BASE_ADDR (BN_BIAS_block08_RW_BASE_ADDR + HEX_4KB_INCRE * 10)
#define WEIGHT_block01_RW_BASE_ADDR (WEIGHT_block00_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block02_RW_BASE_ADDR (WEIGHT_block01_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block03_RW_BASE_ADDR (WEIGHT_block02_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block04_RW_BASE_ADDR (WEIGHT_block03_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block05_RW_BASE_ADDR (WEIGHT_block04_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block06_RW_BASE_ADDR (WEIGHT_block05_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block07_RW_BASE_ADDR (WEIGHT_block06_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block08_RW_BASE_ADDR (WEIGHT_block07_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block09_RW_BASE_ADDR (WEIGHT_block08_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block10_RW_BASE_ADDR (WEIGHT_block09_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block11_RW_BASE_ADDR (WEIGHT_block10_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block12_RW_BASE_ADDR (WEIGHT_block11_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block13_RW_BASE_ADDR (WEIGHT_block12_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block14_RW_BASE_ADDR (WEIGHT_block13_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block15_RW_BASE_ADDR (WEIGHT_block14_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block16_RW_BASE_ADDR (WEIGHT_block15_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block17_RW_BASE_ADDR (WEIGHT_block16_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block18_RW_BASE_ADDR (WEIGHT_block17_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block19_RW_BASE_ADDR (WEIGHT_block18_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block20_RW_BASE_ADDR (WEIGHT_block19_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block23_RW_BASE_ADDR (WEIGHT_block20_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define WEIGHT_block24_RW_BASE_ADDR (WEIGHT_block23_RW_BASE_ADDR + HEX_4KB_INCRE * 128)

#define WEIGHT_block00_next_FETCH_NUM (0x00000000)
#define WEIGHT_block01_next_FETCH_NUM (0x00000000)
#define WEIGHT_block02_next_FETCH_NUM (0x00000000)
#define WEIGHT_block03_next_FETCH_NUM (0x00000218)
#define WEIGHT_block04_next_FETCH_NUM (0x00000000)
#define WEIGHT_block05_next_FETCH_NUM (0x00000000)
#define WEIGHT_block06_next_FETCH_NUM (0x00000000)
#define WEIGHT_block07_next_FETCH_NUM (0x00000680)
#define WEIGHT_block08_next_FETCH_NUM (0x000001d8)
#define WEIGHT_block09_next_FETCH_NUM (0x00000068)
#define WEIGHT_block10_next_FETCH_NUM (0x00000000)
#define WEIGHT_block11_next_FETCH_NUM (0x00000000)
#define WEIGHT_block12_next_FETCH_NUM (0x000027c0)
#define WEIGHT_block13_next_FETCH_NUM (0x000005a8)
#define WEIGHT_block14_next_FETCH_NUM (0x00000000)
#define WEIGHT_block15_next_FETCH_NUM (0x00000000)
#define WEIGHT_block16_next_FETCH_NUM (0x000009e8)
#define WEIGHT_block17_next_FETCH_NUM (0x00000000)
#define WEIGHT_block18_next_FETCH_NUM (0x00000000)
#define WEIGHT_block19_next_FETCH_NUM (0x00000000)
#define WEIGHT_block20_next_FETCH_NUM (0x000004d8)
#define WEIGHT_block23_next_FETCH_NUM (0x00000000)
#define WEIGHT_block24_next_FETCH_NUM (0x000004a8)

#define WEIGHT_block00_RW_next_BASE_ADDR (WEIGHT_block00_RW_BASE_ADDR + WEIGHT_block00_FIRST_FETCH_NUM * 24)
#define WEIGHT_block01_RW_next_BASE_ADDR (WEIGHT_block01_RW_BASE_ADDR + WEIGHT_block01_FIRST_FETCH_NUM * 24)
#define WEIGHT_block02_RW_next_BASE_ADDR (WEIGHT_block02_RW_BASE_ADDR + WEIGHT_block02_FIRST_FETCH_NUM * 24)
#define WEIGHT_block03_RW_next_BASE_ADDR (WEIGHT_block03_RW_BASE_ADDR + WEIGHT_block03_FIRST_FETCH_NUM * 24)
#define WEIGHT_block04_RW_next_BASE_ADDR (WEIGHT_block04_RW_BASE_ADDR + WEIGHT_block04_FIRST_FETCH_NUM * 24)
#define WEIGHT_block05_RW_next_BASE_ADDR (WEIGHT_block05_RW_BASE_ADDR + WEIGHT_block05_FIRST_FETCH_NUM * 24)
#define WEIGHT_block06_RW_next_BASE_ADDR (WEIGHT_block06_RW_BASE_ADDR + WEIGHT_block06_FIRST_FETCH_NUM * 24)
#define WEIGHT_block07_RW_next_BASE_ADDR (WEIGHT_block07_RW_BASE_ADDR + WEIGHT_block07_FIRST_FETCH_NUM * 24)
#define WEIGHT_block08_RW_next_BASE_ADDR (WEIGHT_block08_RW_BASE_ADDR + WEIGHT_block08_FIRST_FETCH_NUM * 24)
#define WEIGHT_block09_RW_next_BASE_ADDR (WEIGHT_block09_RW_BASE_ADDR + WEIGHT_block09_FIRST_FETCH_NUM * 24)
#define WEIGHT_block10_RW_next_BASE_ADDR (WEIGHT_block10_RW_BASE_ADDR + WEIGHT_block10_FIRST_FETCH_NUM * 24)
#define WEIGHT_block11_RW_next_BASE_ADDR (WEIGHT_block11_RW_BASE_ADDR + WEIGHT_block11_FIRST_FETCH_NUM * 24)
#define WEIGHT_block12_RW_next_BASE_ADDR (WEIGHT_block12_RW_BASE_ADDR + WEIGHT_block12_FIRST_FETCH_NUM * 24)
#define WEIGHT_block13_RW_next_BASE_ADDR (WEIGHT_block13_RW_BASE_ADDR + WEIGHT_block13_FIRST_FETCH_NUM * 24)
#define WEIGHT_block14_RW_next_BASE_ADDR (WEIGHT_block14_RW_BASE_ADDR + WEIGHT_block14_FIRST_FETCH_NUM * 24)
#define WEIGHT_block15_RW_next_BASE_ADDR (WEIGHT_block15_RW_BASE_ADDR + WEIGHT_block15_FIRST_FETCH_NUM * 24)
#define WEIGHT_block16_RW_next_BASE_ADDR (WEIGHT_block16_RW_BASE_ADDR + WEIGHT_block16_FIRST_FETCH_NUM * 24)
#define WEIGHT_block17_RW_next_BASE_ADDR (WEIGHT_block17_RW_BASE_ADDR + WEIGHT_block17_FIRST_FETCH_NUM * 24)
#define WEIGHT_block18_RW_next_BASE_ADDR (WEIGHT_block18_RW_BASE_ADDR + WEIGHT_block18_FIRST_FETCH_NUM * 24)
#define WEIGHT_block19_RW_next_BASE_ADDR (WEIGHT_block19_RW_BASE_ADDR + WEIGHT_block19_FIRST_FETCH_NUM * 24)
#define WEIGHT_block20_RW_next_BASE_ADDR (WEIGHT_block20_RW_BASE_ADDR + WEIGHT_block20_FIRST_FETCH_NUM * 24)
#define WEIGHT_block23_RW_next_BASE_ADDR (WEIGHT_block23_RW_BASE_ADDR + WEIGHT_block23_FIRST_FETCH_NUM * 24)
#define WEIGHT_block24_RW_next_BASE_ADDR (WEIGHT_block24_RW_BASE_ADDR + WEIGHT_block24_FIRST_FETCH_NUM * 24)

/*
	Act parameter read base addr.
*/

// read num info.
#define ACT_block00_HW_FETCH_RD_NUM (0x00000600)
#define ACT_block01_HW_FETCH_RD_NUM (0x00002000)
#define ACT_block02_HW_FETCH_RD_NUM (0x00002000)
#define ACT_block03_HW_FETCH_RD_NUM (0x00002000)
#define ACT_block04_HW_FETCH_RD_NUM (0x00002000)
#define ACT_block05_HW_FETCH_RD_NUM (0x00002000)
#define ACT_block06_HW_FETCH_RD_NUM (0x00002000)
#define ACT_block07_HW_FETCH_RD_NUM (0x00010000)
#define ACT_block08_HW_FETCH_RD_NUM (0x00010000)
#define ACT_block09_HW_FETCH_RD_NUM (0x00010000)
#define ACT_block10_HW_FETCH_RD_NUM (0x00010000)
#define ACT_block11_HW_FETCH_RD_NUM (0x00010000)
#define ACT_block12_HW_FETCH_RD_NUM (0x00008000)
#define ACT_block13_HW_FETCH_RD_NUM (0x00008000)
#define ACT_block14_HW_FETCH_RD_NUM (0x00008000)
#define ACT_block15_HW_FETCH_RD_NUM (0x00008000)
#define ACT_block16_HW_FETCH_RD_NUM (0x00002000)
#define ACT_block17_HW_FETCH_RD_NUM (0x00002000)
#define ACT_block18_HW_FETCH_RD_NUM (0x00002000)
#define ACT_block19_HW_FETCH_RD_NUM (0x00002000)
#define ACT_block20_HW_FETCH_RD_NUM (0x00001000)
#define ACT_block23_HW_FETCH_RD_NUM (0x00002000)
#define ACT_block24_HW_FETCH_RD_NUM (0x00001000)

// write num info.
#define ACT_block00_HW_FETCH_WR_NUM (0x00002000)
#define ACT_block01_HW_FETCH_WR_NUM (0x00002000)
#define ACT_block02_HW_FETCH_WR_NUM (0x00002000)
#define ACT_block03_HW_FETCH_WR_NUM (0x00002000)
#define ACT_block04_HW_FETCH_WR_NUM (0x00002000)
// #define ACT_block05_HW_FETCH_WR_NUM (0x00000400)
#define ACT_block05_HW_FETCH_WR_NUM (0x00001000)
// #define ACT_block06_HW_FETCH_WR_NUM (0x00000200)
#define ACT_block06_HW_FETCH_WR_NUM (0x00001000)
#define ACT_block07_HW_FETCH_WR_NUM (0x00010000)
#define ACT_block08_HW_FETCH_WR_NUM (0x00010000)
// #define ACT_block09_HW_FETCH_WR_NUM (0x00001800)
#define ACT_block09_HW_FETCH_WR_NUM (0x00002000)
// #define ACT_block10_HW_FETCH_WR_NUM (0x00000c00)
#define ACT_block10_HW_FETCH_WR_NUM (0x00001000)
#define ACT_block11_HW_FETCH_WR_NUM (0x00008000)
#define ACT_block12_HW_FETCH_WR_NUM (0x00008000)
#define ACT_block13_HW_FETCH_WR_NUM (0x00001000)
// #define ACT_block13_HW_FETCH_WR_NUM (0x00000c00)
// #define ACT_block14_HW_FETCH_WR_NUM (0x00000600)
#define ACT_block14_HW_FETCH_WR_NUM (0x00001000)
#define ACT_block15_HW_FETCH_WR_NUM (0x00002000)
#define ACT_block16_HW_FETCH_WR_NUM (0x00004000)
#define ACT_block17_HW_FETCH_WR_NUM (0x00001000)
// #define ACT_block17_HW_FETCH_WR_NUM (0x00000600)
// #define ACT_block18_HW_FETCH_WR_NUM (0x00000400)
#define ACT_block18_HW_FETCH_WR_NUM (0x00001000)
#define ACT_block19_HW_FETCH_WR_NUM (0x00001000)
#define ACT_block20_HW_FETCH_WR_NUM (0x00002000)
#define ACT_block23_HW_FETCH_WR_NUM (0x00001000)
#define ACT_block24_HW_FETCH_WR_NUM (0x00002000)

// 两片buffer的大小和基地址
#define ACT_BUFFER0_SCALE (0X01000000) // 16MB can change!
#define ACT_BUFFER1_SCALE (0X01000000) // 16MB can change!

#define ACT_BUFFER0_BASE_ADDR (WEIGHT_block24_RW_BASE_ADDR + HEX_4KB_INCRE * 128)
#define ACT_BUFFER1_BASE_ADDR (ACT_BUFFER0_BASE_ADDR + ACT_BUFFER0_SCALE)

// 软件处理完数据 暂存区 的基地址
#define ACT_block04_SOFT_PAD_OUT_SCALE (ACT_block07_HW_FETCH_RD_NUM * 8)
#define ACT_block56_SOFT_L2NORM_SCALE (ACT_block05_HW_FETCH_RD_NUM * 25)

#define ACT_block04_SOFT_PAD_OUT_BASE_ADDR (ACT_BUFFER1_BASE_ADDR + ACT_BUFFER1_SCALE)
#define ACT_block56_SOFT_L2NORM_BASE_ADDR (ACT_block04_SOFT_PAD_OUT_BASE_ADDR + ACT_block04_SOFT_PAD_OUT_SCALE)

// 结果存放区
#define ACT_block05_OUT_SCALE (ACT_block05_HW_FETCH_WR_NUM * 25)
#define ACT_block09_OUT_SCALE (ACT_block09_HW_FETCH_WR_NUM * 4)
#define ACT_block13_OUT_SCALE (ACT_block13_HW_FETCH_WR_NUM * 2)
#define ACT_block17_OUT_SCALE (ACT_block17_HW_FETCH_WR_NUM * 1)

#define ACT_block06_OUT_SCALE (ACT_block06_HW_FETCH_WR_NUM * 25)
#define ACT_block10_OUT_SCALE (ACT_block10_HW_FETCH_WR_NUM * 4)
#define ACT_block14_OUT_SCALE (ACT_block14_HW_FETCH_WR_NUM * 2)
#define ACT_block18_OUT_SCALE (ACT_block18_HW_FETCH_WR_NUM * 1)

#define ACT_block24_OUT_SCALE (ACT_block24_HW_FETCH_WR_NUM * 1)

#define ACT_block05_OUT_BASE_ADDR (ACT_block56_SOFT_L2NORM_BASE_ADDR + ACT_block56_SOFT_L2NORM_SCALE)
#define ACT_block09_OUT_BASE_ADDR (ACT_block05_OUT_BASE_ADDR + ACT_block05_OUT_SCALE)
#define ACT_block13_OUT_BASE_ADDR (ACT_block09_OUT_BASE_ADDR + ACT_block09_OUT_SCALE)
#define ACT_block17_OUT_BASE_ADDR (ACT_block13_OUT_BASE_ADDR + ACT_block13_OUT_SCALE)

#define ACT_block06_OUT_BASE_ADDR (ACT_block17_OUT_BASE_ADDR + ACT_block17_OUT_SCALE)
#define ACT_block10_OUT_BASE_ADDR (ACT_block06_OUT_BASE_ADDR + ACT_block06_OUT_SCALE)
#define ACT_block14_OUT_BASE_ADDR (ACT_block10_OUT_BASE_ADDR + ACT_block10_OUT_SCALE)
#define ACT_block18_OUT_BASE_ADDR (ACT_block14_OUT_BASE_ADDR + ACT_block14_OUT_SCALE)
#define ACT_block24_OUT_BASE_ADDR (ACT_block18_OUT_BASE_ADDR + ACT_block18_OUT_SCALE)

// ACT read Addr
#define ACT_block00_HW_RD_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)
#define ACT_block01_HW_RD_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block02_HW_RD_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)
#define ACT_block03_HW_RD_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block04_HW_RD_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)
#define ACT_block05_HW_RD_BASE_ADDR (ACT_block56_SOFT_L2NORM_BASE_ADDR)
#define ACT_block06_HW_RD_BASE_ADDR (ACT_block56_SOFT_L2NORM_BASE_ADDR)
#define ACT_block07_HW_RD_BASE_ADDR (ACT_block04_SOFT_PAD_OUT_BASE_ADDR)
#define ACT_block08_HW_RD_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)
#define ACT_block09_HW_RD_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block10_HW_RD_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block11_HW_RD_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block12_HW_RD_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)
#define ACT_block13_HW_RD_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block14_HW_RD_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block15_HW_RD_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block16_HW_RD_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)
#define ACT_block17_HW_RD_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block18_HW_RD_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block19_HW_RD_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block20_HW_RD_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)
#define ACT_block23_HW_RD_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block24_HW_RD_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)

// ACT write Addr
#define ACT_block00_HW_WR_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block01_HW_WR_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)
#define ACT_block02_HW_WR_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block03_HW_WR_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)
#define ACT_block04_HW_WR_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block05_HW_WR_BASE_ADDR (ACT_block05_OUT_BASE_ADDR)
#define ACT_block06_HW_WR_BASE_ADDR (ACT_block06_OUT_BASE_ADDR)
#define ACT_block07_HW_WR_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)
#define ACT_block08_HW_WR_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block09_HW_WR_BASE_ADDR (ACT_block09_OUT_BASE_ADDR)
#define ACT_block10_HW_WR_BASE_ADDR (ACT_block10_OUT_BASE_ADDR)
#define ACT_block11_HW_WR_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)
#define ACT_block12_HW_WR_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block13_HW_WR_BASE_ADDR (ACT_block13_OUT_BASE_ADDR)
#define ACT_block14_HW_WR_BASE_ADDR (ACT_block14_OUT_BASE_ADDR)
#define ACT_block15_HW_WR_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)
#define ACT_block16_HW_WR_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block17_HW_WR_BASE_ADDR (ACT_block17_OUT_BASE_ADDR)
#define ACT_block18_HW_WR_BASE_ADDR (ACT_block18_OUT_BASE_ADDR)
#define ACT_block19_HW_WR_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)
#define ACT_block20_HW_WR_BASE_ADDR (ACT_BUFFER1_BASE_ADDR)
#define ACT_block23_HW_WR_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)
#define ACT_block24_HW_WR_BASE_ADDR (ACT_block24_OUT_BASE_ADDR)

/* Task2 system info. */
/* Move data from hps_ddr to fpga_ddr. */
#define T2_HPS2FPGA_SRC_BASE_ADDR (BIAS_block00_RW_BASE_ADDR)
// 待修改
// #define T2_ACT_HPS2FPGA_SRC_SCALE (ACT_block00_HW_RD_BASE_ADDR - BIAS_block00_RW_BASE_ADDR)
//#define T2_HPS2FPGA_SRC_SCALE (ACT_block01_HW_RD_BASE_ADDR - BIAS_block00_RW_BASE_ADDR)
#define T2_HPS2FPGA_SRC_SCALE (ACT_block05_OUT_BASE_ADDR - BIAS_block00_RW_BASE_ADDR)
#define T2_HPS2FPGA_DES_BASE_ADDR (BIAS_block00_RW_BASE_ADDR)
#define T2_HPS2FPGA_DES_SCALE (T2_HPS2FPGA_SRC_SCALE)

#define T2_ACT_HPS2FPGA_SRC_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)
#define T2_ACT_HPS2FPGA_SRC_SCALE (ACT_block04_SOFT_PAD_OUT_BASE_ADDR - ACT_BUFFER0_BASE_ADDR + 0X01000000)

#define T2_ACT_HPS2FPGA_DES_BASE_ADDR (ACT_BUFFER0_BASE_ADDR)												//输入图片搬运的基地址
#define T2_ACT_HPS2FPGA_DES_SCALE (ACT_block04_SOFT_PAD_OUT_BASE_ADDR - ACT_BUFFER0_BASE_ADDR + 0X01000000) //每个block计算结果存放的地址
#define T2_PARAM_HPS2FPGA_SRC_SCALE (ACT_BUFFER0_BASE_ADDR - BIAS_block00_RW_BASE_ADDR)						//所有参数区域的长度

/*
#define TASK2_FPGS2HPS_SRC_BASE_ADDR			  (ACT_block01_HW_RD_BASE_ADDR							)
#define TASK2_FPGS2HPS_SRC_SCALE				  (ACT_block00_HW_FETCH_WR_NUM*100						)
#define TASK2_FPGS2HPS_DES_BASE_ADDR			  (0X30000000												)
#define TASK2_FPGS2HPS_DES_SCALE				  (FPGS2HPS_SRC_SCALE										)
*/
