#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 25 15:17:32 2023
# Process ID: 16896
# Current directory: D:/AAAA/study/CS202jizu/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19784 D:\AAAA\study\CS202jizu\project\project.xpr
# Log file: D:/AAAA/study/CS202jizu/project/vivado.log
# Journal file: D:/AAAA/study/CS202jizu/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AAAA/study/CS202jizu/project/project.xpr
update_compile_order -fileset sources_1
reset_run uart_bmpg_0_synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top control32 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CPU_TOP [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source sim_executs32.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CPU_TOP_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source CPU_TOP_tb.tcl
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/AAAA/study/CS202jizu/project/prgmip32.coe}] [get_ips prgrom]
generate_target all [get_files  D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_runs -jobs 8 prgrom_synth_1
export_simulation -of_objects [get_files D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/prgrom/prgrom.xci] -directory D:/AAAA/study/CS202jizu/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/AAAA/study/CS202jizu/project/project.ip_user_files -ipstatic_source_dir D:/AAAA/study/CS202jizu/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/modelsim} {questa=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/questa} {riviera=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/riviera} {activehdl=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source CPU_TOP_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
close_sim
launch_simulation
source CPU_TOP_tb.tcl
add_wave {{/CPU_TOP_tb/test}} 
relaunch_sim
add_wave {{/CPU_TOP_tb/test/control32_dut}} 
add_wave {{/CPU_TOP_tb/test/dmemory32_dut}} 
close_sim
launch_simulation
source CPU_TOP_tb.tcl
add_wave {{/CPU_TOP_tb/test/control32_dut}} 
relaunch_sim
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/AAAA/study/CS202jizu/project/dmem32.coe}] [get_ips RAM]
generate_target all [get_files  D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 8 RAM_synth_1
export_simulation -of_objects [get_files D:/AAAA/study/CS202jizu/project/project.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/AAAA/study/CS202jizu/project/project.ip_user_files/sim_scripts -ip_user_files_dir D:/AAAA/study/CS202jizu/project/project.ip_user_files -ipstatic_source_dir D:/AAAA/study/CS202jizu/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/modelsim} {questa=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/questa} {riviera=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/riviera} {activehdl=D:/AAAA/study/CS202jizu/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source CPU_TOP_tb.tcl
add_wave {{/CPU_TOP_tb/test/dmemory32_dut}} 
relaunch_sim
add_wave {{/CPU_TOP_tb/test/decode32_dut}} 
relaunch_sim
close_sim
launch_simulation
source CPU_TOP_tb.tcl
add_wave {{/CPU_TOP_tb/test/dmemory32_dut}} 
relaunch_sim
add_wave {{/CPU_TOP_tb/test/MemOrIO_dut}} 
relaunch_sim
add_wave {{/CPU_TOP_tb/test/control32_dut}} 
relaunch_sim
add_wave {{/CPU_TOP_tb/test/programrom_dut}} 
relaunch_sim
add_wave {{/CPU_TOP_tb/test/programrom_dut/i_cache_dut}} 
relaunch_sim
add_wave {{/CPU_TOP_tb/test/Ifetc32_dut}} 
relaunch_sim
close_sim
close_sim
