==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 935.012 ; gain = 841.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 935.012 ; gain = 841.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'soft_max' into 'dense' (dense.cpp:42).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 935.012 ; gain = 841.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 935.012 ; gain = 841.551
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Dense_Loop' (dense.cpp:30) in function 'dense' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Flat_Loop' (dense.cpp:35) in function 'dense' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Sum_Loop' (dense.cpp:11) in function 'dense' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Prediction_Loop' (dense.cpp:17) in function 'dense' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_array' (dense.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_array' (dense.cpp:26) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 935.012 ; gain = 841.551
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 935.012 ; gain = 841.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Dense_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.936 seconds; current allocated memory: 104.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 104.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dense' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dense_fadd_32ns_32ns_32_2_full_dsp_1' to 'dense_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fmul_32ns_32ns_32_2_max_dsp_1' to 'dense_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fdiv_32ns_32ns_32_5_1' to 'dense_fdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fexp_32ns_32ns_32_3_full_dsp_1' to 'dense_fexp_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_fadd_32ns_3bkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fdiv_32ns_3dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fexp_32ns_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fmul_32ns_3cud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_mux_32_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 106.016 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 31.29 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 935.012 ; gain = 841.551
INFO: [VHDL 208-304] Generating VHDL RTL for dense.
INFO: [VLOG 209-307] Generating Verilog RTL for dense.
INFO: [HLS 200-112] Total elapsed time: 10.081 seconds; peak allocated memory: 106.016 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 956.137 ; gain = 862.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 956.137 ; gain = 862.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'soft_max' into 'dense' (dense.cpp:42).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 956.137 ; gain = 862.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 956.137 ; gain = 862.230
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Dense_Loop' (dense.cpp:30) in function 'dense' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Flat_Loop' (dense.cpp:35) in function 'dense' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Sum_Loop' (dense.cpp:11) in function 'dense' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Prediction_Loop' (dense.cpp:17) in function 'dense' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_array' (dense.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'flat_array' (dense.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prediction' (dense.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_array' (dense.cpp:26) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 956.137 ; gain = 862.230
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 956.137 ; gain = 862.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Dense_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.068 seconds; current allocated memory: 104.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 104.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dense' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dense_fadd_32ns_32ns_32_2_full_dsp_1' to 'dense_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fmul_32ns_32ns_32_2_max_dsp_1' to 'dense_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fdiv_32ns_32ns_32_5_1' to 'dense_fdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fexp_32ns_32ns_32_3_full_dsp_1' to 'dense_fexp_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_fadd_32ns_3bkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fdiv_32ns_3dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fexp_32ns_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fmul_32ns_3cud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_mux_32_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 105.951 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 31.29 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 956.137 ; gain = 862.230
INFO: [VHDL 208-304] Generating VHDL RTL for dense.
INFO: [VLOG 209-307] Generating Verilog RTL for dense.
INFO: [HLS 200-112] Total elapsed time: 10.287 seconds; peak allocated memory: 105.951 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 955.414 ; gain = 861.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 955.414 ; gain = 861.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.414 ; gain = 861.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:42) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.414 ; gain = 861.941
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Dense_Loop' (dense.cpp:30) in function 'dense' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Flat_Loop' (dense.cpp:35) in function 'dense' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Sum_Loop' (dense.cpp:11) in function 'soft_max' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Prediction_Loop' (dense.cpp:17) in function 'soft_max' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_array' (dense.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'flat_array' (dense.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prediction' (dense.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_array' (dense.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:42) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.414 ; gain = 861.941
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.414 ; gain = 861.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Dense_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.214 seconds; current allocated memory: 104.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 104.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dense' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dense_fadd_32ns_32ns_32_2_full_dsp_1' to 'dense_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fmul_32ns_32ns_32_2_max_dsp_1' to 'dense_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fdiv_32ns_32ns_32_5_1' to 'dense_fdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fexp_32ns_32ns_32_3_full_dsp_1' to 'dense_fexp_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_fadd_32ns_3bkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fdiv_32ns_3dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fexp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fmul_32ns_3cud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_mux_32_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 105.884 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 31.29 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 955.414 ; gain = 861.941
INFO: [VHDL 208-304] Generating VHDL RTL for dense.
INFO: [VLOG 209-307] Generating Verilog RTL for dense.
INFO: [HLS 200-112] Total elapsed time: 10.518 seconds; peak allocated memory: 105.884 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 955.906 ; gain = 862.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 955.906 ; gain = 862.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.906 ; gain = 862.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:42) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.906 ; gain = 862.457
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_array' (dense.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dense_array' (dense.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:42) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dense.cpp:26:33) to (dense.cpp:26:33) in function 'dense'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.906 ; gain = 862.457
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Dense_Loop' (dense.cpp:30:6) in function 'dense' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.906 ; gain = 862.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Flat_Loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('w_sum', dense.cpp:36) and 'fadd' operation ('w_sum', dense.cpp:36).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.005 seconds; current allocated memory: 104.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 104.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dense' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dense_fadd_32ns_32ns_32_2_full_dsp_1' to 'dense_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fmul_32ns_32ns_32_2_max_dsp_1' to 'dense_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fdiv_32ns_32ns_32_5_1' to 'dense_fdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fexp_32ns_32ns_32_3_full_dsp_1' to 'dense_fexp_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fdiv_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fexp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 105.228 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 31.99 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 955.906 ; gain = 862.457
INFO: [VHDL 208-304] Generating VHDL RTL for dense.
INFO: [VLOG 209-307] Generating Verilog RTL for dense.
INFO: [HLS 200-112] Total elapsed time: 9.984 seconds; peak allocated memory: 105.228 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 955.711 ; gain = 862.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 955.711 ; gain = 862.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 955.711 ; gain = 862.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:42) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 955.711 ; gain = 862.215
INFO: [HLS 200-489] Unrolling loop 'Flat_Loop' (dense.cpp:35) in function 'dense' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_array' (dense.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_array' (dense.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:42) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dense.cpp:26:33) to (dense.cpp:26:33) in function 'dense'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 955.711 ; gain = 862.215
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 955.711 ; gain = 862.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.944 seconds; current allocated memory: 104.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 104.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dense' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dense_fadd_32ns_32ns_32_2_full_dsp_1' to 'dense_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fmul_32ns_32ns_32_2_max_dsp_1' to 'dense_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fdiv_32ns_32ns_32_5_1' to 'dense_fdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fexp_32ns_32ns_32_3_full_dsp_1' to 'dense_fexp_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fdiv_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fexp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fmul_32ns_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_mux_32_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 105.673 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 31.29 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 955.711 ; gain = 862.215
INFO: [VHDL 208-304] Generating VHDL RTL for dense.
INFO: [VLOG 209-307] Generating Verilog RTL for dense.
INFO: [HLS 200-112] Total elapsed time: 9.919 seconds; peak allocated memory: 105.673 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 956.133 ; gain = 862.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 956.133 ; gain = 862.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 956.133 ; gain = 862.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:42) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 956.133 ; gain = 862.473
INFO: [HLS 200-489] Unrolling loop 'Flat_Loop' (dense.cpp:35) in function 'dense' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Sum_Loop' (dense.cpp:11) in function 'soft_max' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Prediction_Loop' (dense.cpp:17) in function 'soft_max' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_array' (dense.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'flat_array' (dense.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prediction' (dense.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_array' (dense.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:42) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 956.133 ; gain = 862.473
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 956.133 ; gain = 862.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.019 seconds; current allocated memory: 104.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 104.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dense' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dense_fadd_32ns_32ns_32_2_full_dsp_1' to 'dense_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fmul_32ns_32ns_32_2_max_dsp_1' to 'dense_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fdiv_32ns_32ns_32_5_1' to 'dense_fdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fexp_32ns_32ns_32_3_full_dsp_1' to 'dense_fexp_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fdiv_32ns_3dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fexp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fmul_32ns_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_mux_32_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 105.438 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 30.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 956.133 ; gain = 862.473
INFO: [VHDL 208-304] Generating VHDL RTL for dense.
INFO: [VLOG 209-307] Generating Verilog RTL for dense.
INFO: [HLS 200-112] Total elapsed time: 10.085 seconds; peak allocated memory: 105.438 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 955.242 ; gain = 861.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 955.242 ; gain = 861.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.242 ; gain = 861.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:42) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.242 ; gain = 861.480
INFO: [HLS 200-489] Unrolling loop 'Sum_Loop' (dense.cpp:11) in function 'soft_max' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Prediction_Loop' (dense.cpp:17) in function 'soft_max' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_array' (dense.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'flat_array' (dense.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prediction' (dense.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_array' (dense.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:42) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.242 ; gain = 861.480
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Dense_Loop' (dense.cpp:30:6) in function 'dense' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.242 ; gain = 861.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Flat_Loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('w_sum', dense.cpp:36) and 'fadd' operation ('w_sum', dense.cpp:36).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.069 seconds; current allocated memory: 104.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 104.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dense' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dense_fadd_32ns_32ns_32_2_full_dsp_1' to 'dense_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fmul_32ns_32ns_32_2_max_dsp_1' to 'dense_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fdiv_32ns_32ns_32_5_1' to 'dense_fdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fexp_32ns_32ns_32_3_full_dsp_1' to 'dense_fexp_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fdiv_32ns_3dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fexp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 105.510 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 31.29 MHz
INFO: [RTMG 210-279] Implementing memory 'dense_dense_weights_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 955.242 ; gain = 861.480
INFO: [VHDL 208-304] Generating VHDL RTL for dense.
INFO: [VLOG 209-307] Generating Verilog RTL for dense.
INFO: [HLS 200-112] Total elapsed time: 10.197 seconds; peak allocated memory: 105.510 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 956.066 ; gain = 863.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 956.066 ; gain = 863.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 956.066 ; gain = 863.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:43) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 956.066 ; gain = 863.230
INFO: [HLS 200-489] Unrolling loop 'Flat_Loop' (dense.cpp:36) in function 'dense' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Sum_Loop' (dense.cpp:11) in function 'soft_max' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Prediction_Loop' (dense.cpp:17) in function 'soft_max' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_array' (dense.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'flat_array' (dense.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prediction' (dense.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_array' (dense.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:43) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 956.066 ; gain = 863.230
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 956.066 ; gain = 863.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.06 seconds; current allocated memory: 104.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 104.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dense' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dense_fadd_32ns_32ns_32_2_full_dsp_1' to 'dense_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fmul_32ns_32ns_32_2_max_dsp_1' to 'dense_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fdiv_32ns_32ns_32_5_1' to 'dense_fdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fexp_32ns_32ns_32_3_full_dsp_1' to 'dense_fexp_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fdiv_32ns_3dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fexp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fmul_32ns_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_mux_32_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 105.458 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 30.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 956.066 ; gain = 863.230
INFO: [VHDL 208-304] Generating VHDL RTL for dense.
INFO: [VLOG 209-307] Generating Verilog RTL for dense.
INFO: [HLS 200-112] Total elapsed time: 10.127 seconds; peak allocated memory: 105.458 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 955.902 ; gain = 862.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 955.902 ; gain = 862.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 955.902 ; gain = 862.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:43) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.902 ; gain = 862.164
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Dense_Loop' (dense.cpp:31) in function 'dense' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Flat_Loop' (dense.cpp:36) in function 'dense' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_array' (dense.cpp:27) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'flat_array' (dense.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prediction' (dense.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_array' (dense.cpp:27) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.902 ; gain = 862.164
WARNING: [XFORM 203-522] Cannot merge loops in region 'Soft_max': data dependence(s) between loops prevent merging.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.902 ; gain = 862.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.996 seconds; current allocated memory: 113.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 114.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Dense_Loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 114.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 114.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_fadd_32ns_32ns_32_2_full_dsp_1' to 'dense_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fdiv_32ns_32ns_32_5_1' to 'dense_fdiv_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fexp_32ns_32ns_32_3_full_dsp_1' to 'dense_fexp_32ns_3dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fdiv_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fexp_32ns_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_mux_32_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 115.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dense' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dense_fmul_32ns_32ns_32_2_max_dsp_1' to 'dense_fmul_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_fadd_32ns_3bkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fmul_32ns_3eOg': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_mux_32_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 116.622 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 31.29 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 955.902 ; gain = 862.164
INFO: [VHDL 208-304] Generating VHDL RTL for dense.
INFO: [VLOG 209-307] Generating Verilog RTL for dense.
INFO: [HLS 200-112] Total elapsed time: 10.615 seconds; peak allocated memory: 116.622 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx2020/Vivado/2020.1/common/technology/xilinx/Virtex-7/Virtex-7_fpv7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7_fpv7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'dense.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 955.211 ; gain = 861.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 955.211 ; gain = 861.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.211 ; gain = 861.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:42) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.211 ; gain = 861.625
INFO: [HLS 200-489] Unrolling loop 'Flat_Loop' (dense.cpp:35) in function 'dense' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Sum_Loop' (dense.cpp:11) in function 'soft_max' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Prediction_Loop' (dense.cpp:17) in function 'soft_max' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_weights.7' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_array' (dense.cpp:26) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'flat_array' (dense.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prediction' (dense.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_weights.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_array' (dense.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'soft_max' into 'dense' (dense.cpp:42) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.211 ; gain = 861.625
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 955.211 ; gain = 861.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dense' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.213 seconds; current allocated memory: 104.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 104.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/flat_array_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dense/prediction_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dense' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'dense_fadd_32ns_32ns_32_2_full_dsp_1' to 'dense_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fmul_32ns_32ns_32_2_max_dsp_1' to 'dense_fmul_32ns_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fdiv_32ns_32ns_32_5_1' to 'dense_fdiv_32ns_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_fexp_32ns_32ns_32_3_full_dsp_1' to 'dense_fexp_32ns_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dense_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fdiv_32ns_3dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fexp_32ns_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_fmul_32ns_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dense_mux_32_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 105.455 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 30.58 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 955.211 ; gain = 861.625
INFO: [VHDL 208-304] Generating VHDL RTL for dense.
INFO: [VLOG 209-307] Generating Verilog RTL for dense.
INFO: [HLS 200-112] Total elapsed time: 10.449 seconds; peak allocated memory: 105.455 MB.
