---
title: Semiconductor
layout: post
permalink: /cmos/
---

<h4>This section is a mashup of semiconductor industry topics from a 1H'2019 Google Keep archive (which is a little clunky to export. Work in progress.)</h4>

<!--
<a href="https://twitter.com/search?q=semiconductor%20(from%3Abrianpiercy)&src=typed_query">My Twitter</a> | 
<a href="https://google.com/search?q='semiconductor'">Google Search</a><br>
-->

<div style="column-count: 2;">
<!--
<a href="https://www.allaboutcircuits.com/technical-articles/category/analog/
">analog articles (all about circuits)</a><br>
<a href="/cmos/chips-analog-evo-algorithm.html">analog evo algorithm</a><br>

<a href="https://johv.dk/blog/bare-metal-assembly-tutorial.html">(bare metal) assembly langugage (johv.dk)</a><br>

<a href="/cmos/chips_batteries.html">battery tech</a><br>
<a href="/cmos/chips_networking_bitrates.html">bit rates</a><br>
<a href="https://github.com/leandromoreira/digital_video_introduction#how-does-a-video-codec-work">codecs (github)</a><br>

<div class="textcard">
<strong>Baidu</strong><br>
<a href="https://github.com/baidu-research/warp-ctc">Warp (Github)</a><br>
</div>

<div class="textcard">
<strong>Circuit Design:</strong><br>
<a href="https://semiwiki.com/semiconductor-manufacturers/tsmc/285856-effect-of-design-on-transistor-density/">Stdcell library density, TSMC 7FF</a><br>
<a href="http://vlsi.cornell.edu/~rajit/ps/rc_overview.pdf">async logic (cornell)</a><br>
<a href="http://semiengineering.com/asynchronous-design-is-it-time-yet/">async logic (semi engrng)</a><br>
<a href="http://bsim.berkeley.edu/?page=BSIM6_LR">bsim</a><br>
<a href="/cmos/circuits_butterworth_filters.html">butterworth filters</a><br>
<a href="/cmos/chips_clock_gating.html">clock gating</a><br>
<a href="/cmos/chips_clock_trees.html">clock trees</a><br>
<a href="/px/chips/vlsi-automation-book-cover.png"><img src="/px/chips/vlsi-automation-book-cover.png" width="95%"></a><br>
<a href="/px/chips/cmos-ckt-design-sim-3rd.png"><img src="/px/chips/cmos-ckt-design-sim-3rd.png" width="95%"></a><br>
<a href="http://cmosedu.com/cmos1/book.htm"><img src="/px/chips/cv_4th_big.jpg" width="95%"></a><br>

<a href="/px/chips/mixedsignal-cktdesign-2nd-cover.png">
<img src="/px/chips/mixedsignal-cktdesign-2nd-cover.png" width="95%"><br>
mixed signal design book notes</a><br>
<a href="/cmos/chips_myhdl.html">myhdl</a>

</div>

<div class="textcard">
<strong>CPU Architectures:</strong><br>

<a href="https://cacm.acm.org/magazines/2020/7/245701-domain-specific-hardware-accelerators/fulltext#R24">
	Domain-specific hardware accelerators (ACM)</a><br><br>
<a href="/px/chips/quant-arch/book-cover.png">
	<img src="/px/chips/quant-arch/book-cover.png" width="95%"><br>quant architecture book notes</a><br>
<a href="https://github.com/larsbrinkhoff/awesome-cpus">docs (github)</a><br>
<a href="http://igoro.com/archive/gallery-of-processor-cache-effects/">cache behaviors (igoro.com)</a><br>
<a href="https://www.agner.org/optimize/microarchitecture.pdf">microarchitectures (agner)</a><br>	 
<a href="https://easyperf.net/blog/2019/05/06/Estimating-branch-probability">branch probability (easyperf)</a><br>
<a href="https://easyperf.net/blog/2019/02/09/Top-Down-performance-analysis-methodology">benchmarking (easyperf)</a><br>
<a href="https://easyperf.net/blog/2019/04/03/Precise-timing-of-machine-code-with-Linux-perf">machine code timing (easyperf)</a><br>
<a href="http://danluu.com/2choices-eviction/">caches: lru-vs-random (dan luu)</a><br>
<a href="https://easyperf.net/notes/">c++ compiler optimizations</a><br>
<a href="https://gist.github.com/nadavrot/5b35d44e8ba3dd718e595e40184d03f0">hiperf matrix multiply, skylake, avx2</a><br>
<a href="https://semiengineering.com/what-is-a-custom-processor/">what is a custom processor (semi engrng)</a><br>
<a href="https://www.agner.org/optimize/">agner.org resources</a><br>
<a href="https://easyperf.net/blog/2019/09/06/Intel-PT-part3">easyperf p3: glitches</a><br>
<a href="https://easyperf.net/blog/2019/09/13/Intel-PT-part4">easyperf p4: profiling</a><br>
<a href="https://github.com/cirosantilli/x86-bare-metal-examples">x86 bare metal tools</a><br>
<a href="/cmos/chips_architecture.html">cpus: architecture notes</a><br>
<a href="/cmos/chips_RISC-V.html">cpus: risc-v</a><br>
<a href="/cmos/chips_RISC-V_from_scratch.html">cpus: risc-v from scratch</a><br>
<a href="/cmos/chips_CPU_RiscV_SweRV.html">cpus: risc-v/swerv</a><br>
</div>

<a href="/cmos/chips_economics.html">biz: economics</a><br>
<a href="/cmos/chips_mckinsey.html">biz: mckinsey</a><br>

<div class="textcard">
<strong>Design tools</strong><br>
<a href="https://github.com/HewlettPackard/cacti">cacti/github</a><br>
<a href="https://circuitmaker.com/">circuitmaker</a><br>
<a href="https://www.allaboutcircuits.com/news/ic-design-resources-roundup-mentor-cadence-synoy/">mentor-cadence-synopsys</a><br>
<a href="https://github.com/banach-space/llvm-tutor">lvm-tutor</a><br>
<a href="http://opencircuitdesign.com/magic/">Open Ckt Design (Xcircuit, Irsim, Magic)</a><br>
<a href="https://en.wikipedia.org/wiki/Category:EDA_file_formats">file formats wikipedia</a><br>
<a href="http://www.cnf.cornell.edu/cnf_spie9.html">gds file format</a><br>
<a href="http://www.nangate.com/?page_id=2328">Nangate (15nm)</a><br>
</div>



<div class="textcard">
	<strong>floating point math</strong><br>
	<a href="https://www.evanmiller.org/the-floppy-disk-of-floating-point.html">
		The floppy disk of floating point math</a>
	</div>
	
<div class="textcard">
<strong>Gallium Arsenide</strong><br>
<a href="https://www.allaboutcircuits.com/news/gallium-arsenide-another-player-in-semiconductor-technology/">All About Circuits</a><br> 
</div>

<div class="textcard">
<strong>garbage collection</strong><br>
<a href="https://spectrum.ieee.org/tech-talk/computing/hardware/this-little-device-relieves-a-cpu-from-its-garbage-collection-duties">GC accelerators</a><br>     
</div>

<div class="textcard">
<strong>Google TPU</strong><br>
<a href="/cmos/chips_TPU_edge.html">google tpu/edge</a><br>
<a href="https://www-nextplatform-com.cdn.ampproject.org/c/s/www.nextplatform.com/2018/05/10/tearing-apart-googles-tpu-3-0-ai-coprocessor/amp/">TPU 3.0 teardown</a><br>
<a href="https://www.nextplatform.com/2017/05/22/hood-googles-tpu2-machine-learning-clusters/">TPU2 clusters</a><br>
<a href="https://blog.riseml.com/comparing-google-tpuv2-against-nvidia-v100-on-resnet-50-c2bbb6a51e5e">
	TPU2 vs nV v100, Resnet50</a><br>
<a href="https://www.nextplatform.com/2017/04/05/first-depth-look-googles-tpu-architecture/">TPU first look</a><br>
<a href="https://arxiv.org/pdf/1704.04760.pdf">TPU performance (ArXiV)</a><br>
</div>

<div class="textcard">
<strong>GPUs - selected topics</strong><br>
<a href="http://parallel.vub.ac.be/~jan/papers/Lemeire2016_Microbenchmarks_for_GPU_characteristics_forPDP2016.pdf">micro-benchmarks - survey</a><br>
<a href="https://arxiv.org/pdf/1804.06826.pdf">micro-benchmarks - nV Volta</a><br>
<a href="https://research.google/pubs/pub45226/">GPUCC (open-source GPU compiler)</a><br>
<a href="https://devblogs.nvidia.com/parallelforall/fast-multi-gpu-collectives-nccl/
">NCCL nV Interconnect</a><br>
<a href="https://www.nextplatform.com/2017/03/14/3d-stacking-boost-gpu-machine-learning/">3d memory stacks</a><br>
<a href="https://pure.tue.nl/ws/files/39759895/20161018_Li.pdf">GPU Performance Modeling (pdf, 2016)</a><br>
</div>

<a href="http://www.circuitstoday.com/half-adder">what is a half-adder</a><br>
<a href="/cmos/chips_image_sensor.html">image sensors</a><br>		     
<a href="/cmos/chips_magnetics_inductors.html">inductors</a><br>
<a href="https://semiengineering.com/using-multiple-inferencing-chips-in-neural-networks/">inferencing/multiple</a><br>
<a href="/cmos/chips_interconnect.html">interconnect</a><br>
<a href="/cmos/chips_interrupts.html">interrupts</a><br>

<!--
<div class="textcard">
<strong>IoT topics</strong><br>
<a href="/cmos/chips_IoT_bluetooth.html">bluetooth</a><br>
<a href="/cmos/chips_IOT-.html">IOT (general)</a><br>
<a href="/cmos/chips_IoT_LoRaWan.html">LoRaWan</a><br>				     
<a href="/cmos/chips_IoT_platforms.html">platforms</a><br>
<a href="/cmos/chips_IoT_sensors.html">sensors</a><br>		     
<a href="/cmos/chips_IoT_standards.html">stds</a><br>
</div>

<div class="textcard">
<strong>IP topics</strong><br>
<a href="https://www.chipestimate.com/vendorlist.php?s=123">IP / chipestimate.com</a><br>
<a href="/cmos/chips_IP_qual_stds.html">IP/ qual stds</a><br
</div>

<div class="textcard">
<strong>Lidar</strong><br>
<a href="https://arstechnica.com/cars/2019/02/the-ars-technica-guide-to-the-lidar-industry/">Ars Technica (2019)</a><br>
<a href="https://arstechnica.com/cars/2020/02/whos-really-gaining-traction-in-the-hype-filled-lidar-industry/#p3">Ars Technica (2020)</a><br>
</div>

<div class="textcard">
<strong>memory topics</strong><br>
<a href="/cmos/chips_Memory.html">memories</a><br>
<a href="/cmos/chips_memory_inference.html">memory/inference</a><br>
<a href="/cmos/chips_memory_inference_tradeoffs.html">memory/inference/tradeoffs</a><br>
<a href="/cmos/chips_memory_LPDDR5.html">memory/lpddr5</a><br>
<a href="/cmos/chips_memory_process_controls.html">memory/process controls</a><br>
<a href="/cmos/chips_memory_speed.html">memory/speeds</a><br>
<a href="/cmos/chips_sram_problems.html">memory/sram problems</a><br>
<a href="/cmos/chips_dram_speed_vs_energy.html">memory/dram speed vs energy</a><br>		     
<a href="https://www.allaboutcircuits.com/technical-articles/executing-commands-memory-dram-commands/">memory/dram executing commands</a><br>
</div>

<div class="textcard">
<strong>networking</strong><br>
<a href="/pdfs/chips/Networking-protocols.pdf">networking protocols</a><br>
<a href="https://tls.ulfheim.net/">TLS illustrated</a><br>
</div>

<div class="textcard">
<strong>Neuromorphic Compute</strong><br>
<a href="https://spectrum.ieee.org/tech-talk/semiconductors/processors/lowpower-ai-startup-eta-compute-delivers-first-commercial-chips">ETA Compute</a><br>
<a href="https://spectrum.ieee.org/semiconductors/design/neuromorphic-chips-are-destined-for-deep-learningor-obscurity">Industry Review (2017)</a><br>
</div>

<div class="textcard">
<strong>Neurostream</strong><br>
<a href="https://www.nextplatform.com/2017/02/02/memory-core-new-deep-learning-research-chip/">
	Next Platform (2017)</a><br>
</div>


<a href="https://slideslive.com/38921492/efficient-processing-of-deep-neural-network-from-algorithms-to-hardware-architectures">DNNs & hardware</a><br>

<div class="textcard">
<strong>noise</strong><br>
<a href="https://www.allaboutcircuits.com/technical-articles/introduction-to-statistical-noise-analysis-basic-calculations">statistical noise analysis</a><br>
<a href="https://www.allaboutcircuits.com/technical-articles/how-a-ground-plane-reduces-pcb-noise/">how ground planes help</a><br>
</div>

<a href="https://theopenroadproject.org/">openroad</a>    <br> 
<a href="/cmos/chips_camera_optics_smartphone.html">optics</a><br>

<div class="textcard">
<strong>optical networking</strong><br>
<a href="/pdfs/optical/optical-networking-intro.pdf">
<img src="/px/optical/optical-networking-cover.png" width="95%"></a><br>
</div>

<a href="/cmos/chips_pass_transistors.html">pass transistors</a><br>
<a href="/cmos/chips_passive_component_symbols.html">passive component symbols</a><br>
<a href="/cmos/chips-pentium4-ibm.html">pentium4/ibm</a><br>
<a href="/cmos/chips_phase_locked_loops.html">plls</a><br>
<a href="http://www.anandtech.com/print/8223/an-introduction-to-semiconductor-physics-technology-and-industry">physics</a><br>
<a href="/cmos/chips_physics_linewidth.html">physics/linewidths</a><br>
<a href="/cmos/chips_popcount.html">popcount</a><br>
<a href="/cmos/chips_power.html">power</a><br>
<a href="/cmos/chips_probe_cards.html">probe cards</a><br>
<a href="/cmos/chips_pufs.html">pufs</a><br>
<a href="/cmos/chips_PUFs.html">pufs (more)</a><br>

<a href="/cmos/chips_quantum_computing.html">quantum computing</a><br>

<div class="textcard">
<strong>rf topics</strong><br>
<a href="http://www.antenna-theory.com/">Antenna Theory</a><br>
<a href="https://semiengineering.com/antenna-array-design-for-adas/">Antenna array design</a><br>
<a href="https://semiengineering.com/5g-beamforming-antennas-create-design-test-problems/">5G beamforming problems</a><br>
<a href="https://spectrum.ieee.org/tech-talk/telecom/wireless/manhole-covers-serve-as-antennas-expanding-network-coverage">Manhole covers as antennas</a><br>
<a href="https://www.allaboutcircuits.com/technical-articles/an-introduction-to-antenna-basics/">Antenna basics</a><br>
<a href="https://www.allaboutcircuits.com/technical-articles/antenna-basics-field-radiation-patterns-permittivity-directivity-gain/">Antenna basics (2)</a><br>
<a href="https://www.wired.com/story/get-to-know-maxwells-equationsyoure-using-them-right-now/
">maxwell equations</a><br>
<a href="http://www.silabs.com/whitepapers/wireless-protocols">wireless protocols</a><br>
<a href="https://www.allaboutcircuits.com/technical-articles/how-to-use-a-nyquist-plot-for-ac-analysis/
">nyquist plots</a><br>
<a href="https://www.allaboutcircuits.com/technical-articles/understanding-nyquist-plots-for-second-order-filters/
">nyquist plots - 2nd order filters</a><br>
</div>

<a href="https://blackhole12.com/blog/risc-is-fundamentally-unscalable/">risc architecture scalability</a><br>

<a href="/cmos/chips_sensors.html">sensors</a><br>
<a href="https://www.allaboutcircuits.com/technical-articles/understanding-and-modeling-piezoelectric-sensors/">sensors (acoustic)</a><br>
<a href="/cmos/chips_serdes_5nm.html">serdes (5nm)</a><br>
<a href="/cmos/chips_soft_magnets.html">soft magnets</a><br>
<a href="https://luaradio.io/new-to-sdr.html">software defined radio</a><br>
<a href="/cmos/static-logic.html">static logic</a><br>

<a href="/cmos/chips_testers_test_data.html">testers/test data</a>  <br>
<a href="/cmos/_chips_memory-thin-film-selectors.html">thin films</a><br>
<a href="/cmos/chips_cpu_tomasulo_algorithm.html">tomasulo algorithm	</a><br>     

<a href="/cmos/chips_verilog_shift_registers.html">verilog shift registers</a><br>
<a href="/cmos/chips_vibration_harvesting.html">vibration harvesting</a><br>

<a href="/cmos/chips_dram_executing_commands_in_memory.html">dram executing commands in memory</a><br>
<a href="/cmos/chips_hailo_edge_deep_learning.html">hailo</a><br>
<a href="/cmos/chips_Sushi_Roll__A_CPU_research_kernel_with_minimal_noi.html">sushi roll</a><br>
<a href="/cmos/chips-how-to-diy-deeplearn-chip.html">DIY DL silicon</a><br>
<a href="/cmos/chips_universal_logic.html">universal logic</a><br>
<a href="/cmos/chips_upmem_cpu_inside_memory.html">upmem</a><br>
<a href="/cmos/chips_logic.html">logic</a><br>
<a href="/cmos/static-logic.html">static-logic</a><br>
<a href="/cmos/test.html">testing</a><br>

<h4>This section (on GPUs) is a mashup of different formats from a 1H'2019 Google Keep archive, which doesn't export easily. (Work in progress.)</h4>

<div style="column-count: 3;">

<div class="textcard">
	<strong>Verilog</strong><br>

	<a href="https://www.allaboutcircuits.com/technical-articles/describing-combinational-circuits-in-verilog/
">Combinational Ckts</a><br>
	<a href="https://www.allaboutcircuits.com/technical-articles/using-verilog-to-describe-a-sequential-circuit/
">Sequential Ckts</a><br>
<a href="https://www.allaboutcircuits.com/technical-articles/conversion-of-flip-flops-part-iv-d-flip-flops/
">Flip Flops</a><br>
</div>

<div class="textcard">
	<strong>VHDL</strong><br>
	<a href="https://forum.allaboutcircuits.com/xfa-blogs/steve-arar.357056/">All About Ckts</a><br>
</div>

</div>
-->