Analysis & Elaboration report for P1
Wed Jul  3 14:42:20 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "P1:UP1_1|C2:UC2_1"
  6. Port Connectivity Checks: "P1:UP1_1|C1:UC1_1"
  7. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+-------------------------------+--------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Jul  3 14:42:20 2019            ;
; Quartus II 32-bit Version     ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                 ; P1                                               ;
; Top-level Entity Name         ; DUT                                              ;
; Family                        ; Cyclone                                          ;
; Total logic elements          ; N/A until Partition Merge                        ;
; Total pins                    ; N/A until Partition Merge                        ;
; Total virtual pins            ; N/A until Partition Merge                        ;
; Total memory bits             ; N/A until Partition Merge                        ;
; Total PLLs                    ; N/A until Partition Merge                        ;
+-------------------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 40          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-40        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP1C3T100A8        ;                    ;
; Top-level entity name                                                      ; DUT                ; P1                 ;
; Family name                                                                ; Cyclone            ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "P1:UP1_1|C2:UC2_1" ;
+-----------+-------+----------+----------------+
; Port      ; Type  ; Severity ; Details        ;
+-----------+-------+----------+----------------+
; inc1_2[0] ; Input ; Info     ; Stuck at GND   ;
+-----------+-------+----------+----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "P1:UP1_1|C1:UC1_1"   ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; inc1_2[14..0] ; Input ; Info     ; Stuck at VCC ;
; inc1_2[15]    ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Elaboration
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Jul  3 14:42:15 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 --analysis_and_elaboration
Info (11104): Parallel Compilation has detected 40 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 20 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file simulink_with_hdl.vhd
    Info (12022): Found design unit 1: simulink_with_hdl-rtl
    Info (12023): Found entity 1: simulink_with_hdl
Info (12021): Found 2 design units, including 0 entities, in source file P1_tb_pkg.vhd
    Info (12022): Found design unit 1: P1_tb_pkg
    Info (12022): Found design unit 2: P1_tb_pkg-body
Info (12021): Found 2 design units, including 0 entities, in source file P1_tb_data.vhd
    Info (12022): Found design unit 1: P1_tb_data
    Info (12022): Found design unit 2: P1_tb_data-body
Info (12021): Found 2 design units, including 1 entities, in source file P1_tb.vhd
    Info (12022): Found design unit 1: P1_tb-rtl
    Info (12023): Found entity 1: P1_tb
Info (12021): Found 2 design units, including 1 entities, in source file P1.vhd
    Info (12022): Found design unit 1: P1-rtl
    Info (12023): Found entity 1: P1
Info (12021): Found 2 design units, including 1 entities, in source file DUT.vhd
    Info (12022): Found design unit 1: DUT-rtl
    Info (12023): Found entity 1: DUT
Info (12021): Found 2 design units, including 1 entities, in source file C2.vhd
    Info (12022): Found design unit 1: C2-rtl
    Info (12023): Found entity 1: C2
Info (12021): Found 2 design units, including 1 entities, in source file C1.vhd
    Info (12022): Found design unit 1: C1-rtl
    Info (12023): Found entity 1: C1
Info (12127): Elaborating entity "DUT" for the top level hierarchy
Info (12129): Elaborating entity "P1" using architecture "A:rtl" for hierarchy "P1:UP1_1"
Info (12129): Elaborating entity "C1" using architecture "A:rtl" for hierarchy "P1:UP1_1|C1:UC1_1"
Info (12129): Elaborating entity "C2" using architecture "A:rtl" for hierarchy "P1:UP1_1|C2:UC2_1"
Info: Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 353 megabytes
    Info: Processing ended: Wed Jul  3 14:42:20 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:01


