{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@191:270@HdlStmProcess", "    (up_rx_sel == 8'hff)) ? up_rx_enb : 1'b0;\n\n  assign up_tx_enb_s = ((up_tx_sel == XCVR_ID) ||\n    (up_tx_sel == 8'hff)) ? up_tx_enb : 1'b0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 1'b0) begin\n      up_es_rdata_int <= 15'd0;\n      up_es_ready_int <= 1'd0;\n      up_rx_rdata_int <= 15'd0;\n      up_rx_ready_int <= 1'd0;\n      up_tx_rdata_int <= 15'd0;\n      up_tx_ready_int <= 1'd0;\n      up_sel_int <= 3'd0;\n      up_enb_int <= 1'd0;\n      up_addr_int <= 12'd0;\n      up_wr_int <= 1'd0;\n      up_wdata_int <= 15'd0;\n    end else begin\n      if (up_sel_int == 3'b100) begin\n        up_es_rdata_int <= up_rdata_s;\n        up_es_ready_int <= up_ready_s;\n      end else begin\n        up_es_rdata_int <= 15'd0;\n        up_es_ready_int <= 1'd0;\n      end\n      if (up_sel_int == 3'b101) begin\n        up_rx_rdata_int <= up_rdata_s;\n        up_rx_ready_int <= up_ready_s;\n      end else begin\n        up_rx_rdata_int <= 15'd0;\n        up_rx_ready_int <= 1'd0;\n      end\n      if (up_sel_int == 3'b110) begin\n        up_tx_rdata_int <= up_rdata_s;\n        up_tx_ready_int <= up_ready_s;\n      end else begin\n        up_tx_rdata_int <= 15'd0;\n        up_tx_ready_int <= 1'd0;\n      end\n      if (up_sel_int[2] == 1'b1) begin\n        if (up_ready_s == 1'b1) begin\n          up_sel_int <= 3'b000;\n        end\n        up_enb_int <= 1'b0;\n        up_addr_int <= 12'd0;\n        up_wr_int <= 1'd0;\n        up_wdata_int <= 15'd0;\n      end else if (up_es_enb_s == 1'b1) begin\n        up_sel_int <= 3'b100;\n        up_enb_int <= 1'b1;\n        up_addr_int <= up_es_addr;\n        up_wr_int <= up_es_wr;\n        up_wdata_int <= up_es_wdata;\n      end else if (up_rx_enb_s == 1'b1) begin\n        up_sel_int <= 3'b101;\n        up_enb_int <= 1'b1;\n        up_addr_int <= up_rx_addr;\n        up_wr_int <= up_rx_wr;\n        up_wdata_int <= up_rx_wdata;\n      end else if (up_tx_enb_s == 1'b1) begin\n        up_sel_int <= 3'b110;\n        up_enb_int <= 1'b1;\n        up_addr_int <= up_tx_addr;\n        up_wr_int <= up_tx_wr;\n        up_wdata_int <= up_tx_wdata;\n      end else begin\n        up_sel_int <= 3'b000;\n        up_enb_int <= 1'b0;\n        up_addr_int <= 12'd0;\n        up_wr_int <= 1'd0;\n        up_wdata_int <= 15'd0;\n      end\n    end\n  end\n\n  assign up_rx_rst_done = up_rx_rst_done_m2;\n  assign up_tx_rst_done = up_tx_rst_done_m2;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[239, "      end else if (up_es_enb_s == 1'b1) begin\n"], [245, "      end else if (up_rx_enb_s == 1'b1) begin\n"], [251, "      end else if (up_tx_enb_s == 1'b1) begin\n"]], "Add": [[239, "      end else if (up_es_enb == 1'b1) begin\n"], [245, "      end else if (up_rx_enb == 1'b1) begin\n"], [251, "      end else if (up_tx_enb == 1'b1) begin\n"]]}}