//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Machine Code Emitter
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

unsigned ARMCodeEmitter::getBinaryCodeForInstr(const MachineInstr &MI) {
  static const unsigned InstBits[] = {
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    0U,
    44040192U,	// ADCSri
    10485760U,	// ADCSrr
    10485760U,	// ADCSrs
    44040192U,	// ADCri
    10485760U,	// ADCrr
    10485760U,	// ADCrs
    41943040U,	// ADDSri
    8388608U,	// ADDSrr
    8388608U,	// ADDSrs
    41943040U,	// ADDri
    8388608U,	// ADDrr
    8388608U,	// ADDrs
    0U,	// ADJCALLSTACKDOWN
    0U,	// ADJCALLSTACKUP
    33554432U,	// ANDri
    0U,	// ANDrr
    0U,	// ANDrs
    167772160U,	// B
    130023455U,	// BFC
    62914560U,	// BICri
    29360128U,	// BICrr
    29360128U,	// BICrs
    184549376U,	// BL
    19922736U,	// BLX
    19922736U,	// BLXr9
    184549376U,	// BL_pred
    184549376U,	// BLr9
    184549376U,	// BLr9_pred
    8388608U,	// BR_JTadd
    118489088U,	// BR_JTm
    27262976U,	// BR_JTr
    19922704U,	// BX
    19922704U,	// BX_RET
    19922704U,	// BXr9
    167772160U,	// Bcc
    24055568U,	// CLZ
    56623104U,	// CMNri
    23068672U,	// CMNrr
    23068672U,	// CMNrs
    56623104U,	// CMNzri
    23068672U,	// CMNzrr
    23068672U,	// CMNzrs
    54525952U,	// CMPri
    20971520U,	// CMPrr
    20971520U,	// CMPrs
    54525952U,	// CMPzri
    20971520U,	// CMPzrr
    20971520U,	// CMPzrs
    0U,	// CONSTPOOL_ENTRY
    0U,	// DWARF_LOC
    35651584U,	// EORri
    2097152U,	// EORrr
    2097152U,	// EORrs
    246418368U,	// FABSD
    246417920U,	// FABSS
    238029568U,	// FADDD
    238029312U,	// FADDS
    246680512U,	// FCMPED
    246680256U,	// FCMPES
    246746048U,	// FCMPEZD
    246745792U,	// FCMPEZS
    246418240U,	// FCPYD
    246418240U,	// FCPYDcc
    246417984U,	// FCPYS
    246417984U,	// FCPYScc
    246876864U,	// FCVTDS
    246877120U,	// FCVTSD
    243272448U,	// FDIVD
    243272192U,	// FDIVS
    219155200U,	// FLDD
    202377984U,	// FLDMD
    202377728U,	// FLDMS
    219154944U,	// FLDS
    234883840U,	// FMACD
    234883584U,	// FMACS
    205523728U,	// FMDRR
    206572304U,	// FMRRD
    235932176U,	// FMRS
    235932416U,	// FMSCD
    235932160U,	// FMSCS
    234883600U,	// FMSR
    250739216U,	// FMSTAT
    236980992U,	// FMULD
    236980736U,	// FMULS
    246483776U,	// FNEGD
    246483776U,	// FNEGDcc
    246483472U,	// FNEGS
    246483520U,	// FNEGScc
    234883904U,	// FNMACD
    234883648U,	// FNMACS
    235932480U,	// FNMSCD
    235932224U,	// FNMSCS
    236981056U,	// FNMULD
    236980800U,	// FNMULS
    246942656U,	// FSITOD
    246942400U,	// FSITOS
    246483904U,	// FSQRTD
    246483648U,	// FSQRTS
    218106624U,	// FSTD
    201329408U,	// FSTMD
    201329152U,	// FSTMS
    218106368U,	// FSTS
    238029632U,	// FSUBD
    238029376U,	// FSUBS
    247270336U,	// FTOSIZD
    247270080U,	// FTOSIZS
    247204800U,	// FTOUIZD
    247204544U,	// FTOUIZS
    246942528U,	// FUITOD
    246942272U,	// FUITOS
    0U,	// Int_eh_sjlj_setjmp
    135266304U,	// LDM
    135266304U,	// LDM_RET
    84934656U,	// LDR
    89128960U,	// LDRB
    72351744U,	// LDRB_POST
    91226112U,	// LDRB_PRE
    16777424U,	// LDRD
    17825968U,	// LDRH
    3145904U,	// LDRH_POST
    19923120U,	// LDRH_PRE
    17826000U,	// LDRSB
    3145936U,	// LDRSB_POST
    19923152U,	// LDRSB_PRE
    17826032U,	// LDRSH
    3145968U,	// LDRSH_POST
    19923184U,	// LDRSH_PRE
    68157440U,	// LDR_POST
    87031808U,	// LDR_PRE
    84934656U,	// LDRcp
    0U,	// LEApcrel
    33554432U,	// LEApcrelJT
    2097296U,	// MLA
    6291600U,	// MLS
    60817408U,	// MOVCCi
    27262976U,	// MOVCCr
    27262976U,	// MOVCCs
    60817408U,	// MOVi
    0U,	// MOVi2pieces
    27262976U,	// MOVr
    27262976U,	// MOVrx
    27262976U,	// MOVs
    27262976U,	// MOVsra_flag
    27262976U,	// MOVsrl_flag
    144U,	// MUL
    65011712U,	// MVNi
    31457280U,	// MVNr
    31457280U,	// MVNs
    58720256U,	// ORRri
    25165824U,	// ORRrr
    25165824U,	// ORRrs
    8388608U,	// PICADD
    84934656U,	// PICLDR
    89128960U,	// PICLDRB
    17825968U,	// PICLDRH
    17826000U,	// PICLDRSB
    17826032U,	// PICLDRSH
    83886080U,	// PICSTR
    88080384U,	// PICSTRB
    16777392U,	// PICSTRH
    109051920U,	// PKHBT
    109051984U,	// PKHTB
    113184560U,	// REV
    113184688U,	// REV16
    117378992U,	// REVSH
    39845888U,	// RSBSri
    6291456U,	// RSBSrs
    39845888U,	// RSBri
    6291456U,	// RSBrs
    48234496U,	// RSCSri
    14680064U,	// RSCSrs
    48234496U,	// RSCri
    14680064U,	// RSCrs
    46137344U,	// SBCSri
    12582912U,	// SBCSrr
    12582912U,	// SBCSrs
    46137344U,	// SBCri
    12582912U,	// SBCrr
    12582912U,	// SBCrs
    16777344U,	// SMLABB
    16777408U,	// SMLABT
    14680208U,	// SMLAL
    16777376U,	// SMLATB
    16777440U,	// SMLATT
    18874496U,	// SMLAWB
    18874560U,	// SMLAWT
    122683408U,	// SMMLA
    122683600U,	// SMMLS
    122744848U,	// SMMUL
    23068800U,	// SMULBB
    23068864U,	// SMULBT
    12583056U,	// SMULL
    23068832U,	// SMULTB
    23068896U,	// SMULTT
    18874528U,	// SMULWB
    18874592U,	// SMULWT
    134217728U,	// STM
    83886080U,	// STR
    88080384U,	// STRB
    71303168U,	// STRB_POST
    90177536U,	// STRB_PRE
    16777456U,	// STRD
    16777392U,	// STRH
    2097328U,	// STRH_POST
    18874544U,	// STRH_PRE
    67108864U,	// STR_POST
    85983232U,	// STR_PRE
    37748736U,	// SUBSri
    4194304U,	// SUBSrr
    4194304U,	// SUBSrs
    37748736U,	// SUBri
    4194304U,	// SUBrr
    4194304U,	// SUBrs
    111149168U,	// SXTABrr
    111149168U,	// SXTABrr_rot
    112197744U,	// SXTAHrr
    112197744U,	// SXTAHrr_rot
    112132208U,	// SXTBr
    112132208U,	// SXTBr_rot
    113180784U,	// SXTHr
    113180784U,	// SXTHr_rot
    52428800U,	// TEQri
    18874368U,	// TEQrr
    18874368U,	// TEQrs
    184549376U,	// TPsoft
    50331648U,	// TSTri
    16777216U,	// TSTrr
    16777216U,	// TSTrs
    4194448U,	// UMAAL
    10485904U,	// UMLAL
    8388752U,	// UMULL
    115343472U,	// UXTABrr
    115343472U,	// UXTABrr_rot
    116392048U,	// UXTAHrr
    116392048U,	// UXTAHrr_rot
    114229360U,	// UXTB16r
    114229360U,	// UXTB16r_rot
    116326512U,	// UXTBr
    116326512U,	// UXTBr_rot
    117375088U,	// UXTHr
    117375088U,	// UXTHr_rot
    4070573312U,	// VABALsv2i64
    4069524736U,	// VABALsv4i32
    4069524736U,	// VABALsv8i16
    4087350528U,	// VABALuv2i64
    4086301952U,	// VABALuv4i32
    4086301952U,	// VABALuv8i16
    4068476224U,	// VABAsv16i8
    4070573312U,	// VABAsv2i32
    4069524736U,	// VABAsv4i16
    4070573376U,	// VABAsv4i32
    4069524800U,	// VABAsv8i16
    4068476160U,	// VABAsv8i8
    4085253440U,	// VABAuv16i8
    4087350528U,	// VABAuv2i32
    4086301952U,	// VABAuv4i16
    4087350592U,	// VABAuv4i32
    4086302016U,	// VABAuv8i16
    4085253376U,	// VABAuv8i8
    4070573824U,	// VABDLsv2i64
    4069525248U,	// VABDLsv4i32
    4068476672U,	// VABDLsv8i16
    4087351040U,	// VABDLuv2i64
    4086302464U,	// VABDLuv4i32
    4085253888U,	// VABDLuv8i16
    4078963968U,	// VABDfd
    4078964032U,	// VABDfq
    4060088128U,	// VABDsv16i8
    4062185216U,	// VABDsv2i32
    4061136640U,	// VABDsv4i16
    4062185280U,	// VABDsv4i32
    4061136704U,	// VABDsv8i16
    4060088064U,	// VABDsv8i8
    4076865344U,	// VABDuv16i8
    4078962432U,	// VABDuv2i32
    4077913856U,	// VABDuv4i16
    4078962496U,	// VABDuv4i32
    4077913920U,	// VABDuv8i16
    4076865280U,	// VABDuv8i8
    4088989440U,	// VABSfd
    4088989440U,	// VABSfd_sfp
    4088989504U,	// VABSfq
    4088464192U,	// VABSv16i8
    4088988416U,	// VABSv2i32
    4088726272U,	// VABSv4i16
    4088988480U,	// VABSv4i32
    4088726336U,	// VABSv8i16
    4088464128U,	// VABSv8i8
    4076867088U,	// VACGEd
    4076867152U,	// VACGEq
    4078964240U,	// VACGTd
    4078964304U,	// VACGTq
    4070573056U,	// VADDHNv2i32
    4069524480U,	// VADDHNv4i16
    4068475904U,	// VADDHNv8i8
    4070572032U,	// VADDLsv2i64
    4069523456U,	// VADDLsv4i32
    4068474880U,	// VADDLsv8i16
    4087349248U,	// VADDLuv2i64
    4086300672U,	// VADDLuv4i32
    4085252096U,	// VADDLuv8i16
    4070572288U,	// VADDWsv2i64
    4069523712U,	// VADDWsv4i32
    4068475136U,	// VADDWsv8i16
    4087349504U,	// VADDWuv2i64
    4086300928U,	// VADDWuv4i32
    4085252352U,	// VADDWuv8i16
    4060089600U,	// VADDfd
    4060089600U,	// VADDfd_sfp
    4060089664U,	// VADDfq
    4060088384U,	// VADDv16i8
    4063234048U,	// VADDv1i64
    4062185472U,	// VADDv2i32
    4063234112U,	// VADDv2i64
    4061136896U,	// VADDv4i16
    4062185536U,	// VADDv4i32
    4061136960U,	// VADDv8i16
    4060088320U,	// VADDv8i8
    4060086544U,	// VANDd
    4060086608U,	// VANDq
    4061135120U,	// VBICd
    4061135184U,	// VBICq
    4077912336U,	// VBSLd
    4077912400U,	// VBSLq
    4060089856U,	// VCEQfd
    4060089920U,	// VCEQfq
    4076865616U,	// VCEQv16i8
    4078962704U,	// VCEQv2i32
    4077914128U,	// VCEQv4i16
    4078962768U,	// VCEQv4i32
    4077914192U,	// VCEQv8i16
    4076865552U,	// VCEQv8i8
    4076867072U,	// VCGEfd
    4076867136U,	// VCGEfq
    4060087120U,	// VCGEsv16i8
    4062184208U,	// VCGEsv2i32
    4061135632U,	// VCGEsv4i16
    4062184272U,	// VCGEsv4i32
    4061135696U,	// VCGEsv8i16
    4060087056U,	// VCGEsv8i8
    4076864336U,	// VCGEuv16i8
    4078961424U,	// VCGEuv2i32
    4077912848U,	// VCGEuv4i16
    4078961488U,	// VCGEuv4i32
    4077912912U,	// VCGEuv8i16
    4076864272U,	// VCGEuv8i8
    4078964224U,	// VCGTfd
    4078964288U,	// VCGTfq
    4060087104U,	// VCGTsv16i8
    4062184192U,	// VCGTsv2i32
    4061135616U,	// VCGTsv4i16
    4062184256U,	// VCGTsv4i32
    4061135680U,	// VCGTsv8i16
    4060087040U,	// VCGTsv8i8
    4076864320U,	// VCGTuv16i8
    4078961408U,	// VCGTuv2i32
    4077912832U,	// VCGTuv4i16
    4078961472U,	// VCGTuv4i32
    4077912896U,	// VCGTuv8i16
    4076864256U,	// VCGTuv8i8
    4088398912U,	// VCLSv16i8
    4088923136U,	// VCLSv2i32
    4088660992U,	// VCLSv4i16
    4088923200U,	// VCLSv4i32
    4088661056U,	// VCLSv8i16
    4088398848U,	// VCLSv8i8
    4088399040U,	// VCLZv16i8
    4088923264U,	// VCLZv2i32
    4088661120U,	// VCLZv4i16
    4088923328U,	// VCLZv4i32
    4088661184U,	// VCLZv8i16
    4088398976U,	// VCLZv8i8
    4088399104U,	// VCNTd
    4088399168U,	// VCNTq
    4089120512U,	// VCVTf2sd
    4089120512U,	// VCVTf2sd_sfp
    4089120576U,	// VCVTf2sq
    4089120640U,	// VCVTf2ud
    4089120640U,	// VCVTf2ud_sfp
    4089120704U,	// VCVTf2uq
    4068478736U,	// VCVTf2xsd
    4068478800U,	// VCVTf2xsq
    4085255952U,	// VCVTf2xud
    4085256016U,	// VCVTf2xuq
    4089120256U,	// VCVTs2fd
    4089120256U,	// VCVTs2fd_sfp
    4089120320U,	// VCVTs2fq
    4089120384U,	// VCVTu2fd
    4089120384U,	// VCVTu2fd_sfp
    4089120448U,	// VCVTu2fq
    4068478480U,	// VCVTxs2fd
    4068478544U,	// VCVTxs2fq
    4085255696U,	// VCVTxu2fd
    4085255760U,	// VCVTxu2fq
    243272496U,	// VDUP16d
    245369648U,	// VDUP16q
    243272464U,	// VDUP32d
    245369616U,	// VDUP32q
    247466768U,	// VDUP8d
    249563920U,	// VDUP8q
    4088531968U,	// VDUPLN16d
    4088532032U,	// VDUPLN16q
    4088663040U,	// VDUPLN32d
    4088663104U,	// VDUPLN32q
    4088466432U,	// VDUPLN8d
    4088466496U,	// VDUPLN8q
    4088663040U,	// VDUPLNfd
    4088663104U,	// VDUPLNfq
    243272464U,	// VDUPfd
    4088663040U,	// VDUPfdf
    245369616U,	// VDUPfq
    4088663104U,	// VDUPfqf
    4076863760U,	// VEORd
    4076863824U,	// VEORq
    4071620608U,	// VEXTd16
    4071620608U,	// VEXTd32
    4071620608U,	// VEXTd8
    4071620608U,	// VEXTdf
    4071620672U,	// VEXTq16
    4071620672U,	// VEXTq32
    4071620672U,	// VEXTq8
    4071620672U,	// VEXTqf
    235932432U,	// VGETLNi32
    235932464U,	// VGETLNs16
    240126736U,	// VGETLNs8
    244321072U,	// VGETLNu16
    248515344U,	// VGETLNu8
    4060086336U,	// VHADDsv16i8
    4062183424U,	// VHADDsv2i32
    4061134848U,	// VHADDsv4i16
    4062183488U,	// VHADDsv4i32
    4061134912U,	// VHADDsv8i16
    4060086272U,	// VHADDsv8i8
    4076863552U,	// VHADDuv16i8
    4078960640U,	// VHADDuv2i32
    4077912064U,	// VHADDuv4i16
    4078960704U,	// VHADDuv4i32
    4077912128U,	// VHADDuv8i16
    4076863488U,	// VHADDuv8i8
    4060086848U,	// VHSUBsv16i8
    4062183936U,	// VHSUBsv2i32
    4061135360U,	// VHSUBsv4i16
    4062184000U,	// VHSUBsv4i32
    4061135424U,	// VHSUBsv8i16
    4060086784U,	// VHSUBsv8i8
    4076864064U,	// VHSUBuv16i8
    4078961152U,	// VHSUBuv2i32
    4077912576U,	// VHSUBuv4i16
    4078961216U,	// VHSUBuv4i32
    4077912640U,	// VHSUBuv8i16
    4076864000U,	// VHSUBuv8i8
    4093640704U,	// VLD1d16
    4093640704U,	// VLD1d32
    4093640704U,	// VLD1d64
    4093640704U,	// VLD1d8
    4093640704U,	// VLD1df
    4093640704U,	// VLD1q16
    4093640704U,	// VLD1q32
    4093640704U,	// VLD1q64
    4093640704U,	// VLD1q8
    4093640704U,	// VLD1qf
    4093640704U,	// VLD2d16
    4093640704U,	// VLD2d32
    4093640704U,	// VLD2d8
    4093640704U,	// VLD3d16
    4093640704U,	// VLD3d32
    4093640704U,	// VLD3d8
    4093640704U,	// VLD4d16
    4093640704U,	// VLD4d32
    4093640704U,	// VLD4d8
    210766336U,	// VLDRQ
    4060090112U,	// VMAXfd
    4060090176U,	// VMAXfq
    4060087872U,	// VMAXsv16i8
    4062184960U,	// VMAXsv2i32
    4061136384U,	// VMAXsv4i16
    4062185024U,	// VMAXsv4i32
    4061136448U,	// VMAXsv8i16
    4060087808U,	// VMAXsv8i8
    4076865088U,	// VMAXuv16i8
    4078962176U,	// VMAXuv2i32
    4077913600U,	// VMAXuv4i16
    4078962240U,	// VMAXuv4i32
    4077913664U,	// VMAXuv8i16
    4076865024U,	// VMAXuv8i8
    4062187264U,	// VMINfd
    4062187328U,	// VMINfq
    4060087888U,	// VMINsv16i8
    4062184976U,	// VMINsv2i32
    4061136400U,	// VMINsv4i16
    4062185040U,	// VMINsv4i32
    4061136464U,	// VMINsv8i16
    4060087824U,	// VMINsv8i8
    4076865104U,	// VMINuv16i8
    4078962192U,	// VMINuv2i32
    4077913616U,	// VMINuv4i16
    4078962256U,	// VMINuv4i32
    4077913680U,	// VMINuv8i16
    4076865040U,	// VMINuv8i8
    4070574080U,	// VMLALsv2i64
    4069525504U,	// VMLALsv4i32
    4069525504U,	// VMLALsv8i16
    4087351296U,	// VMLALuv2i64
    4086302720U,	// VMLALuv4i32
    4086302720U,	// VMLALuv8i16
    4060089616U,	// VMLAfd
    4060089616U,	// VMLAfd_sfp
    4060089680U,	// VMLAfq
    4060088640U,	// VMLAv16i8
    4062185728U,	// VMLAv2i32
    4061137152U,	// VMLAv4i16
    4062185792U,	// VMLAv4i32
    4061137216U,	// VMLAv8i16
    4060088576U,	// VMLAv8i8
    4070574592U,	// VMLSLsv2i64
    4069526016U,	// VMLSLsv4i32
    4069526016U,	// VMLSLsv8i16
    4087351808U,	// VMLSLuv2i64
    4086303232U,	// VMLSLuv4i32
    4086303232U,	// VMLSLuv8i16
    4062186768U,	// VMLSfd
    4062186768U,	// VMLSfd_sfp
    4062186832U,	// VMLSfq
    4060088640U,	// VMLSv16i8
    4062185728U,	// VMLSv2i32
    4061137152U,	// VMLSv4i16
    4062185792U,	// VMLSv4i32
    4061137216U,	// VMLSv8i16
    4060088576U,	// VMLSv8i8
    4062183696U,	// VMOVD
    4070574608U,	// VMOVLsv2i64
    4069526032U,	// VMOVLsv4i32
    4069001744U,	// VMOVLsv8i16
    4087351824U,	// VMOVLuv2i64
    4086303248U,	// VMOVLuv4i32
    4085778960U,	// VMOVLuv8i16
    4089053696U,	// VMOVNv2i32
    4088791552U,	// VMOVNv4i16
    4088529408U,	// VMOVNv8i8
    4062183760U,	// VMOVQ
    4068478544U,	// VMOVv16i8
    4068478512U,	// VMOVv1i64
    4068474896U,	// VMOVv2i32
    4068478576U,	// VMOVv2i64
    4068476944U,	// VMOVv4i16
    4068474960U,	// VMOVv4i32
    4068477008U,	// VMOVv8i16
    4068478480U,	// VMOVv8i8
    4068478464U,	// VMULLp
    4070575104U,	// VMULLsv2i64
    4069526528U,	// VMULLsv4i32
    4068477952U,	// VMULLsv8i16
    4087352320U,	// VMULLuv2i64
    4086303744U,	// VMULLuv4i32
    4085255168U,	// VMULLuv8i16
    4076866832U,	// VMULfd
    4076866832U,	// VMULfd_sfp
    4076866896U,	// VMULfq
    4076865808U,	// VMULpd
    4076865872U,	// VMULpq
    4060088656U,	// VMULv16i8
    4062185744U,	// VMULv2i32
    4061137168U,	// VMULv4i16
    4062185808U,	// VMULv4i32
    4061137232U,	// VMULv8i16
    4060088592U,	// VMULv8i8
    4088399232U,	// VMVNd
    4088399296U,	// VMVNq
    4088989568U,	// VNEGf32d
    4088989568U,	// VNEGf32d_sfp
    4088989632U,	// VNEGf32q
    4088726400U,	// VNEGs16d
    4088726464U,	// VNEGs16q
    4088988544U,	// VNEGs32d
    4088988608U,	// VNEGs32q
    4088464256U,	// VNEGs8d
    4088464320U,	// VNEGs8q
    4063232272U,	// VORNd
    4063232336U,	// VORNq
    4062183696U,	// VORRd
    4062183760U,	// VORRq
    4088398400U,	// VPADALsv16i8
    4088922624U,	// VPADALsv2i32
    4088660480U,	// VPADALsv4i16
    4088922688U,	// VPADALsv4i32
    4088660544U,	// VPADALsv8i16
    4088398336U,	// VPADALsv8i8
    4088398528U,	// VPADALuv16i8
    4088922752U,	// VPADALuv2i32
    4088660608U,	// VPADALuv4i16
    4088922816U,	// VPADALuv4i32
    4088660672U,	// VPADALuv8i16
    4088398464U,	// VPADALuv8i8
    4088398400U,	// VPADDLsv16i8
    4088922624U,	// VPADDLsv2i32
    4088660480U,	// VPADDLsv4i16
    4088922688U,	// VPADDLsv4i32
    4088660544U,	// VPADDLsv8i16
    4088398336U,	// VPADDLsv8i8
    4088398528U,	// VPADDLuv16i8
    4088922752U,	// VPADDLuv2i32
    4088660608U,	// VPADDLuv4i16
    4088922816U,	// VPADDLuv4i32
    4088660672U,	// VPADDLuv8i16
    4088398464U,	// VPADDLuv8i8
    4076866816U,	// VPADDf
    4061137680U,	// VPADDi16
    4062186256U,	// VPADDi32
    4060089104U,	// VPADDi8
    4076867328U,	// VPMAXf
    4061137408U,	// VPMAXs16
    4062185984U,	// VPMAXs32
    4060088832U,	// VPMAXs8
    4077914624U,	// VPMAXu16
    4078963200U,	// VPMAXu32
    4076866048U,	// VPMAXu8
    4078964480U,	// VPMINf
    4061137424U,	// VPMINs16
    4062186000U,	// VPMINs32
    4060088848U,	// VPMINs8
    4077914640U,	// VPMINu16
    4078963216U,	// VPMINu32
    4076866064U,	// VPMINu8
    4088399680U,	// VQABSv16i8
    4088923904U,	// VQABSv2i32
    4088661760U,	// VQABSv4i16
    4088923968U,	// VQABSv4i32
    4088661824U,	// VQABSv8i16
    4088399616U,	// VQABSv8i8
    4060086352U,	// VQADDsv16i8
    4063232016U,	// VQADDsv1i64
    4062183440U,	// VQADDsv2i32
    4063232080U,	// VQADDsv2i64
    4061134864U,	// VQADDsv4i16
    4062183504U,	// VQADDsv4i32
    4061134928U,	// VQADDsv8i16
    4060086288U,	// VQADDsv8i8
    4076863568U,	// VQADDuv16i8
    4080009232U,	// VQADDuv1i64
    4078960656U,	// VQADDuv2i32
    4080009296U,	// VQADDuv2i64
    4077912080U,	// VQADDuv4i16
    4078960720U,	// VQADDuv4i32
    4077912144U,	// VQADDuv8i16
    4076863504U,	// VQADDuv8i8
    4070574336U,	// VQDMLALv2i64
    4069525760U,	// VQDMLALv4i32
    4070574848U,	// VQDMLSLv2i64
    4069526272U,	// VQDMLSLv4i32
    4062186240U,	// VQDMULHv2i32
    4061137664U,	// VQDMULHv4i16
    4062186304U,	// VQDMULHv4i32
    4061137728U,	// VQDMULHv8i16
    4070575360U,	// VQDMULLv2i64
    4069526784U,	// VQDMULLv4i32
    4089053760U,	// VQMOVNsuv2i32
    4088791616U,	// VQMOVNsuv4i16
    4088529472U,	// VQMOVNsuv8i8
    4089053824U,	// VQMOVNsv2i32
    4088791680U,	// VQMOVNsv4i16
    4088529536U,	// VQMOVNsv8i8
    4089053888U,	// VQMOVNuv2i32
    4088791744U,	// VQMOVNuv4i16
    4088529600U,	// VQMOVNuv8i8
    4088399808U,	// VQNEGv16i8
    4088924032U,	// VQNEGv2i32
    4088661888U,	// VQNEGv4i16
    4088924096U,	// VQNEGv4i32
    4088661952U,	// VQNEGv8i16
    4088399744U,	// VQNEGv8i8
    4078963456U,	// VQRDMULHv2i32
    4077914880U,	// VQRDMULHv4i16
    4078963520U,	// VQRDMULHv4i32
    4077914944U,	// VQRDMULHv8i16
    4060087632U,	// VQRSHLsv16i8
    4063233296U,	// VQRSHLsv1i64
    4062184720U,	// VQRSHLsv2i32
    4063233360U,	// VQRSHLsv2i64
    4061136144U,	// VQRSHLsv4i16
    4062184784U,	// VQRSHLsv4i32
    4061136208U,	// VQRSHLsv8i16
    4060087568U,	// VQRSHLsv8i8
    4076864848U,	// VQRSHLuv16i8
    4080010512U,	// VQRSHLuv1i64
    4078961936U,	// VQRSHLuv2i32
    4080010576U,	// VQRSHLuv2i64
    4077913360U,	// VQRSHLuv4i16
    4078962000U,	// VQRSHLuv4i32
    4077913424U,	// VQRSHLuv8i16
    4076864784U,	// VQRSHLuv8i8
    4069001552U,	// VQRSHRNs16
    4069525840U,	// VQRSHRNs32
    4070574416U,	// VQRSHRNs64
    4085778768U,	// VQRSHRNu16
    4086303056U,	// VQRSHRNu32
    4087351632U,	// VQRSHRNu64
    4085778512U,	// VQRSHRUN16
    4086302800U,	// VQRSHRUN32
    4087351376U,	// VQRSHRUN64
    4069001040U,	// VQSHLsiv16i8
    4068476816U,	// VQSHLsiv1i64
    4070573840U,	// VQSHLsiv2i32
    4068476880U,	// VQSHLsiv2i64
    4069525264U,	// VQSHLsiv4i16
    4070573904U,	// VQSHLsiv4i32
    4069525328U,	// VQSHLsiv8i16
    4069000976U,	// VQSHLsiv8i8
    4085778000U,	// VQSHLsuv16i8
    4085253776U,	// VQSHLsuv1i64
    4087350800U,	// VQSHLsuv2i32
    4085253840U,	// VQSHLsuv2i64
    4086302224U,	// VQSHLsuv4i16
    4087350864U,	// VQSHLsuv4i32
    4086302288U,	// VQSHLsuv8i16
    4085777936U,	// VQSHLsuv8i8
    4060087376U,	// VQSHLsv16i8
    4063233040U,	// VQSHLsv1i64
    4062184464U,	// VQSHLsv2i32
    4063233104U,	// VQSHLsv2i64
    4061135888U,	// VQSHLsv4i16
    4062184528U,	// VQSHLsv4i32
    4061135952U,	// VQSHLsv8i16
    4060087312U,	// VQSHLsv8i8
    4085778256U,	// VQSHLuiv16i8
    4085254032U,	// VQSHLuiv1i64
    4087351056U,	// VQSHLuiv2i32
    4085254096U,	// VQSHLuiv2i64
    4086302480U,	// VQSHLuiv4i16
    4087351120U,	// VQSHLuiv4i32
    4086302544U,	// VQSHLuiv8i16
    4085778192U,	// VQSHLuiv8i8
    4076864592U,	// VQSHLuv16i8
    4080010256U,	// VQSHLuv1i64
    4078961680U,	// VQSHLuv2i32
    4080010320U,	// VQSHLuv2i64
    4077913104U,	// VQSHLuv4i16
    4078961744U,	// VQSHLuv4i32
    4077913168U,	// VQSHLuv8i16
    4076864528U,	// VQSHLuv8i8
    4069001488U,	// VQSHRNs16
    4069525776U,	// VQSHRNs32
    4070574352U,	// VQSHRNs64
    4085778704U,	// VQSHRNu16
    4086302992U,	// VQSHRNu32
    4087351568U,	// VQSHRNu64
    4085778448U,	// VQSHRUN16
    4086302736U,	// VQSHRUN32
    4087351312U,	// VQSHRUN64
    4060086864U,	// VQSUBsv16i8
    4063232528U,	// VQSUBsv1i64
    4062183952U,	// VQSUBsv2i32
    4063232592U,	// VQSUBsv2i64
    4061135376U,	// VQSUBsv4i16
    4062184016U,	// VQSUBsv4i32
    4061135440U,	// VQSUBsv8i16
    4060086800U,	// VQSUBsv8i8
    4076864080U,	// VQSUBuv16i8
    4080009744U,	// VQSUBuv1i64
    4078961168U,	// VQSUBuv2i32
    4080009808U,	// VQSUBuv2i64
    4077912592U,	// VQSUBuv4i16
    4078961232U,	// VQSUBuv4i32
    4077912656U,	// VQSUBuv8i16
    4076864016U,	// VQSUBuv8i8
    4087350272U,	// VRADDHNv2i32
    4086301696U,	// VRADDHNv4i16
    4085253120U,	// VRADDHNv8i8
    4089119744U,	// VRECPEd
    4089120000U,	// VRECPEfd
    4089120064U,	// VRECPEfq
    4089119808U,	// VRECPEq
    4060090128U,	// VRECPSfd
    4060090192U,	// VRECPSfq
    4088398080U,	// VREV16d8
    4088398144U,	// VREV16q8
    4088660096U,	// VREV32d16
    4088397952U,	// VREV32d8
    4088660160U,	// VREV32q16
    4088398016U,	// VREV32q8
    4088659968U,	// VREV64d16
    4088922112U,	// VREV64d32
    4088397824U,	// VREV64d8
    4088922112U,	// VREV64df
    4088660032U,	// VREV64q16
    4088922176U,	// VREV64q32
    4088397888U,	// VREV64q8
    4088922176U,	// VREV64qf
    4060086592U,	// VRHADDsv16i8
    4062183680U,	// VRHADDsv2i32
    4061135104U,	// VRHADDsv4i16
    4062183744U,	// VRHADDsv4i32
    4061135168U,	// VRHADDsv8i16
    4060086528U,	// VRHADDsv8i8
    4076863808U,	// VRHADDuv16i8
    4078960896U,	// VRHADDuv2i32
    4077912320U,	// VRHADDuv4i16
    4078960960U,	// VRHADDuv4i32
    4077912384U,	// VRHADDuv8i16
    4076863744U,	// VRHADDuv8i8
    4060087616U,	// VRSHLsv16i8
    4063233280U,	// VRSHLsv1i64
    4062184704U,	// VRSHLsv2i32
    4063233344U,	// VRSHLsv2i64
    4061136128U,	// VRSHLsv4i16
    4062184768U,	// VRSHLsv4i32
    4061136192U,	// VRSHLsv8i16
    4060087552U,	// VRSHLsv8i8
    4076864832U,	// VRSHLuv16i8
    4080010496U,	// VRSHLuv1i64
    4078961920U,	// VRSHLuv2i32
    4080010560U,	// VRSHLuv2i64
    4077913344U,	// VRSHLuv4i16
    4078961984U,	// VRSHLuv4i32
    4077913408U,	// VRSHLuv8i16
    4076864768U,	// VRSHLuv8i8
    4069001296U,	// VRSHRN16
    4069525584U,	// VRSHRN32
    4070574160U,	// VRSHRN64
    4068999760U,	// VRSHRsv16i8
    4068475536U,	// VRSHRsv1i64
    4070572560U,	// VRSHRsv2i32
    4068475600U,	// VRSHRsv2i64
    4069523984U,	// VRSHRsv4i16
    4070572624U,	// VRSHRsv4i32
    4069524048U,	// VRSHRsv8i16
    4068999696U,	// VRSHRsv8i8
    4085776976U,	// VRSHRuv16i8
    4085252752U,	// VRSHRuv1i64
    4087349776U,	// VRSHRuv2i32
    4085252816U,	// VRSHRuv2i64
    4086301200U,	// VRSHRuv4i16
    4087349840U,	// VRSHRuv4i32
    4086301264U,	// VRSHRuv8i16
    4085776912U,	// VRSHRuv8i8
    4089119872U,	// VRSQRTEd
    4089120128U,	// VRSQRTEfd
    4089120192U,	// VRSQRTEfq
    4089119936U,	// VRSQRTEq
    4062187280U,	// VRSQRTSfd
    4062187344U,	// VRSQRTSfq
    4069000016U,	// VRSRAsv16i8
    4068475792U,	// VRSRAsv1i64
    4070572816U,	// VRSRAsv2i32
    4068475856U,	// VRSRAsv2i64
    4069524240U,	// VRSRAsv4i16
    4070572880U,	// VRSRAsv4i32
    4069524304U,	// VRSRAsv8i16
    4068999952U,	// VRSRAsv8i8
    4085777232U,	// VRSRAuv16i8
    4085253008U,	// VRSRAuv1i64
    4087350032U,	// VRSRAuv2i32
    4085253072U,	// VRSRAuv2i64
    4086301456U,	// VRSRAuv4i16
    4087350096U,	// VRSRAuv4i32
    4086301520U,	// VRSRAuv8i16
    4085777168U,	// VRSRAuv8i8
    4087350784U,	// VRSUBHNv2i32
    4086302208U,	// VRSUBHNv4i16
    4085253632U,	// VRSUBHNv8i8
    234883888U,	// VSETLNi16
    234883856U,	// VSETLNi32
    239078160U,	// VSETLNi8
    4088791808U,	// VSHLLi16
    4089053952U,	// VSHLLi32
    4088529664U,	// VSHLLi8
    4069526032U,	// VSHLLs16
    4070574608U,	// VSHLLs32
    4069001744U,	// VSHLLs8
    4086303248U,	// VSHLLu16
    4087351824U,	// VSHLLu32
    4085778960U,	// VSHLLu8
    4069001040U,	// VSHLiv16i8
    4068476816U,	// VSHLiv1i64
    4070573840U,	// VSHLiv2i32
    4068476880U,	// VSHLiv2i64
    4069525264U,	// VSHLiv4i16
    4070573904U,	// VSHLiv4i32
    4069525328U,	// VSHLiv8i16
    4069000976U,	// VSHLiv8i8
    4060087360U,	// VSHLsv16i8
    4063233024U,	// VSHLsv1i64
    4062184448U,	// VSHLsv2i32
    4063233088U,	// VSHLsv2i64
    4061135872U,	// VSHLsv4i16
    4062184512U,	// VSHLsv4i32
    4061135936U,	// VSHLsv8i16
    4060087296U,	// VSHLsv8i8
    4076864576U,	// VSHLuv16i8
    4080010240U,	// VSHLuv1i64
    4078961664U,	// VSHLuv2i32
    4080010304U,	// VSHLuv2i64
    4077913088U,	// VSHLuv4i16
    4078961728U,	// VSHLuv4i32
    4077913152U,	// VSHLuv8i16
    4076864512U,	// VSHLuv8i8
    4069001232U,	// VSHRN16
    4069525520U,	// VSHRN32
    4070574096U,	// VSHRN64
    4068999248U,	// VSHRsv16i8
    4068475024U,	// VSHRsv1i64
    4070572048U,	// VSHRsv2i32
    4068475088U,	// VSHRsv2i64
    4069523472U,	// VSHRsv4i16
    4070572112U,	// VSHRsv4i32
    4069523536U,	// VSHRsv8i16
    4068999184U,	// VSHRsv8i8
    4085776464U,	// VSHRuv16i8
    4085252240U,	// VSHRuv1i64
    4087349264U,	// VSHRuv2i32
    4085252304U,	// VSHRuv2i64
    4086300688U,	// VSHRuv4i16
    4087349328U,	// VSHRuv4i32
    4086300752U,	// VSHRuv8i16
    4085776400U,	// VSHRuv8i8
    4085777744U,	// VSLIv16i8
    4085253520U,	// VSLIv1i64
    4087350544U,	// VSLIv2i32
    4085253584U,	// VSLIv2i64
    4086301968U,	// VSLIv4i16
    4087350608U,	// VSLIv4i32
    4086302032U,	// VSLIv8i16
    4085777680U,	// VSLIv8i8
    4068999504U,	// VSRAsv16i8
    4068475280U,	// VSRAsv1i64
    4070572304U,	// VSRAsv2i32
    4068475344U,	// VSRAsv2i64
    4069523728U,	// VSRAsv4i16
    4070572368U,	// VSRAsv4i32
    4069523792U,	// VSRAsv8i16
    4068999440U,	// VSRAsv8i8
    4085776720U,	// VSRAuv16i8
    4085252496U,	// VSRAuv1i64
    4087349520U,	// VSRAuv2i32
    4085252560U,	// VSRAuv2i64
    4086300944U,	// VSRAuv4i16
    4087349584U,	// VSRAuv4i32
    4086301008U,	// VSRAuv8i16
    4085776656U,	// VSRAuv8i8
    4085777488U,	// VSRIv16i8
    4085253264U,	// VSRIv1i64
    4087350288U,	// VSRIv2i32
    4085253328U,	// VSRIv2i64
    4086301712U,	// VSRIv4i16
    4087350352U,	// VSRIv4i32
    4086301776U,	// VSRIv8i16
    4085777424U,	// VSRIv8i8
    4093640704U,	// VST1d16
    4093640704U,	// VST1d32
    4093640704U,	// VST1d64
    4093640704U,	// VST1d8
    4093640704U,	// VST1df
    4093640704U,	// VST1q16
    4093640704U,	// VST1q32
    4093640704U,	// VST1q64
    4093640704U,	// VST1q8
    4093640704U,	// VST1qf
    4093640704U,	// VST2d16
    4093640704U,	// VST2d32
    4093640704U,	// VST2d8
    4093640704U,	// VST3d16
    4093640704U,	// VST3d32
    4093640704U,	// VST3d8
    4093640704U,	// VST4d16
    4093640704U,	// VST4d32
    4093640704U,	// VST4d8
    209717760U,	// VSTRQ
    4070573568U,	// VSUBHNv2i32
    4069524992U,	// VSUBHNv4i16
    4068476416U,	// VSUBHNv8i8
    4070572544U,	// VSUBLsv2i64
    4069523968U,	// VSUBLsv4i32
    4068475392U,	// VSUBLsv8i16
    4087349760U,	// VSUBLuv2i64
    4086301184U,	// VSUBLuv4i32
    4085252608U,	// VSUBLuv8i16
    4070572800U,	// VSUBWsv2i64
    4069524224U,	// VSUBWsv4i32
    4068475648U,	// VSUBWsv8i16
    4087350016U,	// VSUBWuv2i64
    4086301440U,	// VSUBWuv4i32
    4085252864U,	// VSUBWuv8i16
    4062186752U,	// VSUBfd
    4062186752U,	// VSUBfd_sfp
    4062186816U,	// VSUBfq
    4076865600U,	// VSUBv16i8
    4080011264U,	// VSUBv1i64
    4078962688U,	// VSUBv2i32
    4080011328U,	// VSUBv2i64
    4077914112U,	// VSUBv4i16
    4078962752U,	// VSUBv4i32
    4077914176U,	// VSUBv8i16
    4076865536U,	// VSUBv8i8
    4088399872U,	// VTBL1
    4088400128U,	// VTBL2
    4088400384U,	// VTBL3
    4088400640U,	// VTBL4
    4088399936U,	// VTBX1
    4088400192U,	// VTBX2
    4088400448U,	// VTBX3
    4088400704U,	// VTBX4
    4088791168U,	// VTRNd16
    4089053312U,	// VTRNd32
    4088529024U,	// VTRNd8
    4088791232U,	// VTRNq16
    4089053376U,	// VTRNq32
    4088529088U,	// VTRNq8
    4060088400U,	// VTSTv16i8
    4062185488U,	// VTSTv2i32
    4061136912U,	// VTSTv4i16
    4062185552U,	// VTSTv4i32
    4061136976U,	// VTSTv8i16
    4060088336U,	// VTSTv8i8
    4088791296U,	// VUZPd16
    4089053440U,	// VUZPd32
    4088529152U,	// VUZPd8
    4088791360U,	// VUZPq16
    4089053504U,	// VUZPq32
    4088529216U,	// VUZPq8
    4088791424U,	// VZIPd16
    4089053568U,	// VZIPd32
    4088529280U,	// VZIPd8
    4088791488U,	// VZIPq16
    4089053632U,	// VZIPq32
    4088529344U,	// VZIPq8
    0U,	// t2ADCSri
    0U,	// t2ADCSrr
    0U,	// t2ADCSrs
    0U,	// t2ADCri
    0U,	// t2ADCrr
    0U,	// t2ADCrs
    0U,	// t2ADDSri
    0U,	// t2ADDSrr
    0U,	// t2ADDSrs
    0U,	// t2ADDrSPi
    0U,	// t2ADDrSPi12
    0U,	// t2ADDrSPs
    0U,	// t2ADDri
    0U,	// t2ADDri12
    0U,	// t2ADDrr
    0U,	// t2ADDrs
    0U,	// t2ANDri
    0U,	// t2ANDrr
    0U,	// t2ANDrs
    0U,	// t2ASRri
    0U,	// t2ASRrr
    0U,	// t2B
    0U,	// t2BFC
    0U,	// t2BICri
    0U,	// t2BICrr
    0U,	// t2BICrs
    0U,	// t2BR_JT
    0U,	// t2Bcc
    0U,	// t2CLZ
    0U,	// t2CMNri
    0U,	// t2CMNrr
    0U,	// t2CMNrs
    0U,	// t2CMNzri
    0U,	// t2CMNzrr
    0U,	// t2CMNzrs
    0U,	// t2CMPri
    0U,	// t2CMPrr
    0U,	// t2CMPrs
    0U,	// t2CMPzri
    0U,	// t2CMPzrr
    0U,	// t2CMPzrs
    0U,	// t2EORri
    0U,	// t2EORrr
    0U,	// t2EORrs
    0U,	// t2IT
    0U,	// t2Int_eh_sjlj_setjmp
    0U,	// t2LDM
    0U,	// t2LDM_RET
    0U,	// t2LDRB_POST
    0U,	// t2LDRB_PRE
    0U,	// t2LDRBi12
    0U,	// t2LDRBi8
    0U,	// t2LDRBpci
    0U,	// t2LDRBs
    0U,	// t2LDRDi8
    0U,	// t2LDRDpci
    0U,	// t2LDRH_POST
    0U,	// t2LDRH_PRE
    0U,	// t2LDRHi12
    0U,	// t2LDRHi8
    0U,	// t2LDRHpci
    0U,	// t2LDRHs
    0U,	// t2LDRSB_POST
    0U,	// t2LDRSB_PRE
    0U,	// t2LDRSBi12
    0U,	// t2LDRSBi8
    0U,	// t2LDRSBpci
    0U,	// t2LDRSBs
    0U,	// t2LDRSH_POST
    0U,	// t2LDRSH_PRE
    0U,	// t2LDRSHi12
    0U,	// t2LDRSHi8
    0U,	// t2LDRSHpci
    0U,	// t2LDRSHs
    0U,	// t2LDR_POST
    0U,	// t2LDR_PRE
    0U,	// t2LDRi12
    0U,	// t2LDRi8
    0U,	// t2LDRpci
    0U,	// t2LDRs
    0U,	// t2LEApcrel
    0U,	// t2LEApcrelJT
    0U,	// t2LSLri
    0U,	// t2LSLrr
    0U,	// t2LSRri
    0U,	// t2LSRrr
    0U,	// t2MLA
    0U,	// t2MLS
    0U,	// t2MOVCCasr
    0U,	// t2MOVCCi
    0U,	// t2MOVCClsl
    0U,	// t2MOVCClsr
    0U,	// t2MOVCCr
    0U,	// t2MOVCCror
    0U,	// t2MOVTi16
    0U,	// t2MOVi
    0U,	// t2MOVi16
    0U,	// t2MOVr
    0U,	// t2MOVrx
    0U,	// t2MOVsra_flag
    0U,	// t2MOVsrl_flag
    0U,	// t2MUL
    0U,	// t2MVNi
    0U,	// t2MVNr
    0U,	// t2MVNs
    0U,	// t2ORNri
    0U,	// t2ORNrr
    0U,	// t2ORNrs
    0U,	// t2ORRri
    0U,	// t2ORRrr
    0U,	// t2ORRrs
    0U,	// t2PKHBT
    0U,	// t2PKHTB
    0U,	// t2REV
    0U,	// t2REV16
    0U,	// t2REVSH
    0U,	// t2RORri
    0U,	// t2RORrr
    0U,	// t2RSBSri
    0U,	// t2RSBSrs
    0U,	// t2RSBri
    0U,	// t2RSBrs
    0U,	// t2SBCSri
    0U,	// t2SBCSrr
    0U,	// t2SBCSrs
    0U,	// t2SBCri
    0U,	// t2SBCrr
    0U,	// t2SBCrs
    0U,	// t2SMLABB
    0U,	// t2SMLABT
    0U,	// t2SMLAL
    0U,	// t2SMLATB
    0U,	// t2SMLATT
    0U,	// t2SMLAWB
    0U,	// t2SMLAWT
    0U,	// t2SMMLA
    0U,	// t2SMMLS
    0U,	// t2SMMUL
    0U,	// t2SMULBB
    0U,	// t2SMULBT
    0U,	// t2SMULL
    0U,	// t2SMULTB
    0U,	// t2SMULTT
    0U,	// t2SMULWB
    0U,	// t2SMULWT
    0U,	// t2STM
    0U,	// t2STRB_POST
    0U,	// t2STRB_PRE
    0U,	// t2STRBi12
    0U,	// t2STRBi8
    0U,	// t2STRBs
    0U,	// t2STRDi8
    0U,	// t2STRH_POST
    0U,	// t2STRH_PRE
    0U,	// t2STRHi12
    0U,	// t2STRHi8
    0U,	// t2STRHs
    0U,	// t2STR_POST
    0U,	// t2STR_PRE
    0U,	// t2STRi12
    0U,	// t2STRi8
    0U,	// t2STRs
    0U,	// t2SUBSri
    0U,	// t2SUBSrr
    0U,	// t2SUBSrs
    0U,	// t2SUBrSPi
    0U,	// t2SUBrSPi12
    0U,	// t2SUBrSPi12_
    0U,	// t2SUBrSPi_
    0U,	// t2SUBrSPs
    0U,	// t2SUBrSPs_
    0U,	// t2SUBri
    0U,	// t2SUBri12
    0U,	// t2SUBrr
    0U,	// t2SUBrs
    0U,	// t2SXTABrr
    0U,	// t2SXTABrr_rot
    0U,	// t2SXTAHrr
    0U,	// t2SXTAHrr_rot
    0U,	// t2SXTBr
    0U,	// t2SXTBr_rot
    0U,	// t2SXTHr
    0U,	// t2SXTHr_rot
    0U,	// t2TBB
    0U,	// t2TBH
    0U,	// t2TEQri
    0U,	// t2TEQrr
    0U,	// t2TEQrs
    0U,	// t2TPsoft
    0U,	// t2TSTri
    0U,	// t2TSTrr
    0U,	// t2TSTrs
    0U,	// t2UMAAL
    0U,	// t2UMLAL
    0U,	// t2UMULL
    0U,	// t2UXTABrr
    0U,	// t2UXTABrr_rot
    0U,	// t2UXTAHrr
    0U,	// t2UXTAHrr_rot
    0U,	// t2UXTB16r
    0U,	// t2UXTB16r_rot
    0U,	// t2UXTBr
    0U,	// t2UXTBr_rot
    0U,	// t2UXTHr
    0U,	// t2UXTHr_rot
    0U,	// tADC
    0U,	// tADDhirr
    0U,	// tADDi3
    0U,	// tADDi8
    0U,	// tADDrPCi
    0U,	// tADDrSP
    0U,	// tADDrSPi
    0U,	// tADDrr
    0U,	// tADDspi
    0U,	// tADDspr
    0U,	// tADDspr_
    0U,	// tADJCALLSTACKDOWN
    0U,	// tADJCALLSTACKUP
    0U,	// tAND
    0U,	// tANDsp
    0U,	// tASRri
    0U,	// tASRrr
    0U,	// tB
    0U,	// tBIC
    0U,	// tBL
    0U,	// tBLXi
    0U,	// tBLXi_r9
    0U,	// tBLXr
    0U,	// tBLXr_r9
    0U,	// tBLr9
    0U,	// tBR_JTr
    0U,	// tBX
    0U,	// tBX_RET
    0U,	// tBX_RET_vararg
    0U,	// tBXr9
    0U,	// tBcc
    0U,	// tBfar
    0U,	// tCMN
    0U,	// tCMNZ
    0U,	// tCMPhir
    0U,	// tCMPi8
    0U,	// tCMPr
    0U,	// tCMPzhir
    0U,	// tCMPzi8
    0U,	// tCMPzr
    0U,	// tEOR
    0U,	// tLDM
    0U,	// tLDR
    0U,	// tLDRB
    0U,	// tLDRH
    0U,	// tLDRSB
    0U,	// tLDRSH
    0U,	// tLDRcp
    0U,	// tLDRpci
    0U,	// tLDRspi
    0U,	// tLEApcrel
    0U,	// tLEApcrelJT
    0U,	// tLSLri
    0U,	// tLSLrr
    0U,	// tLSRri
    0U,	// tLSRrr
    0U,	// tMOVCCi
    0U,	// tMOVCCr
    0U,	// tMOVCCr_pseudo
    0U,	// tMOVSr
    0U,	// tMOVgpr2gpr
    0U,	// tMOVgpr2tgpr
    0U,	// tMOVi8
    0U,	// tMOVr
    0U,	// tMOVtgpr2gpr
    0U,	// tMUL
    0U,	// tMVN
    0U,	// tORR
    0U,	// tPICADD
    0U,	// tPOP
    0U,	// tPOP_RET
    0U,	// tPUSH
    0U,	// tREV
    0U,	// tREV16
    0U,	// tREVSH
    0U,	// tROR
    0U,	// tRSB
    0U,	// tRestore
    0U,	// tSBC
    0U,	// tSTM
    0U,	// tSTR
    0U,	// tSTRB
    0U,	// tSTRH
    0U,	// tSTRspi
    0U,	// tSUBi3
    0U,	// tSUBi8
    0U,	// tSUBrr
    0U,	// tSUBspi
    0U,	// tSUBspi_
    0U,	// tSXTB
    0U,	// tSXTH
    0U,	// tSpill
    0U,	// tTPsoft
    0U,	// tTST
    0U,	// tUXTB
    0U,	// tUXTH
    0U
  };
  const unsigned opcode = MI.getOpcode();
  unsigned Value = InstBits[opcode];
  unsigned op = 0;
  op = op;  // suppress warning
  switch (opcode) {
    case ARM::ADCSri:
    case ARM::ADCSrr:
    case ARM::ADCSrs:
    case ARM::ADCri:
    case ARM::ADCrr:
    case ARM::ADCrs:
    case ARM::ADDSri:
    case ARM::ADDSrr:
    case ARM::ADDSrs:
    case ARM::ADDri:
    case ARM::ADDrr:
    case ARM::ADDrs:
    case ARM::ADJCALLSTACKDOWN:
    case ARM::ADJCALLSTACKUP:
    case ARM::ANDri:
    case ARM::ANDrr:
    case ARM::ANDrs:
    case ARM::B:
    case ARM::BFC:
    case ARM::BICri:
    case ARM::BICrr:
    case ARM::BICrs:
    case ARM::BL:
    case ARM::BLX:
    case ARM::BLXr9:
    case ARM::BL_pred:
    case ARM::BLr9:
    case ARM::BLr9_pred:
    case ARM::BR_JTadd:
    case ARM::BR_JTm:
    case ARM::BR_JTr:
    case ARM::BX:
    case ARM::BX_RET:
    case ARM::BXr9:
    case ARM::Bcc:
    case ARM::CLZ:
    case ARM::CMNri:
    case ARM::CMNrr:
    case ARM::CMNrs:
    case ARM::CMNzri:
    case ARM::CMNzrr:
    case ARM::CMNzrs:
    case ARM::CMPri:
    case ARM::CMPrr:
    case ARM::CMPrs:
    case ARM::CMPzri:
    case ARM::CMPzrr:
    case ARM::CMPzrs:
    case ARM::CONSTPOOL_ENTRY:
    case ARM::DWARF_LOC:
    case ARM::EORri:
    case ARM::EORrr:
    case ARM::EORrs:
    case ARM::FABSD:
    case ARM::FABSS:
    case ARM::FADDD:
    case ARM::FADDS:
    case ARM::FCMPED:
    case ARM::FCMPES:
    case ARM::FCMPEZD:
    case ARM::FCMPEZS:
    case ARM::FCPYD:
    case ARM::FCPYDcc:
    case ARM::FCPYS:
    case ARM::FCPYScc:
    case ARM::FCVTDS:
    case ARM::FCVTSD:
    case ARM::FDIVD:
    case ARM::FDIVS:
    case ARM::FLDD:
    case ARM::FLDMD:
    case ARM::FLDMS:
    case ARM::FLDS:
    case ARM::FMACD:
    case ARM::FMACS:
    case ARM::FMDRR:
    case ARM::FMRRD:
    case ARM::FMRS:
    case ARM::FMSCD:
    case ARM::FMSCS:
    case ARM::FMSR:
    case ARM::FMSTAT:
    case ARM::FMULD:
    case ARM::FMULS:
    case ARM::FNEGD:
    case ARM::FNEGDcc:
    case ARM::FNEGS:
    case ARM::FNEGScc:
    case ARM::FNMACD:
    case ARM::FNMACS:
    case ARM::FNMSCD:
    case ARM::FNMSCS:
    case ARM::FNMULD:
    case ARM::FNMULS:
    case ARM::FSITOD:
    case ARM::FSITOS:
    case ARM::FSQRTD:
    case ARM::FSQRTS:
    case ARM::FSTD:
    case ARM::FSTMD:
    case ARM::FSTMS:
    case ARM::FSTS:
    case ARM::FSUBD:
    case ARM::FSUBS:
    case ARM::FTOSIZD:
    case ARM::FTOSIZS:
    case ARM::FTOUIZD:
    case ARM::FTOUIZS:
    case ARM::FUITOD:
    case ARM::FUITOS:
    case ARM::Int_eh_sjlj_setjmp:
    case ARM::LDM:
    case ARM::LDM_RET:
    case ARM::LDR:
    case ARM::LDRB:
    case ARM::LDRB_POST:
    case ARM::LDRB_PRE:
    case ARM::LDRD:
    case ARM::LDRH:
    case ARM::LDRH_POST:
    case ARM::LDRH_PRE:
    case ARM::LDRSB:
    case ARM::LDRSB_POST:
    case ARM::LDRSB_PRE:
    case ARM::LDRSH:
    case ARM::LDRSH_POST:
    case ARM::LDRSH_PRE:
    case ARM::LDR_POST:
    case ARM::LDR_PRE:
    case ARM::LDRcp:
    case ARM::LEApcrel:
    case ARM::LEApcrelJT:
    case ARM::MLA:
    case ARM::MLS:
    case ARM::MOVCCi:
    case ARM::MOVCCr:
    case ARM::MOVCCs:
    case ARM::MOVi:
    case ARM::MOVi2pieces:
    case ARM::MOVr:
    case ARM::MOVrx:
    case ARM::MOVs:
    case ARM::MOVsra_flag:
    case ARM::MOVsrl_flag:
    case ARM::MUL:
    case ARM::MVNi:
    case ARM::MVNr:
    case ARM::MVNs:
    case ARM::ORRri:
    case ARM::ORRrr:
    case ARM::ORRrs:
    case ARM::PICADD:
    case ARM::PICLDR:
    case ARM::PICLDRB:
    case ARM::PICLDRH:
    case ARM::PICLDRSB:
    case ARM::PICLDRSH:
    case ARM::PICSTR:
    case ARM::PICSTRB:
    case ARM::PICSTRH:
    case ARM::PKHBT:
    case ARM::PKHTB:
    case ARM::REV:
    case ARM::REV16:
    case ARM::REVSH:
    case ARM::RSBSri:
    case ARM::RSBSrs:
    case ARM::RSBri:
    case ARM::RSBrs:
    case ARM::RSCSri:
    case ARM::RSCSrs:
    case ARM::RSCri:
    case ARM::RSCrs:
    case ARM::SBCSri:
    case ARM::SBCSrr:
    case ARM::SBCSrs:
    case ARM::SBCri:
    case ARM::SBCrr:
    case ARM::SBCrs:
    case ARM::SMLABB:
    case ARM::SMLABT:
    case ARM::SMLAL:
    case ARM::SMLATB:
    case ARM::SMLATT:
    case ARM::SMLAWB:
    case ARM::SMLAWT:
    case ARM::SMMLA:
    case ARM::SMMLS:
    case ARM::SMMUL:
    case ARM::SMULBB:
    case ARM::SMULBT:
    case ARM::SMULL:
    case ARM::SMULTB:
    case ARM::SMULTT:
    case ARM::SMULWB:
    case ARM::SMULWT:
    case ARM::STM:
    case ARM::STR:
    case ARM::STRB:
    case ARM::STRB_POST:
    case ARM::STRB_PRE:
    case ARM::STRD:
    case ARM::STRH:
    case ARM::STRH_POST:
    case ARM::STRH_PRE:
    case ARM::STR_POST:
    case ARM::STR_PRE:
    case ARM::SUBSri:
    case ARM::SUBSrr:
    case ARM::SUBSrs:
    case ARM::SUBri:
    case ARM::SUBrr:
    case ARM::SUBrs:
    case ARM::SXTABrr:
    case ARM::SXTABrr_rot:
    case ARM::SXTAHrr:
    case ARM::SXTAHrr_rot:
    case ARM::SXTBr:
    case ARM::SXTBr_rot:
    case ARM::SXTHr:
    case ARM::SXTHr_rot:
    case ARM::TEQri:
    case ARM::TEQrr:
    case ARM::TEQrs:
    case ARM::TPsoft:
    case ARM::TSTri:
    case ARM::TSTrr:
    case ARM::TSTrs:
    case ARM::UMAAL:
    case ARM::UMLAL:
    case ARM::UMULL:
    case ARM::UXTABrr:
    case ARM::UXTABrr_rot:
    case ARM::UXTAHrr:
    case ARM::UXTAHrr_rot:
    case ARM::UXTB16r:
    case ARM::UXTB16r_rot:
    case ARM::UXTBr:
    case ARM::UXTBr_rot:
    case ARM::UXTHr:
    case ARM::UXTHr_rot:
    case ARM::VABALsv2i64:
    case ARM::VABALsv4i32:
    case ARM::VABALsv8i16:
    case ARM::VABALuv2i64:
    case ARM::VABALuv4i32:
    case ARM::VABALuv8i16:
    case ARM::VABAsv16i8:
    case ARM::VABAsv2i32:
    case ARM::VABAsv4i16:
    case ARM::VABAsv4i32:
    case ARM::VABAsv8i16:
    case ARM::VABAsv8i8:
    case ARM::VABAuv16i8:
    case ARM::VABAuv2i32:
    case ARM::VABAuv4i16:
    case ARM::VABAuv4i32:
    case ARM::VABAuv8i16:
    case ARM::VABAuv8i8:
    case ARM::VABDLsv2i64:
    case ARM::VABDLsv4i32:
    case ARM::VABDLsv8i16:
    case ARM::VABDLuv2i64:
    case ARM::VABDLuv4i32:
    case ARM::VABDLuv8i16:
    case ARM::VABDfd:
    case ARM::VABDfq:
    case ARM::VABDsv16i8:
    case ARM::VABDsv2i32:
    case ARM::VABDsv4i16:
    case ARM::VABDsv4i32:
    case ARM::VABDsv8i16:
    case ARM::VABDsv8i8:
    case ARM::VABDuv16i8:
    case ARM::VABDuv2i32:
    case ARM::VABDuv4i16:
    case ARM::VABDuv4i32:
    case ARM::VABDuv8i16:
    case ARM::VABDuv8i8:
    case ARM::VABSfd:
    case ARM::VABSfd_sfp:
    case ARM::VABSfq:
    case ARM::VABSv16i8:
    case ARM::VABSv2i32:
    case ARM::VABSv4i16:
    case ARM::VABSv4i32:
    case ARM::VABSv8i16:
    case ARM::VABSv8i8:
    case ARM::VACGEd:
    case ARM::VACGEq:
    case ARM::VACGTd:
    case ARM::VACGTq:
    case ARM::VADDHNv2i32:
    case ARM::VADDHNv4i16:
    case ARM::VADDHNv8i8:
    case ARM::VADDLsv2i64:
    case ARM::VADDLsv4i32:
    case ARM::VADDLsv8i16:
    case ARM::VADDLuv2i64:
    case ARM::VADDLuv4i32:
    case ARM::VADDLuv8i16:
    case ARM::VADDWsv2i64:
    case ARM::VADDWsv4i32:
    case ARM::VADDWsv8i16:
    case ARM::VADDWuv2i64:
    case ARM::VADDWuv4i32:
    case ARM::VADDWuv8i16:
    case ARM::VADDfd:
    case ARM::VADDfd_sfp:
    case ARM::VADDfq:
    case ARM::VADDv16i8:
    case ARM::VADDv1i64:
    case ARM::VADDv2i32:
    case ARM::VADDv2i64:
    case ARM::VADDv4i16:
    case ARM::VADDv4i32:
    case ARM::VADDv8i16:
    case ARM::VADDv8i8:
    case ARM::VANDd:
    case ARM::VANDq:
    case ARM::VBICd:
    case ARM::VBICq:
    case ARM::VBSLd:
    case ARM::VBSLq:
    case ARM::VCEQfd:
    case ARM::VCEQfq:
    case ARM::VCEQv16i8:
    case ARM::VCEQv2i32:
    case ARM::VCEQv4i16:
    case ARM::VCEQv4i32:
    case ARM::VCEQv8i16:
    case ARM::VCEQv8i8:
    case ARM::VCGEfd:
    case ARM::VCGEfq:
    case ARM::VCGEsv16i8:
    case ARM::VCGEsv2i32:
    case ARM::VCGEsv4i16:
    case ARM::VCGEsv4i32:
    case ARM::VCGEsv8i16:
    case ARM::VCGEsv8i8:
    case ARM::VCGEuv16i8:
    case ARM::VCGEuv2i32:
    case ARM::VCGEuv4i16:
    case ARM::VCGEuv4i32:
    case ARM::VCGEuv8i16:
    case ARM::VCGEuv8i8:
    case ARM::VCGTfd:
    case ARM::VCGTfq:
    case ARM::VCGTsv16i8:
    case ARM::VCGTsv2i32:
    case ARM::VCGTsv4i16:
    case ARM::VCGTsv4i32:
    case ARM::VCGTsv8i16:
    case ARM::VCGTsv8i8:
    case ARM::VCGTuv16i8:
    case ARM::VCGTuv2i32:
    case ARM::VCGTuv4i16:
    case ARM::VCGTuv4i32:
    case ARM::VCGTuv8i16:
    case ARM::VCGTuv8i8:
    case ARM::VCLSv16i8:
    case ARM::VCLSv2i32:
    case ARM::VCLSv4i16:
    case ARM::VCLSv4i32:
    case ARM::VCLSv8i16:
    case ARM::VCLSv8i8:
    case ARM::VCLZv16i8:
    case ARM::VCLZv2i32:
    case ARM::VCLZv4i16:
    case ARM::VCLZv4i32:
    case ARM::VCLZv8i16:
    case ARM::VCLZv8i8:
    case ARM::VCNTd:
    case ARM::VCNTq:
    case ARM::VCVTf2sd:
    case ARM::VCVTf2sd_sfp:
    case ARM::VCVTf2sq:
    case ARM::VCVTf2ud:
    case ARM::VCVTf2ud_sfp:
    case ARM::VCVTf2uq:
    case ARM::VCVTf2xsd:
    case ARM::VCVTf2xsq:
    case ARM::VCVTf2xud:
    case ARM::VCVTf2xuq:
    case ARM::VCVTs2fd:
    case ARM::VCVTs2fd_sfp:
    case ARM::VCVTs2fq:
    case ARM::VCVTu2fd:
    case ARM::VCVTu2fd_sfp:
    case ARM::VCVTu2fq:
    case ARM::VCVTxs2fd:
    case ARM::VCVTxs2fq:
    case ARM::VCVTxu2fd:
    case ARM::VCVTxu2fq:
    case ARM::VDUP16d:
    case ARM::VDUP16q:
    case ARM::VDUP32d:
    case ARM::VDUP32q:
    case ARM::VDUP8d:
    case ARM::VDUP8q:
    case ARM::VDUPLN16d:
    case ARM::VDUPLN16q:
    case ARM::VDUPLN32d:
    case ARM::VDUPLN32q:
    case ARM::VDUPLN8d:
    case ARM::VDUPLN8q:
    case ARM::VDUPLNfd:
    case ARM::VDUPLNfq:
    case ARM::VDUPfd:
    case ARM::VDUPfdf:
    case ARM::VDUPfq:
    case ARM::VDUPfqf:
    case ARM::VEORd:
    case ARM::VEORq:
    case ARM::VEXTd16:
    case ARM::VEXTd32:
    case ARM::VEXTd8:
    case ARM::VEXTdf:
    case ARM::VEXTq16:
    case ARM::VEXTq32:
    case ARM::VEXTq8:
    case ARM::VEXTqf:
    case ARM::VGETLNi32:
    case ARM::VGETLNs16:
    case ARM::VGETLNs8:
    case ARM::VGETLNu16:
    case ARM::VGETLNu8:
    case ARM::VHADDsv16i8:
    case ARM::VHADDsv2i32:
    case ARM::VHADDsv4i16:
    case ARM::VHADDsv4i32:
    case ARM::VHADDsv8i16:
    case ARM::VHADDsv8i8:
    case ARM::VHADDuv16i8:
    case ARM::VHADDuv2i32:
    case ARM::VHADDuv4i16:
    case ARM::VHADDuv4i32:
    case ARM::VHADDuv8i16:
    case ARM::VHADDuv8i8:
    case ARM::VHSUBsv16i8:
    case ARM::VHSUBsv2i32:
    case ARM::VHSUBsv4i16:
    case ARM::VHSUBsv4i32:
    case ARM::VHSUBsv8i16:
    case ARM::VHSUBsv8i8:
    case ARM::VHSUBuv16i8:
    case ARM::VHSUBuv2i32:
    case ARM::VHSUBuv4i16:
    case ARM::VHSUBuv4i32:
    case ARM::VHSUBuv8i16:
    case ARM::VHSUBuv8i8:
    case ARM::VLD1d16:
    case ARM::VLD1d32:
    case ARM::VLD1d64:
    case ARM::VLD1d8:
    case ARM::VLD1df:
    case ARM::VLD1q16:
    case ARM::VLD1q32:
    case ARM::VLD1q64:
    case ARM::VLD1q8:
    case ARM::VLD1qf:
    case ARM::VLD2d16:
    case ARM::VLD2d32:
    case ARM::VLD2d8:
    case ARM::VLD3d16:
    case ARM::VLD3d32:
    case ARM::VLD3d8:
    case ARM::VLD4d16:
    case ARM::VLD4d32:
    case ARM::VLD4d8:
    case ARM::VLDRQ:
    case ARM::VMAXfd:
    case ARM::VMAXfq:
    case ARM::VMAXsv16i8:
    case ARM::VMAXsv2i32:
    case ARM::VMAXsv4i16:
    case ARM::VMAXsv4i32:
    case ARM::VMAXsv8i16:
    case ARM::VMAXsv8i8:
    case ARM::VMAXuv16i8:
    case ARM::VMAXuv2i32:
    case ARM::VMAXuv4i16:
    case ARM::VMAXuv4i32:
    case ARM::VMAXuv8i16:
    case ARM::VMAXuv8i8:
    case ARM::VMINfd:
    case ARM::VMINfq:
    case ARM::VMINsv16i8:
    case ARM::VMINsv2i32:
    case ARM::VMINsv4i16:
    case ARM::VMINsv4i32:
    case ARM::VMINsv8i16:
    case ARM::VMINsv8i8:
    case ARM::VMINuv16i8:
    case ARM::VMINuv2i32:
    case ARM::VMINuv4i16:
    case ARM::VMINuv4i32:
    case ARM::VMINuv8i16:
    case ARM::VMINuv8i8:
    case ARM::VMLALsv2i64:
    case ARM::VMLALsv4i32:
    case ARM::VMLALsv8i16:
    case ARM::VMLALuv2i64:
    case ARM::VMLALuv4i32:
    case ARM::VMLALuv8i16:
    case ARM::VMLAfd:
    case ARM::VMLAfd_sfp:
    case ARM::VMLAfq:
    case ARM::VMLAv16i8:
    case ARM::VMLAv2i32:
    case ARM::VMLAv4i16:
    case ARM::VMLAv4i32:
    case ARM::VMLAv8i16:
    case ARM::VMLAv8i8:
    case ARM::VMLSLsv2i64:
    case ARM::VMLSLsv4i32:
    case ARM::VMLSLsv8i16:
    case ARM::VMLSLuv2i64:
    case ARM::VMLSLuv4i32:
    case ARM::VMLSLuv8i16:
    case ARM::VMLSfd:
    case ARM::VMLSfd_sfp:
    case ARM::VMLSfq:
    case ARM::VMLSv16i8:
    case ARM::VMLSv2i32:
    case ARM::VMLSv4i16:
    case ARM::VMLSv4i32:
    case ARM::VMLSv8i16:
    case ARM::VMLSv8i8:
    case ARM::VMOVD:
    case ARM::VMOVLsv2i64:
    case ARM::VMOVLsv4i32:
    case ARM::VMOVLsv8i16:
    case ARM::VMOVLuv2i64:
    case ARM::VMOVLuv4i32:
    case ARM::VMOVLuv8i16:
    case ARM::VMOVNv2i32:
    case ARM::VMOVNv4i16:
    case ARM::VMOVNv8i8:
    case ARM::VMOVQ:
    case ARM::VMOVv16i8:
    case ARM::VMOVv1i64:
    case ARM::VMOVv2i32:
    case ARM::VMOVv2i64:
    case ARM::VMOVv4i16:
    case ARM::VMOVv4i32:
    case ARM::VMOVv8i16:
    case ARM::VMOVv8i8:
    case ARM::VMULLp:
    case ARM::VMULLsv2i64:
    case ARM::VMULLsv4i32:
    case ARM::VMULLsv8i16:
    case ARM::VMULLuv2i64:
    case ARM::VMULLuv4i32:
    case ARM::VMULLuv8i16:
    case ARM::VMULfd:
    case ARM::VMULfd_sfp:
    case ARM::VMULfq:
    case ARM::VMULpd:
    case ARM::VMULpq:
    case ARM::VMULv16i8:
    case ARM::VMULv2i32:
    case ARM::VMULv4i16:
    case ARM::VMULv4i32:
    case ARM::VMULv8i16:
    case ARM::VMULv8i8:
    case ARM::VMVNd:
    case ARM::VMVNq:
    case ARM::VNEGf32d:
    case ARM::VNEGf32d_sfp:
    case ARM::VNEGf32q:
    case ARM::VNEGs16d:
    case ARM::VNEGs16q:
    case ARM::VNEGs32d:
    case ARM::VNEGs32q:
    case ARM::VNEGs8d:
    case ARM::VNEGs8q:
    case ARM::VORNd:
    case ARM::VORNq:
    case ARM::VORRd:
    case ARM::VORRq:
    case ARM::VPADALsv16i8:
    case ARM::VPADALsv2i32:
    case ARM::VPADALsv4i16:
    case ARM::VPADALsv4i32:
    case ARM::VPADALsv8i16:
    case ARM::VPADALsv8i8:
    case ARM::VPADALuv16i8:
    case ARM::VPADALuv2i32:
    case ARM::VPADALuv4i16:
    case ARM::VPADALuv4i32:
    case ARM::VPADALuv8i16:
    case ARM::VPADALuv8i8:
    case ARM::VPADDLsv16i8:
    case ARM::VPADDLsv2i32:
    case ARM::VPADDLsv4i16:
    case ARM::VPADDLsv4i32:
    case ARM::VPADDLsv8i16:
    case ARM::VPADDLsv8i8:
    case ARM::VPADDLuv16i8:
    case ARM::VPADDLuv2i32:
    case ARM::VPADDLuv4i16:
    case ARM::VPADDLuv4i32:
    case ARM::VPADDLuv8i16:
    case ARM::VPADDLuv8i8:
    case ARM::VPADDf:
    case ARM::VPADDi16:
    case ARM::VPADDi32:
    case ARM::VPADDi8:
    case ARM::VPMAXf:
    case ARM::VPMAXs16:
    case ARM::VPMAXs32:
    case ARM::VPMAXs8:
    case ARM::VPMAXu16:
    case ARM::VPMAXu32:
    case ARM::VPMAXu8:
    case ARM::VPMINf:
    case ARM::VPMINs16:
    case ARM::VPMINs32:
    case ARM::VPMINs8:
    case ARM::VPMINu16:
    case ARM::VPMINu32:
    case ARM::VPMINu8:
    case ARM::VQABSv16i8:
    case ARM::VQABSv2i32:
    case ARM::VQABSv4i16:
    case ARM::VQABSv4i32:
    case ARM::VQABSv8i16:
    case ARM::VQABSv8i8:
    case ARM::VQADDsv16i8:
    case ARM::VQADDsv1i64:
    case ARM::VQADDsv2i32:
    case ARM::VQADDsv2i64:
    case ARM::VQADDsv4i16:
    case ARM::VQADDsv4i32:
    case ARM::VQADDsv8i16:
    case ARM::VQADDsv8i8:
    case ARM::VQADDuv16i8:
    case ARM::VQADDuv1i64:
    case ARM::VQADDuv2i32:
    case ARM::VQADDuv2i64:
    case ARM::VQADDuv4i16:
    case ARM::VQADDuv4i32:
    case ARM::VQADDuv8i16:
    case ARM::VQADDuv8i8:
    case ARM::VQDMLALv2i64:
    case ARM::VQDMLALv4i32:
    case ARM::VQDMLSLv2i64:
    case ARM::VQDMLSLv4i32:
    case ARM::VQDMULHv2i32:
    case ARM::VQDMULHv4i16:
    case ARM::VQDMULHv4i32:
    case ARM::VQDMULHv8i16:
    case ARM::VQDMULLv2i64:
    case ARM::VQDMULLv4i32:
    case ARM::VQMOVNsuv2i32:
    case ARM::VQMOVNsuv4i16:
    case ARM::VQMOVNsuv8i8:
    case ARM::VQMOVNsv2i32:
    case ARM::VQMOVNsv4i16:
    case ARM::VQMOVNsv8i8:
    case ARM::VQMOVNuv2i32:
    case ARM::VQMOVNuv4i16:
    case ARM::VQMOVNuv8i8:
    case ARM::VQNEGv16i8:
    case ARM::VQNEGv2i32:
    case ARM::VQNEGv4i16:
    case ARM::VQNEGv4i32:
    case ARM::VQNEGv8i16:
    case ARM::VQNEGv8i8:
    case ARM::VQRDMULHv2i32:
    case ARM::VQRDMULHv4i16:
    case ARM::VQRDMULHv4i32:
    case ARM::VQRDMULHv8i16:
    case ARM::VQRSHLsv16i8:
    case ARM::VQRSHLsv1i64:
    case ARM::VQRSHLsv2i32:
    case ARM::VQRSHLsv2i64:
    case ARM::VQRSHLsv4i16:
    case ARM::VQRSHLsv4i32:
    case ARM::VQRSHLsv8i16:
    case ARM::VQRSHLsv8i8:
    case ARM::VQRSHLuv16i8:
    case ARM::VQRSHLuv1i64:
    case ARM::VQRSHLuv2i32:
    case ARM::VQRSHLuv2i64:
    case ARM::VQRSHLuv4i16:
    case ARM::VQRSHLuv4i32:
    case ARM::VQRSHLuv8i16:
    case ARM::VQRSHLuv8i8:
    case ARM::VQRSHRNs16:
    case ARM::VQRSHRNs32:
    case ARM::VQRSHRNs64:
    case ARM::VQRSHRNu16:
    case ARM::VQRSHRNu32:
    case ARM::VQRSHRNu64:
    case ARM::VQRSHRUN16:
    case ARM::VQRSHRUN32:
    case ARM::VQRSHRUN64:
    case ARM::VQSHLsiv16i8:
    case ARM::VQSHLsiv1i64:
    case ARM::VQSHLsiv2i32:
    case ARM::VQSHLsiv2i64:
    case ARM::VQSHLsiv4i16:
    case ARM::VQSHLsiv4i32:
    case ARM::VQSHLsiv8i16:
    case ARM::VQSHLsiv8i8:
    case ARM::VQSHLsuv16i8:
    case ARM::VQSHLsuv1i64:
    case ARM::VQSHLsuv2i32:
    case ARM::VQSHLsuv2i64:
    case ARM::VQSHLsuv4i16:
    case ARM::VQSHLsuv4i32:
    case ARM::VQSHLsuv8i16:
    case ARM::VQSHLsuv8i8:
    case ARM::VQSHLsv16i8:
    case ARM::VQSHLsv1i64:
    case ARM::VQSHLsv2i32:
    case ARM::VQSHLsv2i64:
    case ARM::VQSHLsv4i16:
    case ARM::VQSHLsv4i32:
    case ARM::VQSHLsv8i16:
    case ARM::VQSHLsv8i8:
    case ARM::VQSHLuiv16i8:
    case ARM::VQSHLuiv1i64:
    case ARM::VQSHLuiv2i32:
    case ARM::VQSHLuiv2i64:
    case ARM::VQSHLuiv4i16:
    case ARM::VQSHLuiv4i32:
    case ARM::VQSHLuiv8i16:
    case ARM::VQSHLuiv8i8:
    case ARM::VQSHLuv16i8:
    case ARM::VQSHLuv1i64:
    case ARM::VQSHLuv2i32:
    case ARM::VQSHLuv2i64:
    case ARM::VQSHLuv4i16:
    case ARM::VQSHLuv4i32:
    case ARM::VQSHLuv8i16:
    case ARM::VQSHLuv8i8:
    case ARM::VQSHRNs16:
    case ARM::VQSHRNs32:
    case ARM::VQSHRNs64:
    case ARM::VQSHRNu16:
    case ARM::VQSHRNu32:
    case ARM::VQSHRNu64:
    case ARM::VQSHRUN16:
    case ARM::VQSHRUN32:
    case ARM::VQSHRUN64:
    case ARM::VQSUBsv16i8:
    case ARM::VQSUBsv1i64:
    case ARM::VQSUBsv2i32:
    case ARM::VQSUBsv2i64:
    case ARM::VQSUBsv4i16:
    case ARM::VQSUBsv4i32:
    case ARM::VQSUBsv8i16:
    case ARM::VQSUBsv8i8:
    case ARM::VQSUBuv16i8:
    case ARM::VQSUBuv1i64:
    case ARM::VQSUBuv2i32:
    case ARM::VQSUBuv2i64:
    case ARM::VQSUBuv4i16:
    case ARM::VQSUBuv4i32:
    case ARM::VQSUBuv8i16:
    case ARM::VQSUBuv8i8:
    case ARM::VRADDHNv2i32:
    case ARM::VRADDHNv4i16:
    case ARM::VRADDHNv8i8:
    case ARM::VRECPEd:
    case ARM::VRECPEfd:
    case ARM::VRECPEfq:
    case ARM::VRECPEq:
    case ARM::VRECPSfd:
    case ARM::VRECPSfq:
    case ARM::VREV16d8:
    case ARM::VREV16q8:
    case ARM::VREV32d16:
    case ARM::VREV32d8:
    case ARM::VREV32q16:
    case ARM::VREV32q8:
    case ARM::VREV64d16:
    case ARM::VREV64d32:
    case ARM::VREV64d8:
    case ARM::VREV64df:
    case ARM::VREV64q16:
    case ARM::VREV64q32:
    case ARM::VREV64q8:
    case ARM::VREV64qf:
    case ARM::VRHADDsv16i8:
    case ARM::VRHADDsv2i32:
    case ARM::VRHADDsv4i16:
    case ARM::VRHADDsv4i32:
    case ARM::VRHADDsv8i16:
    case ARM::VRHADDsv8i8:
    case ARM::VRHADDuv16i8:
    case ARM::VRHADDuv2i32:
    case ARM::VRHADDuv4i16:
    case ARM::VRHADDuv4i32:
    case ARM::VRHADDuv8i16:
    case ARM::VRHADDuv8i8:
    case ARM::VRSHLsv16i8:
    case ARM::VRSHLsv1i64:
    case ARM::VRSHLsv2i32:
    case ARM::VRSHLsv2i64:
    case ARM::VRSHLsv4i16:
    case ARM::VRSHLsv4i32:
    case ARM::VRSHLsv8i16:
    case ARM::VRSHLsv8i8:
    case ARM::VRSHLuv16i8:
    case ARM::VRSHLuv1i64:
    case ARM::VRSHLuv2i32:
    case ARM::VRSHLuv2i64:
    case ARM::VRSHLuv4i16:
    case ARM::VRSHLuv4i32:
    case ARM::VRSHLuv8i16:
    case ARM::VRSHLuv8i8:
    case ARM::VRSHRN16:
    case ARM::VRSHRN32:
    case ARM::VRSHRN64:
    case ARM::VRSHRsv16i8:
    case ARM::VRSHRsv1i64:
    case ARM::VRSHRsv2i32:
    case ARM::VRSHRsv2i64:
    case ARM::VRSHRsv4i16:
    case ARM::VRSHRsv4i32:
    case ARM::VRSHRsv8i16:
    case ARM::VRSHRsv8i8:
    case ARM::VRSHRuv16i8:
    case ARM::VRSHRuv1i64:
    case ARM::VRSHRuv2i32:
    case ARM::VRSHRuv2i64:
    case ARM::VRSHRuv4i16:
    case ARM::VRSHRuv4i32:
    case ARM::VRSHRuv8i16:
    case ARM::VRSHRuv8i8:
    case ARM::VRSQRTEd:
    case ARM::VRSQRTEfd:
    case ARM::VRSQRTEfq:
    case ARM::VRSQRTEq:
    case ARM::VRSQRTSfd:
    case ARM::VRSQRTSfq:
    case ARM::VRSRAsv16i8:
    case ARM::VRSRAsv1i64:
    case ARM::VRSRAsv2i32:
    case ARM::VRSRAsv2i64:
    case ARM::VRSRAsv4i16:
    case ARM::VRSRAsv4i32:
    case ARM::VRSRAsv8i16:
    case ARM::VRSRAsv8i8:
    case ARM::VRSRAuv16i8:
    case ARM::VRSRAuv1i64:
    case ARM::VRSRAuv2i32:
    case ARM::VRSRAuv2i64:
    case ARM::VRSRAuv4i16:
    case ARM::VRSRAuv4i32:
    case ARM::VRSRAuv8i16:
    case ARM::VRSRAuv8i8:
    case ARM::VRSUBHNv2i32:
    case ARM::VRSUBHNv4i16:
    case ARM::VRSUBHNv8i8:
    case ARM::VSETLNi16:
    case ARM::VSETLNi32:
    case ARM::VSETLNi8:
    case ARM::VSHLLi16:
    case ARM::VSHLLi32:
    case ARM::VSHLLi8:
    case ARM::VSHLLs16:
    case ARM::VSHLLs32:
    case ARM::VSHLLs8:
    case ARM::VSHLLu16:
    case ARM::VSHLLu32:
    case ARM::VSHLLu8:
    case ARM::VSHLiv16i8:
    case ARM::VSHLiv1i64:
    case ARM::VSHLiv2i32:
    case ARM::VSHLiv2i64:
    case ARM::VSHLiv4i16:
    case ARM::VSHLiv4i32:
    case ARM::VSHLiv8i16:
    case ARM::VSHLiv8i8:
    case ARM::VSHLsv16i8:
    case ARM::VSHLsv1i64:
    case ARM::VSHLsv2i32:
    case ARM::VSHLsv2i64:
    case ARM::VSHLsv4i16:
    case ARM::VSHLsv4i32:
    case ARM::VSHLsv8i16:
    case ARM::VSHLsv8i8:
    case ARM::VSHLuv16i8:
    case ARM::VSHLuv1i64:
    case ARM::VSHLuv2i32:
    case ARM::VSHLuv2i64:
    case ARM::VSHLuv4i16:
    case ARM::VSHLuv4i32:
    case ARM::VSHLuv8i16:
    case ARM::VSHLuv8i8:
    case ARM::VSHRN16:
    case ARM::VSHRN32:
    case ARM::VSHRN64:
    case ARM::VSHRsv16i8:
    case ARM::VSHRsv1i64:
    case ARM::VSHRsv2i32:
    case ARM::VSHRsv2i64:
    case ARM::VSHRsv4i16:
    case ARM::VSHRsv4i32:
    case ARM::VSHRsv8i16:
    case ARM::VSHRsv8i8:
    case ARM::VSHRuv16i8:
    case ARM::VSHRuv1i64:
    case ARM::VSHRuv2i32:
    case ARM::VSHRuv2i64:
    case ARM::VSHRuv4i16:
    case ARM::VSHRuv4i32:
    case ARM::VSHRuv8i16:
    case ARM::VSHRuv8i8:
    case ARM::VSLIv16i8:
    case ARM::VSLIv1i64:
    case ARM::VSLIv2i32:
    case ARM::VSLIv2i64:
    case ARM::VSLIv4i16:
    case ARM::VSLIv4i32:
    case ARM::VSLIv8i16:
    case ARM::VSLIv8i8:
    case ARM::VSRAsv16i8:
    case ARM::VSRAsv1i64:
    case ARM::VSRAsv2i32:
    case ARM::VSRAsv2i64:
    case ARM::VSRAsv4i16:
    case ARM::VSRAsv4i32:
    case ARM::VSRAsv8i16:
    case ARM::VSRAsv8i8:
    case ARM::VSRAuv16i8:
    case ARM::VSRAuv1i64:
    case ARM::VSRAuv2i32:
    case ARM::VSRAuv2i64:
    case ARM::VSRAuv4i16:
    case ARM::VSRAuv4i32:
    case ARM::VSRAuv8i16:
    case ARM::VSRAuv8i8:
    case ARM::VSRIv16i8:
    case ARM::VSRIv1i64:
    case ARM::VSRIv2i32:
    case ARM::VSRIv2i64:
    case ARM::VSRIv4i16:
    case ARM::VSRIv4i32:
    case ARM::VSRIv8i16:
    case ARM::VSRIv8i8:
    case ARM::VST1d16:
    case ARM::VST1d32:
    case ARM::VST1d64:
    case ARM::VST1d8:
    case ARM::VST1df:
    case ARM::VST1q16:
    case ARM::VST1q32:
    case ARM::VST1q64:
    case ARM::VST1q8:
    case ARM::VST1qf:
    case ARM::VST2d16:
    case ARM::VST2d32:
    case ARM::VST2d8:
    case ARM::VST3d16:
    case ARM::VST3d32:
    case ARM::VST3d8:
    case ARM::VST4d16:
    case ARM::VST4d32:
    case ARM::VST4d8:
    case ARM::VSTRQ:
    case ARM::VSUBHNv2i32:
    case ARM::VSUBHNv4i16:
    case ARM::VSUBHNv8i8:
    case ARM::VSUBLsv2i64:
    case ARM::VSUBLsv4i32:
    case ARM::VSUBLsv8i16:
    case ARM::VSUBLuv2i64:
    case ARM::VSUBLuv4i32:
    case ARM::VSUBLuv8i16:
    case ARM::VSUBWsv2i64:
    case ARM::VSUBWsv4i32:
    case ARM::VSUBWsv8i16:
    case ARM::VSUBWuv2i64:
    case ARM::VSUBWuv4i32:
    case ARM::VSUBWuv8i16:
    case ARM::VSUBfd:
    case ARM::VSUBfd_sfp:
    case ARM::VSUBfq:
    case ARM::VSUBv16i8:
    case ARM::VSUBv1i64:
    case ARM::VSUBv2i32:
    case ARM::VSUBv2i64:
    case ARM::VSUBv4i16:
    case ARM::VSUBv4i32:
    case ARM::VSUBv8i16:
    case ARM::VSUBv8i8:
    case ARM::VTBL1:
    case ARM::VTBL2:
    case ARM::VTBL3:
    case ARM::VTBL4:
    case ARM::VTBX1:
    case ARM::VTBX2:
    case ARM::VTBX3:
    case ARM::VTBX4:
    case ARM::VTRNd16:
    case ARM::VTRNd32:
    case ARM::VTRNd8:
    case ARM::VTRNq16:
    case ARM::VTRNq32:
    case ARM::VTRNq8:
    case ARM::VTSTv16i8:
    case ARM::VTSTv2i32:
    case ARM::VTSTv4i16:
    case ARM::VTSTv4i32:
    case ARM::VTSTv8i16:
    case ARM::VTSTv8i8:
    case ARM::VUZPd16:
    case ARM::VUZPd32:
    case ARM::VUZPd8:
    case ARM::VUZPq16:
    case ARM::VUZPq32:
    case ARM::VUZPq8:
    case ARM::VZIPd16:
    case ARM::VZIPd32:
    case ARM::VZIPd8:
    case ARM::VZIPq16:
    case ARM::VZIPq32:
    case ARM::VZIPq8:
    case ARM::t2ADCSri:
    case ARM::t2ADCSrr:
    case ARM::t2ADCSrs:
    case ARM::t2ADCri:
    case ARM::t2ADCrr:
    case ARM::t2ADCrs:
    case ARM::t2ADDSri:
    case ARM::t2ADDSrr:
    case ARM::t2ADDSrs:
    case ARM::t2ADDrSPi:
    case ARM::t2ADDrSPi12:
    case ARM::t2ADDrSPs:
    case ARM::t2ADDri:
    case ARM::t2ADDri12:
    case ARM::t2ADDrr:
    case ARM::t2ADDrs:
    case ARM::t2ANDri:
    case ARM::t2ANDrr:
    case ARM::t2ANDrs:
    case ARM::t2ASRri:
    case ARM::t2ASRrr:
    case ARM::t2B:
    case ARM::t2BFC:
    case ARM::t2BICri:
    case ARM::t2BICrr:
    case ARM::t2BICrs:
    case ARM::t2BR_JT:
    case ARM::t2Bcc:
    case ARM::t2CLZ:
    case ARM::t2CMNri:
    case ARM::t2CMNrr:
    case ARM::t2CMNrs:
    case ARM::t2CMNzri:
    case ARM::t2CMNzrr:
    case ARM::t2CMNzrs:
    case ARM::t2CMPri:
    case ARM::t2CMPrr:
    case ARM::t2CMPrs:
    case ARM::t2CMPzri:
    case ARM::t2CMPzrr:
    case ARM::t2CMPzrs:
    case ARM::t2EORri:
    case ARM::t2EORrr:
    case ARM::t2EORrs:
    case ARM::t2IT:
    case ARM::t2Int_eh_sjlj_setjmp:
    case ARM::t2LDM:
    case ARM::t2LDM_RET:
    case ARM::t2LDRB_POST:
    case ARM::t2LDRB_PRE:
    case ARM::t2LDRBi12:
    case ARM::t2LDRBi8:
    case ARM::t2LDRBpci:
    case ARM::t2LDRBs:
    case ARM::t2LDRDi8:
    case ARM::t2LDRDpci:
    case ARM::t2LDRH_POST:
    case ARM::t2LDRH_PRE:
    case ARM::t2LDRHi12:
    case ARM::t2LDRHi8:
    case ARM::t2LDRHpci:
    case ARM::t2LDRHs:
    case ARM::t2LDRSB_POST:
    case ARM::t2LDRSB_PRE:
    case ARM::t2LDRSBi12:
    case ARM::t2LDRSBi8:
    case ARM::t2LDRSBpci:
    case ARM::t2LDRSBs:
    case ARM::t2LDRSH_POST:
    case ARM::t2LDRSH_PRE:
    case ARM::t2LDRSHi12:
    case ARM::t2LDRSHi8:
    case ARM::t2LDRSHpci:
    case ARM::t2LDRSHs:
    case ARM::t2LDR_POST:
    case ARM::t2LDR_PRE:
    case ARM::t2LDRi12:
    case ARM::t2LDRi8:
    case ARM::t2LDRpci:
    case ARM::t2LDRs:
    case ARM::t2LEApcrel:
    case ARM::t2LEApcrelJT:
    case ARM::t2LSLri:
    case ARM::t2LSLrr:
    case ARM::t2LSRri:
    case ARM::t2LSRrr:
    case ARM::t2MLA:
    case ARM::t2MLS:
    case ARM::t2MOVCCasr:
    case ARM::t2MOVCCi:
    case ARM::t2MOVCClsl:
    case ARM::t2MOVCClsr:
    case ARM::t2MOVCCr:
    case ARM::t2MOVCCror:
    case ARM::t2MOVTi16:
    case ARM::t2MOVi:
    case ARM::t2MOVi16:
    case ARM::t2MOVr:
    case ARM::t2MOVrx:
    case ARM::t2MOVsra_flag:
    case ARM::t2MOVsrl_flag:
    case ARM::t2MUL:
    case ARM::t2MVNi:
    case ARM::t2MVNr:
    case ARM::t2MVNs:
    case ARM::t2ORNri:
    case ARM::t2ORNrr:
    case ARM::t2ORNrs:
    case ARM::t2ORRri:
    case ARM::t2ORRrr:
    case ARM::t2ORRrs:
    case ARM::t2PKHBT:
    case ARM::t2PKHTB:
    case ARM::t2REV:
    case ARM::t2REV16:
    case ARM::t2REVSH:
    case ARM::t2RORri:
    case ARM::t2RORrr:
    case ARM::t2RSBSri:
    case ARM::t2RSBSrs:
    case ARM::t2RSBri:
    case ARM::t2RSBrs:
    case ARM::t2SBCSri:
    case ARM::t2SBCSrr:
    case ARM::t2SBCSrs:
    case ARM::t2SBCri:
    case ARM::t2SBCrr:
    case ARM::t2SBCrs:
    case ARM::t2SMLABB:
    case ARM::t2SMLABT:
    case ARM::t2SMLAL:
    case ARM::t2SMLATB:
    case ARM::t2SMLATT:
    case ARM::t2SMLAWB:
    case ARM::t2SMLAWT:
    case ARM::t2SMMLA:
    case ARM::t2SMMLS:
    case ARM::t2SMMUL:
    case ARM::t2SMULBB:
    case ARM::t2SMULBT:
    case ARM::t2SMULL:
    case ARM::t2SMULTB:
    case ARM::t2SMULTT:
    case ARM::t2SMULWB:
    case ARM::t2SMULWT:
    case ARM::t2STM:
    case ARM::t2STRB_POST:
    case ARM::t2STRB_PRE:
    case ARM::t2STRBi12:
    case ARM::t2STRBi8:
    case ARM::t2STRBs:
    case ARM::t2STRDi8:
    case ARM::t2STRH_POST:
    case ARM::t2STRH_PRE:
    case ARM::t2STRHi12:
    case ARM::t2STRHi8:
    case ARM::t2STRHs:
    case ARM::t2STR_POST:
    case ARM::t2STR_PRE:
    case ARM::t2STRi12:
    case ARM::t2STRi8:
    case ARM::t2STRs:
    case ARM::t2SUBSri:
    case ARM::t2SUBSrr:
    case ARM::t2SUBSrs:
    case ARM::t2SUBrSPi:
    case ARM::t2SUBrSPi12:
    case ARM::t2SUBrSPi12_:
    case ARM::t2SUBrSPi_:
    case ARM::t2SUBrSPs:
    case ARM::t2SUBrSPs_:
    case ARM::t2SUBri:
    case ARM::t2SUBri12:
    case ARM::t2SUBrr:
    case ARM::t2SUBrs:
    case ARM::t2SXTABrr:
    case ARM::t2SXTABrr_rot:
    case ARM::t2SXTAHrr:
    case ARM::t2SXTAHrr_rot:
    case ARM::t2SXTBr:
    case ARM::t2SXTBr_rot:
    case ARM::t2SXTHr:
    case ARM::t2SXTHr_rot:
    case ARM::t2TBB:
    case ARM::t2TBH:
    case ARM::t2TEQri:
    case ARM::t2TEQrr:
    case ARM::t2TEQrs:
    case ARM::t2TPsoft:
    case ARM::t2TSTri:
    case ARM::t2TSTrr:
    case ARM::t2TSTrs:
    case ARM::t2UMAAL:
    case ARM::t2UMLAL:
    case ARM::t2UMULL:
    case ARM::t2UXTABrr:
    case ARM::t2UXTABrr_rot:
    case ARM::t2UXTAHrr:
    case ARM::t2UXTAHrr_rot:
    case ARM::t2UXTB16r:
    case ARM::t2UXTB16r_rot:
    case ARM::t2UXTBr:
    case ARM::t2UXTBr_rot:
    case ARM::t2UXTHr:
    case ARM::t2UXTHr_rot:
    case ARM::tADC:
    case ARM::tADDhirr:
    case ARM::tADDi3:
    case ARM::tADDi8:
    case ARM::tADDrPCi:
    case ARM::tADDrSP:
    case ARM::tADDrSPi:
    case ARM::tADDrr:
    case ARM::tADDspi:
    case ARM::tADDspr:
    case ARM::tADDspr_:
    case ARM::tADJCALLSTACKDOWN:
    case ARM::tADJCALLSTACKUP:
    case ARM::tAND:
    case ARM::tANDsp:
    case ARM::tASRri:
    case ARM::tASRrr:
    case ARM::tB:
    case ARM::tBIC:
    case ARM::tBL:
    case ARM::tBLXi:
    case ARM::tBLXi_r9:
    case ARM::tBLXr:
    case ARM::tBLXr_r9:
    case ARM::tBLr9:
    case ARM::tBR_JTr:
    case ARM::tBX:
    case ARM::tBX_RET:
    case ARM::tBX_RET_vararg:
    case ARM::tBXr9:
    case ARM::tBcc:
    case ARM::tBfar:
    case ARM::tCMN:
    case ARM::tCMNZ:
    case ARM::tCMPhir:
    case ARM::tCMPi8:
    case ARM::tCMPr:
    case ARM::tCMPzhir:
    case ARM::tCMPzi8:
    case ARM::tCMPzr:
    case ARM::tEOR:
    case ARM::tLDM:
    case ARM::tLDR:
    case ARM::tLDRB:
    case ARM::tLDRH:
    case ARM::tLDRSB:
    case ARM::tLDRSH:
    case ARM::tLDRcp:
    case ARM::tLDRpci:
    case ARM::tLDRspi:
    case ARM::tLEApcrel:
    case ARM::tLEApcrelJT:
    case ARM::tLSLri:
    case ARM::tLSLrr:
    case ARM::tLSRri:
    case ARM::tLSRrr:
    case ARM::tMOVCCi:
    case ARM::tMOVCCr:
    case ARM::tMOVCCr_pseudo:
    case ARM::tMOVSr:
    case ARM::tMOVgpr2gpr:
    case ARM::tMOVgpr2tgpr:
    case ARM::tMOVi8:
    case ARM::tMOVr:
    case ARM::tMOVtgpr2gpr:
    case ARM::tMUL:
    case ARM::tMVN:
    case ARM::tORR:
    case ARM::tPICADD:
    case ARM::tPOP:
    case ARM::tPOP_RET:
    case ARM::tPUSH:
    case ARM::tREV:
    case ARM::tREV16:
    case ARM::tREVSH:
    case ARM::tROR:
    case ARM::tRSB:
    case ARM::tRestore:
    case ARM::tSBC:
    case ARM::tSTM:
    case ARM::tSTR:
    case ARM::tSTRB:
    case ARM::tSTRH:
    case ARM::tSTRspi:
    case ARM::tSUBi3:
    case ARM::tSUBi8:
    case ARM::tSUBrr:
    case ARM::tSUBspi:
    case ARM::tSUBspi_:
    case ARM::tSXTB:
    case ARM::tSXTH:
    case ARM::tSpill:
    case ARM::tTPsoft:
    case ARM::tTST:
    case ARM::tUXTB:
    case ARM::tUXTH: {
      break;
    }
  default:
    std::string msg;
    raw_string_ostream Msg(msg);
    Msg << "Not supported instr: " << MI;
    llvm_report_error(Msg.str());
  }
  return Value;
}

