Verilator Tree Dump (format 0x3900) from <e661> to <e749>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a5eb0 <e353> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x5555561a61b0 <e357> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a6550 <e362> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a9500 <e368> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a98a0 <e374> {c3av} @dt=0x555556199f50@(G/w8)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a9c40 <e380> {c4ax} @dt=0x555556199f50@(G/w8)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561abb30 <e471> {c2ai} @dt=0x5555561a3230@(G/w1)  register4__DOT__load [VSTATIC]  PORT
    1:2: VAR 0x5555561abcb0 <e230> {c2ao} @dt=0x5555561a3230@(G/w1)  register4__DOT__clr [VSTATIC]  PORT
    1:2: VAR 0x5555561abe30 <e238> {c2at} @dt=0x5555561a3230@(G/w1)  register4__DOT__clk [VSTATIC]  PORT
    1:2: VAR 0x5555561abfb0 <e258> {c3av} @dt=0x555556199f50@(G/w8)  register4__DOT__inp [VSTATIC]  PORT
    1:2: VAR 0x5555561ac130 <e324> {c4ax} @dt=0x555556199f50@(G/w8)  register4__DOT__q [VSTATIC]  PORT
    1:2: TOPSCOPE 0x5555561af640 <e560> {c1ai}
    1:2:2: SCOPE 0x5555561af540 <e639> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561a5eb0]
    1:2:2:1: VARSCOPE 0x5555561af700 <e562> {c2ai} @dt=0x5555561a3230@(G/w1)  TOP->load -> VAR 0x5555561a61b0 <e357> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af7e0 <e565> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->clr -> VAR 0x5555561a6550 <e362> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af8c0 <e568> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->clk -> VAR 0x5555561a9500 <e368> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561af9e0 <e571> {c3av} @dt=0x555556199f50@(G/w8)  TOP->inp -> VAR 0x5555561a98a0 <e374> {c3av} @dt=0x555556199f50@(G/w8)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561afb00 <e574> {c4ax} @dt=0x555556199f50@(G/w8)  TOP->q -> VAR 0x5555561a9c40 <e380> {c4ax} @dt=0x555556199f50@(G/w8)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0da0 <e581> {c2ai} @dt=0x5555561a3230@(G/w1)  TOP->register4__DOT__load -> VAR 0x5555561abb30 <e471> {c2ai} @dt=0x5555561a3230@(G/w1)  register4__DOT__load [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0ec0 <e584> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->register4__DOT__clr -> VAR 0x5555561abcb0 <e230> {c2ao} @dt=0x5555561a3230@(G/w1)  register4__DOT__clr [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0fe0 <e587> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->register4__DOT__clk -> VAR 0x5555561abe30 <e238> {c2at} @dt=0x5555561a3230@(G/w1)  register4__DOT__clk [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b1100 <e590> {c3av} @dt=0x555556199f50@(G/w8)  TOP->register4__DOT__inp -> VAR 0x5555561abfb0 <e258> {c3av} @dt=0x555556199f50@(G/w8)  register4__DOT__inp [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b1220 <e593> {c4ax} @dt=0x555556199f50@(G/w8)  TOP->register4__DOT__q -> VAR 0x5555561ac130 <e324> {c4ax} @dt=0x555556199f50@(G/w8)  register4__DOT__q [VSTATIC]  PORT
    1:2:2:2: ACTIVE 0x55555619f050 <e644> {c2ai}  combo => SENTREE 0x5555561a16e0 <e642> {c2ai}
    1:2:2:2:1: SENTREE 0x5555561a16e0 <e642> {c2ai}
    1:2:2:2:1:1: SENITEM 0x5555561a1620 <e641> {c2ai} [COMBO]
    1:2:2:2:2: ASSIGNALIAS 0x5555561afc20 <e645> {c2ai} @dt=0x5555561a3230@(G/w1)
    1:2:2:2:2:1: VARREF 0x5555561afce0 <e430> {c2ai} @dt=0x5555561a3230@(G/w1)  load [RV] <- VARSCOPE 0x5555561af700 <e562> {c2ai} @dt=0x5555561a3230@(G/w1)  TOP->load -> VAR 0x5555561a61b0 <e357> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x5555561afe00 <e431> {c2ai} @dt=0x5555561a3230@(G/w1)  register4__DOT__load [LV] => VARSCOPE 0x5555561b0da0 <e581> {c2ai} @dt=0x5555561a3230@(G/w1)  TOP->register4__DOT__load -> VAR 0x5555561abb30 <e471> {c2ai} @dt=0x5555561a3230@(G/w1)  register4__DOT__load [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x5555561affa0 <e647> {c2ao} @dt=0x5555561a3230@(G/w1)
    1:2:2:2:2:1: VARREF 0x5555561b0060 <e439> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [RV] <- VARSCOPE 0x5555561af7e0 <e565> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->clr -> VAR 0x5555561a6550 <e362> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x5555561b0180 <e440> {c2ao} @dt=0x5555561a3230@(G/w1)  register4__DOT__clr [LV] => VARSCOPE 0x5555561b0ec0 <e584> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->register4__DOT__clr -> VAR 0x5555561abcb0 <e230> {c2ao} @dt=0x5555561a3230@(G/w1)  register4__DOT__clr [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x5555561b0320 <e649> {c2at} @dt=0x5555561a3230@(G/w1)
    1:2:2:2:2:1: VARREF 0x5555561b03e0 <e448> {c2at} @dt=0x5555561a3230@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af8c0 <e568> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->clk -> VAR 0x5555561a9500 <e368> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x5555561b0500 <e449> {c2at} @dt=0x5555561a3230@(G/w1)  register4__DOT__clk [LV] => VARSCOPE 0x5555561b0fe0 <e587> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->register4__DOT__clk -> VAR 0x5555561abe30 <e238> {c2at} @dt=0x5555561a3230@(G/w1)  register4__DOT__clk [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x5555561b06a0 <e651> {c3av} @dt=0x555556199f50@(G/w8)
    1:2:2:2:2:1: VARREF 0x5555561b0760 <e457> {c3av} @dt=0x555556199f50@(G/w8)  inp [RV] <- VARSCOPE 0x5555561af9e0 <e571> {c3av} @dt=0x555556199f50@(G/w8)  TOP->inp -> VAR 0x5555561a98a0 <e374> {c3av} @dt=0x555556199f50@(G/w8)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x5555561b0880 <e458> {c3av} @dt=0x555556199f50@(G/w8)  register4__DOT__inp [LV] => VARSCOPE 0x5555561b1100 <e590> {c3av} @dt=0x555556199f50@(G/w8)  TOP->register4__DOT__inp -> VAR 0x5555561abfb0 <e258> {c3av} @dt=0x555556199f50@(G/w8)  register4__DOT__inp [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x5555561b0a20 <e653> {c4ax} @dt=0x555556199f50@(G/w8)
    1:2:2:2:2:1: VARREF 0x5555561b0ae0 <e466> {c4ax} @dt=0x555556199f50@(G/w8)  q [RV] <- VARSCOPE 0x5555561afb00 <e574> {c4ax} @dt=0x555556199f50@(G/w8)  TOP->q -> VAR 0x5555561a9c40 <e380> {c4ax} @dt=0x555556199f50@(G/w8)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x5555561b0c00 <e467> {c4ax} @dt=0x555556199f50@(G/w8)  register4__DOT__q [LV] => VARSCOPE 0x5555561b1220 <e593> {c4ax} @dt=0x555556199f50@(G/w8)  TOP->register4__DOT__q -> VAR 0x5555561ac130 <e324> {c4ax} @dt=0x555556199f50@(G/w8)  register4__DOT__q [VSTATIC]  PORT
    1:2:2:2: ACTIVE 0x5555561a1a40 <e655> {c6ac}  sequent => SENTREE 0x5555561a17a0 <e164> {c6aj}
    1:2:2:2:1: SENTREE 0x5555561a17a0 <e164> {c6aj}
    1:2:2:2:1:1: SENITEM 0x5555561a1860 <e102> {c6al} [POS]
    1:2:2:2:1:1:1: VARREF 0x5555561a1920 <e280> {c6at} @dt=0x5555561a3230@(G/w1)  clk [RV] <- VARSCOPE 0x5555561af8c0 <e568> {c2at} @dt=0x5555561a3230@(G/w1)  TOP->clk -> VAR 0x5555561a9500 <e368> {c2at} @dt=0x5555561a3230@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x5555561a7cb0 <e727#> {c6ac}
    1:2:2:2:2:2: IF 0x5555561a87d0 <e682#> {c7ad}
    1:2:2:2:2:2:1: VARREF 0x5555561a86b0 <e681#> {c7ah} @dt=0x5555561a3230@(G/w1)  clr [RV] <- VARSCOPE 0x5555561af7e0 <e565> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->clr -> VAR 0x5555561a6550 <e362> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x5555561a7af0 <e711#> {c6ac}
    1:2:2:2:2:2: IF 0x5555561a8440 <e677#> {c7ad}
    1:2:2:2:2:2:1: VARREF 0x5555561a8320 <e676#> {c7ah} @dt=0x5555561a3230@(G/w1)  clr [RV] <- VARSCOPE 0x5555561af7e0 <e565> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->clr -> VAR 0x5555561a6550 <e362> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: ASSIGNDLY 0x5555561a88c0 <e683#> {c8ag} @dt=0x555556199f50@(G/w8)
    1:2:2:2:2:2:2:1: CONST 0x5555561a8980 <e334> {c8aj} @dt=0x555556199f50@(G/w8)  8'h0
    1:2:2:2:2:2:2:2: VARREF 0x5555561a8ac0 <e335> {c8ae} @dt=0x555556199f50@(G/w8)  q [LV] => VARSCOPE 0x5555561afb00 <e574> {c4ax} @dt=0x555556199f50@(G/w8)  TOP->q -> VAR 0x5555561a9c40 <e380> {c4ax} @dt=0x555556199f50@(G/w8)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3: IF 0x5555561a8e80 <e688#> {c9ai}
    1:2:2:2:2:2:3:1: VARREF 0x5555561a8d60 <e687#> {c9am} @dt=0x5555561a3230@(G/w1)  load [RV] <- VARSCOPE 0x5555561af700 <e562> {c2ai} @dt=0x5555561a3230@(G/w1)  TOP->load -> VAR 0x5555561a61b0 <e357> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2: ASSIGNDLY 0x5555561a9370 <e694#> {c10ag} @dt=0x555556199f50@(G/w8)
    1:2:2:2:2:2:3:2:1: VARREF 0x5555561b9bb0 <e296> {c10aj} @dt=0x555556199f50@(G/w8)  inp [RV] <- VARSCOPE 0x5555561af9e0 <e571> {c3av} @dt=0x555556199f50@(G/w8)  TOP->inp -> VAR 0x5555561a98a0 <e374> {c3av} @dt=0x555556199f50@(G/w8)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3:2:2: VARREF 0x5555561b9cd0 <e347> {c10ae} @dt=0x555556199f50@(G/w8)  q [LV] => VARSCOPE 0x5555561afb00 <e574> {c4ax} @dt=0x555556199f50@(G/w8)  TOP->q -> VAR 0x5555561a9c40 <e380> {c4ax} @dt=0x555556199f50@(G/w8)  q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x5555561a7930 <e695#> {c6ac}
    1:2:2:2:2:2: IF 0x5555561a80d0 <e672#> {c7ad}
    1:2:2:2:2:2:1: VARREF 0x5555561a7fb0 <e671#> {c7ah} @dt=0x5555561a3230@(G/w1)  clr [RV] <- VARSCOPE 0x5555561af7e0 <e565> {c2ao} @dt=0x5555561a3230@(G/w1)  TOP->clr -> VAR 0x5555561a6550 <e362> {c2ao} @dt=0x5555561a3230@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:3: IF 0x5555561a9280 <e693#> {c9ai}
    1:2:2:2:2:2:3:1: VARREF 0x5555561a9160 <e692#> {c9am} @dt=0x5555561a3230@(G/w1)  load [RV] <- VARSCOPE 0x5555561af700 <e562> {c2ai} @dt=0x5555561a3230@(G/w1)  TOP->load -> VAR 0x5555561a61b0 <e357> {c2ai} @dt=0x5555561a3230@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a3230 <e117> {c7al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556199f50 <e257> {c3al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0x5555561a3230 <e117> {c7al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556199f50 <e257> {c3al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e640> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556189960]
