<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p59" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_59{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_59{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_59{left:220px;bottom:1089px;letter-spacing:0.09px;}
#t4_59{left:704px;bottom:1089px;}
#t5_59{left:450px;bottom:1071px;letter-spacing:-0.16px;}
#t6_59{left:456px;bottom:1054px;letter-spacing:-0.15px;}
#t7_59{left:211px;bottom:1011px;letter-spacing:-0.16px;word-spacing:1.67px;}
#t8_59{left:220px;bottom:979px;letter-spacing:0.09px;}
#t9_59{left:704px;bottom:979px;}
#ta_59{left:439px;bottom:961px;letter-spacing:-0.16px;}
#tb_59{left:456px;bottom:944px;letter-spacing:-0.15px;}
#tc_59{left:177px;bottom:901px;letter-spacing:-0.16px;word-spacing:1.63px;}
#td_59{left:152px;bottom:832px;letter-spacing:0.03px;word-spacing:0.86px;}
#te_59{left:152px;bottom:813px;word-spacing:0.92px;}
#tf_59{left:152px;bottom:795px;letter-spacing:-0.04px;word-spacing:1.92px;}
#tg_59{left:177px;bottom:777px;letter-spacing:-0.06px;word-spacing:4.22px;}
#th_59{left:152px;bottom:759px;letter-spacing:0.06px;word-spacing:2.82px;}
#ti_59{left:152px;bottom:740px;letter-spacing:0.01px;word-spacing:2.46px;}
#tj_59{left:152px;bottom:722px;letter-spacing:-0.05px;word-spacing:1.33px;}
#tk_59{left:152px;bottom:704px;letter-spacing:0.07px;word-spacing:1.9px;}
#tl_59{left:152px;bottom:686px;letter-spacing:-0.06px;word-spacing:1.96px;}
#tm_59{left:308px;bottom:686px;letter-spacing:0.12px;}
#tn_59{left:353px;bottom:686px;letter-spacing:-0.01px;word-spacing:1.87px;}
#to_59{left:177px;bottom:667px;letter-spacing:0.05px;word-spacing:3.97px;}
#tp_59{left:492px;bottom:667px;letter-spacing:0.12px;}
#tq_59{left:555px;bottom:667px;letter-spacing:-0.09px;}
#tr_59{left:628px;bottom:667px;letter-spacing:0.02px;word-spacing:4.59px;}
#ts_59{left:152px;bottom:649px;letter-spacing:0.06px;word-spacing:2.1px;}
#tt_59{left:152px;bottom:631px;letter-spacing:0.09px;word-spacing:1.64px;}
#tu_59{left:273px;bottom:631px;letter-spacing:0.12px;}
#tv_59{left:342px;bottom:631px;letter-spacing:-0.11px;}
#tw_59{left:177px;bottom:613px;letter-spacing:0.01px;word-spacing:1.92px;}
#tx_59{left:152px;bottom:594px;letter-spacing:0.1px;}
#ty_59{left:110px;bottom:558px;letter-spacing:-0.38px;word-spacing:2.16px;}
#tz_59{left:184px;bottom:558px;letter-spacing:-0.17px;}
#t10_59{left:234px;bottom:558px;letter-spacing:-0.18px;}
#t11_59{left:266px;bottom:558px;letter-spacing:-0.17px;}
#t12_59{left:342px;bottom:558px;letter-spacing:-0.2px;word-spacing:1.82px;}
#t13_59{left:110px;bottom:537px;letter-spacing:-0.23px;word-spacing:1.56px;}
#t14_59{left:152px;bottom:492px;letter-spacing:0.07px;word-spacing:2.15px;}
#t15_59{left:657px;bottom:492px;letter-spacing:0.12px;}
#t16_59{left:726px;bottom:492px;letter-spacing:0.1px;word-spacing:2.09px;}
#t17_59{left:152px;bottom:474px;letter-spacing:0.03px;word-spacing:1px;}
#t18_59{left:152px;bottom:456px;letter-spacing:0.06px;word-spacing:1.15px;}
#t19_59{left:152px;bottom:438px;letter-spacing:0.04px;word-spacing:2.62px;}
#t1a_59{left:152px;bottom:419px;letter-spacing:0.13px;word-spacing:1.56px;}
#t1b_59{left:110px;bottom:383px;letter-spacing:-0.23px;word-spacing:2.93px;}
#t1c_59{left:385px;bottom:383px;letter-spacing:-0.18px;}
#t1d_59{left:462px;bottom:383px;letter-spacing:-0.13px;word-spacing:2.69px;}
#t1e_59{left:796px;bottom:383px;letter-spacing:-0.19px;}
#t1f_59{left:110px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t1g_59{left:372px;bottom:362px;letter-spacing:-0.18px;}
#t1h_59{left:446px;bottom:362px;letter-spacing:-0.18px;word-spacing:-0.3px;}
#t1i_59{left:110px;bottom:341px;letter-spacing:-0.19px;word-spacing:1.48px;}
#t1j_59{left:110px;bottom:305px;letter-spacing:-0.24px;word-spacing:4.33px;}
#t1k_59{left:569px;bottom:305px;letter-spacing:-0.18px;}
#t1l_59{left:621px;bottom:305px;letter-spacing:-0.18px;}
#t1m_59{left:656px;bottom:305px;letter-spacing:-0.18px;}
#t1n_59{left:734px;bottom:305px;letter-spacing:-0.14px;word-spacing:4.08px;}
#t1o_59{left:110px;bottom:285px;letter-spacing:-0.13px;word-spacing:1.36px;}

.s1_59{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_59{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_59{font-size:12px;font-family:CMR8_1g3;color:#000;}
.s4_59{font-size:14px;font-family:CMTT9_1gr;color:#000;}
.s5_59{font-size:14px;font-family:CMR9_1g5;color:#000;}
.s6_59{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s7_59{font-size:15px;font-family:CMTT10_1gl;color:#000;}
.s8_59{font-size:17px;font-family:CMTT10_1gl;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts59" type="text/css" >

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT9_1gr;
	src: url("fonts/CMTT9_1gr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg59Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg59" style="-webkit-user-select: none;"><object width="935" height="1210" data="59/59.svg" type="image/svg+xml" id="pdf59" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_59" class="t s1_59">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_59" class="t s2_59">45 </span>
<span id="t3_59" class="t s3_59">63 </span><span id="t4_59" class="t s3_59">0 </span>
<span id="t5_59" class="t s4_59">mtime </span>
<span id="t6_59" class="t s5_59">64 </span>
<span id="t7_59" class="t s2_59">Figure 3.27: Machine time register (memory-mapped control register). </span>
<span id="t8_59" class="t s3_59">63 </span><span id="t9_59" class="t s3_59">0 </span>
<span id="ta_59" class="t s4_59">mtimecmp </span>
<span id="tb_59" class="t s5_59">64 </span>
<span id="tc_59" class="t s2_59">Figure 3.28: Machine time compare register (memory-mapped control register). </span>
<span id="td_59" class="t s6_59" data-mappings='[[24,"fi"]]'>The timer facility is deﬁned to use wall-clock time rather than a cycle counter to support modern </span>
<span id="te_59" class="t s6_59">processors that run with a highly variable clock frequency to save energy through dynamic voltage </span>
<span id="tf_59" class="t s6_59">and frequency scaling. </span>
<span id="tg_59" class="t s6_59">Accurate real-time clocks (RTCs) are relatively expensive to provide (requiring a crystal </span>
<span id="th_59" class="t s6_59">or MEMS oscillator) and have to run even when the rest of system is powered down, and so </span>
<span id="ti_59" class="t s6_59" data-mappings='[[53,"ff"]]'>there is usually only one in a system located in a diﬀerent frequency/voltage domain from the </span>
<span id="tj_59" class="t s6_59">processors. Hence, the RTC must be shared by all the harts in a system and accesses to the RTC </span>
<span id="tk_59" class="t s6_59">will potentially incur the penalty of a voltage-level-shifter and clock-domain crossing. It is thus </span>
<span id="tl_59" class="t s6_59">more natural to expose </span><span id="tm_59" class="t s7_59">mtime </span><span id="tn_59" class="t s6_59">as a memory-mapped register than as a CSR. </span>
<span id="to_59" class="t s6_59">Lower privilege levels do not have their own </span><span id="tp_59" class="t s7_59">timecmp </span><span id="tq_59" class="t s6_59">registers. </span><span id="tr_59" class="t s6_59">Instead, machine-mode </span>
<span id="ts_59" class="t s6_59">software can implement any number of virtual timers on a hart by multiplexing the next timer </span>
<span id="tt_59" class="t s6_59">interrupt into the </span><span id="tu_59" class="t s7_59">mtimecmp </span><span id="tv_59" class="t s6_59">register. </span>
<span id="tw_59" class="t s6_59" data-mappings='[[7,"fi"]]'>Simple ﬁxed-frequency systems can use a single clock for both cycle counting and wall-clock </span>
<span id="tx_59" class="t s6_59">time. </span>
<span id="ty_59" class="t s2_59">Writes to </span><span id="tz_59" class="t s8_59">mtime </span><span id="t10_59" class="t s2_59">and </span><span id="t11_59" class="t s8_59">mtimecmp </span><span id="t12_59" class="t s2_59" data-mappings='[[23,"fl"]]'>are guaranteed to be reﬂected in MTIP eventually, but not neces- </span>
<span id="t13_59" class="t s2_59">sarily immediately. </span>
<span id="t14_59" class="t s6_59">A spurious timer interrupt might occur if an interrupt handler increments </span><span id="t15_59" class="t s7_59">mtimecmp </span><span id="t16_59" class="t s6_59">then im- </span>
<span id="t17_59" class="t s6_59">mediately returns, because MTIP might not yet have fallen in the interim. All software should be </span>
<span id="t18_59" class="t s6_59">written to assume this event is possible, but most software should assume this event is extremely </span>
<span id="t19_59" class="t s6_59">unlikely. It is almost always more performant to incur an occasional spurious timer interrupt </span>
<span id="t1a_59" class="t s6_59">than to poll MTIP until it falls. </span>
<span id="t1b_59" class="t s2_59">In RV32, memory-mapped writes to </span><span id="t1c_59" class="t s8_59">mtimecmp </span><span id="t1d_59" class="t s2_59">modify only one 32-bit part of the register. </span><span id="t1e_59" class="t s2_59">The </span>
<span id="t1f_59" class="t s2_59">following code sequence sets a 64-bit </span><span id="t1g_59" class="t s8_59">mtimecmp </span><span id="t1h_59" class="t s2_59">value without spuriously generating a timer interrupt </span>
<span id="t1i_59" class="t s2_59">due to the intermediate value of the comparand: </span>
<span id="t1j_59" class="t s2_59">For RV64, naturally aligned 64-bit memory accesses to the </span><span id="t1k_59" class="t s8_59">mtime </span><span id="t1l_59" class="t s2_59">and </span><span id="t1m_59" class="t s8_59">mtimecmp </span><span id="t1n_59" class="t s2_59">registers are </span>
<span id="t1o_59" class="t s2_59">additionally supported and are atomic. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
