<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p509" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_509{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_509{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_509{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_509{left:122px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_509{left:122px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t6_509{left:70px;bottom:1045px;}
#t7_509{left:96px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t8_509{left:96px;bottom:1024px;}
#t9_509{left:122px;bottom:1024px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#ta_509{left:122px;bottom:1007px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#tb_509{left:96px;bottom:982px;}
#tc_509{left:122px;bottom:982px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#td_509{left:122px;bottom:965px;letter-spacing:-0.16px;word-spacing:-0.98px;}
#te_509{left:122px;bottom:949px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_509{left:122px;bottom:932px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tg_509{left:70px;bottom:907px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#th_509{left:70px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_509{left:70px;bottom:634px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_509{left:70px;bottom:575px;letter-spacing:0.16px;word-spacing:0.01px;}
#tk_509{left:70px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_509{left:70px;bottom:527px;letter-spacing:-0.15px;word-spacing:-1.38px;}
#tm_509{left:70px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tn_509{left:70px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_509{left:70px;bottom:469px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#tp_509{left:70px;bottom:452px;letter-spacing:-0.18px;word-spacing:-0.49px;}
#tq_509{left:70px;bottom:435px;letter-spacing:-0.16px;word-spacing:-1.19px;}
#tr_509{left:70px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ts_509{left:70px;bottom:392px;}
#tt_509{left:96px;bottom:396px;letter-spacing:-0.18px;word-spacing:-0.74px;}
#tu_509{left:474px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#tv_509{left:96px;bottom:379px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tw_509{left:96px;bottom:362px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tx_509{left:96px;bottom:345px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_509{left:70px;bottom:319px;}
#tz_509{left:96px;bottom:322px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_509{left:70px;bottom:296px;}
#t11_509{left:96px;bottom:299px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t12_509{left:394px;bottom:299px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_509{left:96px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_509{left:70px;bottom:256px;}
#t15_509{left:96px;bottom:260px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t16_509{left:336px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_509{left:96px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t18_509{left:96px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#t19_509{left:96px;bottom:209px;letter-spacing:-0.1px;word-spacing:-0.53px;}
#t1a_509{left:70px;bottom:183px;}
#t1b_509{left:96px;bottom:186px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#t1c_509{left:372px;bottom:186px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t1d_509{left:96px;bottom:169px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1e_509{left:96px;bottom:153px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1f_509{left:96px;bottom:136px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_509{left:298px;bottom:874px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1h_509{left:383px;bottom:874px;letter-spacing:0.14px;}
#t1i_509{left:107px;bottom:851px;letter-spacing:-0.12px;}
#t1j_509{left:478px;bottom:851px;letter-spacing:-0.13px;}
#t1k_509{left:77px;bottom:826px;letter-spacing:-0.11px;word-spacing:-1.66px;}
#t1l_509{left:97px;bottom:810px;letter-spacing:-0.12px;}
#t1m_509{left:97px;bottom:793px;letter-spacing:-0.14px;}
#t1n_509{left:179px;bottom:826px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t1o_509{left:179px;bottom:810px;letter-spacing:-0.11px;}
#t1p_509{left:179px;bottom:785px;letter-spacing:-0.15px;}
#t1q_509{left:394px;bottom:785px;letter-spacing:-0.16px;}
#t1r_509{left:626px;bottom:785px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1s_509{left:179px;bottom:761px;}
#t1t_509{left:394px;bottom:761px;}
#t1u_509{left:627px;bottom:761px;letter-spacing:-0.15px;}
#t1v_509{left:179px;bottom:736px;}
#t1w_509{left:394px;bottom:736px;}
#t1x_509{left:627px;bottom:736px;letter-spacing:-0.15px;}
#t1y_509{left:179px;bottom:712px;}
#t1z_509{left:394px;bottom:712px;}
#t20_509{left:627px;bottom:712px;letter-spacing:-0.15px;}
#t21_509{left:179px;bottom:687px;}
#t22_509{left:394px;bottom:687px;}
#t23_509{left:627px;bottom:687px;letter-spacing:-0.15px;}

.s1_509{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_509{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_509{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_509{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_509{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_509{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_509{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_509{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s9_509{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts509" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg509Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg509" style="-webkit-user-select: none;"><object width="935" height="1210" data="509/509.svg" type="image/svg+xml" id="pdf509" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_509" class="t s1_509">Vol. 3B </span><span id="t2_509" class="t s1_509">15-13 </span>
<span id="t3_509" class="t s2_509">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_509" class="t s3_509">to the values contained in the IA32_HWP_REQUEST MSR bit fields [bits 63:59]. See Section 15.4.4.1 for </span>
<span id="t5_509" class="t s3_509">additional details. </span>
<span id="t6_509" class="t s4_509">• </span><span id="t7_509" class="t s3_509">When IA32_HWP_CTL[0] = 1, the behavior is reversed: </span>
<span id="t8_509" class="t s3_509">— </span><span id="t9_509" class="t s3_509">If IA32_HWP_REQUEST[42] = 1, the processor ignores all fields of the IA32_HWP_REQUEST_PKG MSR and </span>
<span id="ta_509" class="t s3_509">selects all HWP values (Min, Max, EPP, Desired, Activity Window) from the IA32_HWP_REQUEST MSR. </span>
<span id="tb_509" class="t s3_509">— </span><span id="tc_509" class="t s3_509">If IA32_HWP_REQUEST[42] = 0, the processor selects the HWP values (Min, Max, EPP, Desired, Activity </span>
<span id="td_509" class="t s3_509">Window) either from the IA32_HWP_REQUEST MSR or from the IA32_HWP_REQUEST_PKG MSR according </span>
<span id="te_509" class="t s3_509">to the values contained in the IA32_HWP_REQUEST MSR bit fields [bits 63:59]. See Section 15.4.4.1 for </span>
<span id="tf_509" class="t s3_509">additional details. </span>
<span id="tg_509" class="t s3_509">Section 15-2 summarizes the IA32_HWP_CTL MSR bit 0 control behavior. </span>
<span id="th_509" class="t s3_509">This MSR is supported if CPUID[6].EAX[22] is set. </span>
<span id="ti_509" class="t s3_509">If the IA32_PM_ENABLE[HWP_ENABLE] (bit 0 ) is not set, access to this MSR will generate a #GP fault. </span>
<span id="tj_509" class="t s5_509">15.4.5 HWP Feedback </span>
<span id="tk_509" class="t s3_509">The processor provides several types of feedback to the OS during HWP operation. </span>
<span id="tl_509" class="t s3_509">The IA32_MPERF MSR and IA32_APERF MSR mechanism (see Section 15.2) allows the OS to calculate the resultant </span>
<span id="tm_509" class="t s3_509">effective frequency delivered over a time period. Energy efficiency and performance optimizations directly impact </span>
<span id="tn_509" class="t s3_509">the resultant effective frequency delivered. </span>
<span id="to_509" class="t s3_509">The layout of the IA32_HWP_STATUS MSR is shown in Figure 15-9. It provides feedback regarding changes to </span>
<span id="tp_509" class="t s3_509">IA32_HWP_CAPABILITIES.Guaranteed_Performance, IA32_HWP_CAPABILITIES.Highest_Performance, excur- </span>
<span id="tq_509" class="t s3_509">sions to IA32_HWP_CAPABILITIES.Minimum_Performance, and PECI_Override entry/exit events. The bit fields are </span>
<span id="tr_509" class="t s3_509">described below: </span>
<span id="ts_509" class="t s4_509">• </span><span id="tt_509" class="t s6_509">Guaranteed_Performance_Change (bit 0, RWC0) </span><span id="tu_509" class="t s3_509">— If set (1), a change to Guaranteed_Performance has </span>
<span id="tv_509" class="t s3_509">occurred. Software should query IA32_HWP_CAPABILITIES.Guaranteed_Performance value to ascertain the </span>
<span id="tw_509" class="t s3_509">new Guaranteed Performance value and to assess whether to re-adjust HWP hints via IA32_HWP_REQUEST. </span>
<span id="tx_509" class="t s3_509">Software must clear this bit by writing a zero (0). </span>
<span id="ty_509" class="t s4_509">• </span><span id="tz_509" class="t s3_509">Bit 1 is reserved and must be zero. </span>
<span id="t10_509" class="t s4_509">• </span><span id="t11_509" class="t s6_509">Excursion_To_Minimum (bit 2, RWC0) </span><span id="t12_509" class="t s3_509">— If set (1), an excursion to Minimum_Performance of </span>
<span id="t13_509" class="t s3_509">IA32_HWP_REQUEST has occurred. Software must clear this bit by writing a zero (0). </span>
<span id="t14_509" class="t s4_509">• </span><span id="t15_509" class="t s6_509">Highest_Change (bit 3, RWC0) </span><span id="t16_509" class="t s3_509">— If set (1), a change to Highest Performance has occurred. Software </span>
<span id="t17_509" class="t s3_509">should query IA32_HWP_CAPABILITIES to ascertain the new Highest Performance value. Software must clear </span>
<span id="t18_509" class="t s3_509">this bit by writing a zero (0). Interrupts upon Highest Performance change are supported if CPUID[6].EAX[15] </span>
<span id="t19_509" class="t s3_509">is set. </span>
<span id="t1a_509" class="t s4_509">• </span><span id="t1b_509" class="t s6_509">PECI_Override_Entry (bit 4, RWC0) </span><span id="t1c_509" class="t s3_509">— If set (1), an embedded/management controller has started a PECI </span>
<span id="t1d_509" class="t s3_509">override of one or more OS control hints (Min, Max, EPP) specified in IA32_HWP_REQUEST or IA32_HWP_RE- </span>
<span id="t1e_509" class="t s3_509">QUEST_PKG. Software may query IA32_HWP_PECI_REQUEST_INFO MSR to ascertain which fields are now </span>
<span id="t1f_509" class="t s3_509">overridden via the PECI mechanism and what their values are (see Section 15.4.4.3 for additional details). </span>
<span id="t1g_509" class="t s7_509">Table 15-2. </span><span id="t1h_509" class="t s7_509">IA32_HWP_CTL MSR Bit 0 Behavior </span>
<span id="t1i_509" class="t s8_509">Field </span><span id="t1j_509" class="t s8_509">Description </span>
<span id="t1k_509" class="t s9_509">Thread request </span>
<span id="t1l_509" class="t s9_509">PKG CTL </span>
<span id="t1m_509" class="t s9_509">meaning </span>
<span id="t1n_509" class="t s9_509">Defines which HWP Request MSR is used, whether thread level or package level. When the package MSR is used, the </span>
<span id="t1o_509" class="t s9_509">thread MSR valid bits define which thread MSR fields override the package (default 0). </span>
<span id="t1p_509" class="t s8_509">IA32_HWP_CTL[PKG_CTL_PLR] </span><span id="t1q_509" class="t s8_509">IA32_HWP_REQUEST[PKG_CTL] </span><span id="t1r_509" class="t s8_509">HWP Request MSR Used </span>
<span id="t1s_509" class="t s9_509">0 </span><span id="t1t_509" class="t s9_509">0 </span><span id="t1u_509" class="t s9_509">IA32_HWP_REQUEST MSR </span>
<span id="t1v_509" class="t s9_509">0 </span><span id="t1w_509" class="t s9_509">1 </span><span id="t1x_509" class="t s9_509">IA32_HWP_REQUEST_PKG MSR </span>
<span id="t1y_509" class="t s9_509">1 </span><span id="t1z_509" class="t s9_509">0 </span><span id="t20_509" class="t s9_509">IA32_HWP_REQUEST_PKG MSR </span>
<span id="t21_509" class="t s9_509">1 </span><span id="t22_509" class="t s9_509">1 </span><span id="t23_509" class="t s9_509">IA32_HWP_REQUEST MSR </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
