
---------- Begin Simulation Statistics ----------
final_tick                               3577728696000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 114450                       # Simulator instruction rate (inst/s)
host_mem_usage                                 988960                       # Number of bytes of host memory used
host_op_rate                                   166076                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17911.79                       # Real time elapsed on the host
host_tick_rate                              129573559                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000002                       # Number of instructions simulated
sim_ops                                    2974713194                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.320895                       # Number of seconds simulated
sim_ticks                                2320894897750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     30366547                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      60733095                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         2494                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     11664568                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      3045557                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      3045714                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          157                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      11664672                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect            0                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect          113                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong           80                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect           24                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong            2                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0        70015                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2         3436                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4        30415                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6        35750                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7        71493                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8        97201                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9        97100                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10         6877                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11         5843                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12            2                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13        28532                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14        15952                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15        21853                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16        59461                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17       313861                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18         6386                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19         2229                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20      1189576                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22       317181                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24       485388                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26       146716                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28       108330                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect          522                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit          388                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong          264                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect      8546344                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong           18                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2        32370                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4         1609                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6         3437                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7         1422                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8        62785                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9        97190                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10       100859                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11         6405                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12            2                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13        97072                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14         5805                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15        15791                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16        28723                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17        76825                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18         3569                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19         4976                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20       315058                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22       209187                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24      1015837                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26       473870                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28       406924                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30       153881                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect      3110744                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit          111                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong         2067                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS            50                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPred.wormholepredictor.whPredictorCorrect            0                       # Number of time the WH predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.wormholepredictor.whPredictorWrong            0                       # Number of time the WH predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPredindirectMispredicted           80                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads        50243474                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       36555716                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         2498                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         11660190                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     60799651                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts       205137                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1368563698                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   4641761904                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.294837                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.159550                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   4137589716     89.14%     89.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    259901839      5.60%     94.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     72874505      1.57%     96.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     31427130      0.68%     96.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     40111046      0.86%     97.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     17289566      0.37%     98.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     17036920      0.37%     98.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4731531      0.10%     98.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     60799651      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   4641761904                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts       1268452106                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            6                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       399752773                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           199866946                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            2      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    295199062     21.57%     21.57% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       120000      0.01%     21.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     21.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    152906047     11.17%     32.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     32.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     32.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     32.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     32.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     32.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     32.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     32.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     32.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     32.75% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     11334516      0.83%     33.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     33.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     33.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc        40000      0.00%     33.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     33.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     33.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     33.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     33.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     33.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     33.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    377402528     27.58%     61.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt        40000      0.00%     61.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      8570884      0.63%     61.79% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.79% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    220342984     16.10%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     77.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead      3006478      0.22%     78.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite           12      0.00%     78.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    196860468     14.38%     92.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite    102740717      7.51%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1368563698                       # Class of committed instruction
system.switch_cpus_1.commit.refs            302607675                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1368563698                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     4.641790                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               4.641790                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   4419890650                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1368809274                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       50605310                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        50016226                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         4881                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    121272717                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         199921424                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              120588                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         102747109                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              353967                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          11664672                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        80385684                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          4561394136                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           33                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           1000307287                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles          210                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles           73                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles          9762                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.002513                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     80390491                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      3045607                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.215500                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   4641789795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.294930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.407096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     4412383692     95.06%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       19265514      0.42%     95.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       16345270      0.35%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       14732721      0.32%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       14229296      0.31%     96.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       18094475      0.39%     96.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       16182832      0.35%     97.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       16087247      0.35%     97.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      114468748      2.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   4641789795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      2340953348                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes     1165795351                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts         2502                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       11661945                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.295034                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          303459406                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        102747109                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     478372546                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    199926142                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    102757176                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1368765681                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    200712297                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts         1888                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1369484084                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       741070                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents   1449922584                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         4881                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles   1452170080                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       117633                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     56079326                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1079                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3400                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads        59186                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores        16447                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3400                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         1954                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          548                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1757529625                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1368661954                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.534019                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       938553347                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.294857                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1368663791                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      673991440                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      88579342                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.215434                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.215434                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    295213026     21.56%     21.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       120000      0.01%     21.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     21.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    152950790     11.17%     32.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     32.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     32.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     32.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     32.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     32.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     32.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     32.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     32.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     32.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     11334516      0.83%     33.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     33.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     33.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        40000      0.00%     33.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     33.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     33.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     33.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     33.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     33.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     33.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    377413849     27.56%     61.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        40000      0.00%     61.13% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      8570884      0.63%     61.75% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.75% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    220342984     16.09%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     77.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead      3006709      0.22%     78.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite           14      0.00%     78.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    197705905     14.44%     92.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite    102747293      7.50%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1369485976                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses    1269363952                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   2538728385                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses   1268540627                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes   1268834445                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 0                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate                0                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    100122018                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4842033890                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    100121327                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    100136559                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1368765681                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1369485976                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       201923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          532                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       318210                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   4641789795                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.295034                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     0.947513                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   4154340473     89.50%     89.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    114954372      2.48%     91.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     72311009      1.56%     93.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     90826178      1.96%     95.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    209357763      4.51%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   4641789795                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.295034                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          80385704                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  23                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      9786779                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      2773258                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    199926142                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    102757176                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     352156446                       # number of misc regfile reads
system.switch_cpus_1.numCycles             4641789795                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    1948173434                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1290834607                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    124953642                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       87371991                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents       231518                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.RenameLookups   3415253306                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1368786259                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1291041857                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       134348530                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents   2329767073                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         4881                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles   2471890949                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps         207175                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   2341171560                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    672450258                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       548829967                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         5949731088                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2737565621                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     49948464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          452                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     99896929                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            452                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            7716624                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     22649933                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7716614                       # Transaction distribution
system.membus.trans_dist::ReadExReq          22649924                       # Transaction distribution
system.membus.trans_dist::ReadExResp         22649924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7716624                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     91099643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     91099643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               91099643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3393054784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   3393054784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3393054784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          30366548                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                30366548    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            30366548                       # Request fanout histogram
system.membus.reqLayer2.occupancy        160369406000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy       161369351000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 3577728696000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 3577728696000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7733366                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     64865051                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15449961                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         42215099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        42215098                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7733363                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    149845384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             149845393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   5898468992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5898469376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        30366551                       # Total snoops (count)
system.tol2bus.snoopTraffic                1449595776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         80315016                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000006                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002372                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               80314564    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    452      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           80315016                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        92163584500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       74922691500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data     19581917                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19581917                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data     19581917                       # number of overall hits
system.l2.overall_hits::total                19581917                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     30366545                       # number of demand (read+write) misses
system.l2.demand_misses::total               30366548                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     30366545                       # number of overall misses
system.l2.overall_misses::total              30366548                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       512000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 2622192589000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2622193101000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       512000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 2622192589000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2622193101000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     49948462                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             49948465                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     49948462                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            49948465                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.607958                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.607958                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.607958                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.607958                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 170666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 86351.364273                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86351.372603                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 170666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 86351.364273                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86351.372603                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            22649934                       # number of writebacks
system.l2.writebacks::total                  22649934                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     30366545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          30366548                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     30366545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         30366548                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       482000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 2318527139000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2318527621000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       482000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 2318527139000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2318527621000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.607958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.607958                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.607958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.607958                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 160666.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76351.364273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76351.372603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 160666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76351.364273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76351.372603                       # average overall mshr miss latency
system.l2.replacements                       30366551                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     42215117                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         42215117                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     42215117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     42215117                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          449                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           449                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data     19565175                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              19565175                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data     22649924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            22649924                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 1932216774000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1932216774000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data     42215099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          42215099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.536536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.536536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 85307.870084                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85307.870084                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data     22649924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       22649924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 1705717534000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1705717534000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.536536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.536536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75307.870084                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75307.870084                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       512000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       512000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 170666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 170666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       482000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       482000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 160666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 160666.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data        16742                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16742                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      7716621                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7716621                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 689975815000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 689975815000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      7733363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7733363                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.997835                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997835                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 89414.241674                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89414.241674                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      7716621                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7716621                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 612809605000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 612809605000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.997835                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997835                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 79414.241674                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79414.241674                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                   100028205                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  30399319                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.290475                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.165758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.653468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    17.720058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.002418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 32749.458298                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.999434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11761                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        19687                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 829541983                       # Number of tag accesses
system.l2.tags.data_accesses                829541983                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   1943458880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1943459072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1449595712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1449595712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     30366545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            30366548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     22649933                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           22649933                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst           83                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    837374791                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837374874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst           83                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               83                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      624584816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            624584816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      624584816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst           83                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    837374791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1461959689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  22649933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  30366545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000298930500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1412554                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1412554                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            80378576                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           21265043                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    30366548                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   22649933                       # Number of write requests accepted
system.mem_ctrls.readBursts                  30366548                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 22649933                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1897935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1898389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1897890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1897831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1897886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1898003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1897836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1897815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1897854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1897814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1897734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1897651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1897986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1898045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1897936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1897943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           1415476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1415427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1415462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1415527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1415566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1415620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           1415668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           1415751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           1415745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1415713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1415682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1415603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1415738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1415738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1415631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          1415557                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 497370601500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               151832740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1066743376500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16378.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35128.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 23352465                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                18872513                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              30366548                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             22649933                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                23601854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3350778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1984631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1429284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                1233261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                1413744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                1413234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1412855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1412744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1413211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1412821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1414020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1416636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1417904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1429403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1452628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1433679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1454661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1469515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1412845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10791468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.419900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   229.943700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.627330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2143468     19.86%     19.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2881034     26.70%     46.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1683591     15.60%     62.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1565231     14.50%     76.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1019064      9.44%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       832191      7.71%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       415023      3.85%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       157822      1.46%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        94044      0.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10791468                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1412554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.497606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.423186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.306819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127       1412528    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1412554                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1412554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.034717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.031931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.317107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1393919     98.68%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2291      0.16%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5143      0.36%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             8366      0.59%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2811      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               23      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1412554                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1943459072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1449593856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1943459072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1449595712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       837.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       624.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    624.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2320905125000                       # Total gap between requests
system.mem_ctrls.avgGap                      43777.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   1943458880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1449593856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 82.726710367684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 837374791.027414917946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 624584016.021283030510                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     30366545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     22649933                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       358500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 1066743018000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 57445712416750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst    119500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     35128.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2536242.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          38406488400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          20413517520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        108406355820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        59118624540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     183209432640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1044608364780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11553438720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1465716222420                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        631.530632                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  20819363250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  77499760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2222575774500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          38644635960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          20540103540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        108410796900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        59113874340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     183209432640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1044621271290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11542570080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1466082684750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.688529                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  20778386000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  77499760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2222616751750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1522396687                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     76716780                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     80385681                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1679499148                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1522396687                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     76716780                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     80385681                       # number of overall hits
system.cpu.icache.overall_hits::total      1679499148                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1260                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1263                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1260                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::total          1263                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       519500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       519500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       519500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       519500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1522397947                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     76716780                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     80385684                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1679500411                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1522397947                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     76716780                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     80385684                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1679500411                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 173166.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   411.322249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 173166.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   411.322249                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          752                       # number of writebacks
system.cpu.icache.writebacks::total               752                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       516500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       516500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       516500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       516500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 172166.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 172166.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 172166.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 172166.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    752                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1522396687                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     76716780                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     80385681                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1679499148                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1260                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1263                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       519500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       519500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1522397947                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     76716780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     80385684                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1679500411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 173166.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   411.322249                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       516500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       516500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 172166.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 172166.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.042171                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1679500411                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1263                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1329770.713381                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.201573                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.840598                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992581                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.003595                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996176                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3359002085                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3359002085                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    344379527                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     12563216                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    156809134                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        513751877                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    344379527                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12563216                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    156809134                       # number of overall hits
system.cpu.dcache.overall_hits::total       513751877                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     42805257                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2443376                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     89773671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      135022304                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     42805257                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2443376                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     89773671                       # number of overall misses
system.cpu.dcache.overall_misses::total     135022304                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 137445708500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 6555601682414                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6693047390914                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 137445708500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 6555601682414                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6693047390914                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    387184784                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     15006592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    246582805                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    648774181                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    387184784                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     15006592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    246582805                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    648774181                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.110555                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.162820                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.364071                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.208119                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.110555                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.162820                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.364071                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.208119                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 56252.377244                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 73023.656150                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49569.939133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 56252.377244                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 73023.656150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49569.939133                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    223544095                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1579102                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   141.564063                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     78715461                       # number of writebacks
system.cpu.dcache.writebacks::total          78715461                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     39825209                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     39825209                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     39825209                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     39825209                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2443376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     49948462                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     52391838                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2443376                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     49948462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     52391838                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 135002332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 2914466720914                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 3049469053414                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 135002332500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 2914466720914                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 3049469053414                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.162820                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.202563                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.080755                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.162820                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.202563                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.080755                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55252.377244                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 58349.478727                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58205.040514                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55252.377244                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 58349.478727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58205.040514                       # average overall mshr miss latency
system.cpu.dcache.replacements               95196582                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222911021                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9550700                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     96283526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       328745247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      8567277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       370928                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     47558572                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      56496777                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  29467961000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 4300713791500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 4330181752500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231478298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      9921628                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    143842098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    385242024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.037386                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.330630                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.146653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 79443.883988                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 90429.834426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76644.757143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     39825209                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     39825209                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       370928                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      7733363                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8104291                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29097033000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 701793928000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 730890961000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.037386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.053763                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78443.883988                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 90748.866696                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90185.675835                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    121468506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3012516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     60525608                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      185006630                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     34237980                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      2072448                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     42215099                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     78525527                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 107977747500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 2254887890914                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2362865638414                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    155706486                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5084964                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    102740707                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    263532157                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.219888                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.407564                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.410890                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.297973                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 52101.547301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 53414.250927                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30090.414273                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2072448                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data     42215099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     44287547                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 105905299500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 2212672792914                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2318578092414                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.407564                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.410890                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.168054                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51101.547301                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 52414.250951                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52352.822621                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.997803                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           608948971                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          95197094                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.396718                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   147.418103                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    32.444814                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   332.134886                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.287926                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.063369                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.648701                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1392745456                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1392745456                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3577728696000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1030097924500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 2547630771500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
