{
  "design": {
    "design_info": {
      "boundary_crc": "0xF07CD0D6349468B1",
      "device": "xc7z010clg400-1",
      "name": "Clock",
      "synth_flow_mode": "None",
      "tool_version": "2019.2"
    },
    "design_tree": {
      "Clock_VGA": ""
    },
    "ports": {
      "Clock_In": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Clock_Clock_In"
          },
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "Clock_Locked": {
        "direction": "O"
      },
      "Clock_Out": {
        "type": "clk",
        "direction": "O"
      },
      "Clock_Reset": {
        "type": "rst",
        "direction": "I"
      }
    },
    "components": {
      "Clock_VGA": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "Clock_clk_wiz_0_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "281.423"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "365.405"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "25.174"
          },
          "CLK_OUT1_PORT": {
            "value": "Clock_25MHz"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "61.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "43.625"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "7"
          },
          "PRIM_IN_FREQ": {
            "value": "125"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "nets": {
      "Clock_In_1": {
        "ports": [
          "Clock_In",
          "Clock_VGA/clk_in1"
        ]
      },
      "Clock_VGA_locked": {
        "ports": [
          "Clock_VGA/locked",
          "Clock_Locked"
        ]
      },
      "Clock_VGA_Clock_25MHz": {
        "ports": [
          "Clock_VGA/Clock_25MHz",
          "Clock_Out"
        ]
      },
      "Clock_Reset_1": {
        "ports": [
          "Clock_Reset",
          "Clock_VGA/resetn"
        ]
      }
    }
  }
}