---
MainSourceFile:  'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp'
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          279910
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          280376
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          280843
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\ap_fixed_base.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          575457
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      91
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      92
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      93
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      94
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      95
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      125
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      126
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      127
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      128
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      129
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      130
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      131
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      132
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      133
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      134
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      184
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      185
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      186
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      213
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      214
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      215
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      216
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      217
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      218
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      254
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      255
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hotbm_apfixed.h'
    Replacements:    
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_61_1:  '
    FileOffset:      61
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1166152
        Length:          0
        ReplacementText: 'VITIS_LOOP_61_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_117_1:  '
    FileOffset:      117
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1166966
        Length:          0
        ReplacementText: 'VITIS_LOOP_117_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_289_1:  '
    FileOffset:      289
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1169613
        Length:          0
        ReplacementText: 'VITIS_LOOP_289_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_449_1:  '
    FileOffset:      449
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1172336
        Length:          0
        ReplacementText: 'VITIS_LOOP_449_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_629_1:  '
    FileOffset:      629
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1175497
        Length:          0
        ReplacementText: 'VITIS_LOOP_629_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_633_2:  '
    FileOffset:      633
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1175578
        Length:          0
        ReplacementText: 'VITIS_LOOP_633_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_743_1:  '
    FileOffset:      743
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1177887
        Length:          0
        ReplacementText: 'VITIS_LOOP_743_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_840_1:  '
    FileOffset:      840
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1179381
        Length:          0
        ReplacementText: 'VITIS_LOOP_840_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_859_2:  '
    FileOffset:      859
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1179611
        Length:          0
        ReplacementText: 'VITIS_LOOP_859_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1173_1:  '
    FileOffset:      1173
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1185793
        Length:          0
        ReplacementText: 'VITIS_LOOP_1173_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1256_1:  '
    FileOffset:      1256
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_cordic_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1187396
        Length:          0
        ReplacementText: 'VITIS_LOOP_1256_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_68_1:  '
    FileOffset:      68
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1195273
        Length:          0
        ReplacementText: 'VITIS_LOOP_68_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_74_2:  '
    FileOffset:      74
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1195423
        Length:          0
        ReplacementText: 'VITIS_LOOP_74_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_78_3:  '
    FileOffset:      78
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1195520
        Length:          0
        ReplacementText: 'VITIS_LOOP_78_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_145_4:  '
    FileOffset:      145
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1197339
        Length:          0
        ReplacementText: 'VITIS_LOOP_145_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_151_5:  '
    FileOffset:      151
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1197489
        Length:          0
        ReplacementText: 'VITIS_LOOP_151_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_155_6:  '
    FileOffset:      155
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1197586
        Length:          0
        ReplacementText: 'VITIS_LOOP_155_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_170_7:  '
    FileOffset:      170
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1197967
        Length:          0
        ReplacementText: 'VITIS_LOOP_170_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_178_8:  '
    FileOffset:      178
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1198198
        Length:          0
        ReplacementText: 'VITIS_LOOP_178_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_243_9:  '
    FileOffset:      243
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1201603
        Length:          0
        ReplacementText: 'VITIS_LOOP_243_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_249_10:  '
    FileOffset:      249
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1201755
        Length:          0
        ReplacementText: 'VITIS_LOOP_249_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_253_11:  '
    FileOffset:      253
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1201855
        Length:          0
        ReplacementText: 'VITIS_LOOP_253_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_268_12:  '
    FileOffset:      268
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1202237
        Length:          0
        ReplacementText: 'VITIS_LOOP_268_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_276_13:  '
    FileOffset:      276
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1202475
        Length:          0
        ReplacementText: 'VITIS_LOOP_276_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_505_14:  '
    FileOffset:      505
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1218030
        Length:          0
        ReplacementText: 'VITIS_LOOP_505_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_511_15:  '
    FileOffset:      511
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1218182
        Length:          0
        ReplacementText: 'VITIS_LOOP_511_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_515_16:  '
    FileOffset:      515
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1218281
        Length:          0
        ReplacementText: 'VITIS_LOOP_515_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_525_17:  '
    FileOffset:      525
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1218458
        Length:          0
        ReplacementText: 'VITIS_LOOP_525_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_529_18:  '
    FileOffset:      529
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1218556
        Length:          0
        ReplacementText: 'VITIS_LOOP_529_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_539_19:  '
    FileOffset:      539
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1218841
        Length:          0
        ReplacementText: 'VITIS_LOOP_539_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_547_20:  '
    FileOffset:      547
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1219096
        Length:          0
        ReplacementText: 'VITIS_LOOP_547_20: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_908_21:  '
    FileOffset:      908
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1251335
        Length:          0
        ReplacementText: 'VITIS_LOOP_908_21: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_914_22:  '
    FileOffset:      914
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1251487
        Length:          0
        ReplacementText: 'VITIS_LOOP_914_22: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_918_23:  '
    FileOffset:      918
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1251587
        Length:          0
        ReplacementText: 'VITIS_LOOP_918_23: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1034_1:  '
    FileOffset:      1034
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1254277
        Length:          0
        ReplacementText: 'VITIS_LOOP_1034_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1040_2:  '
    FileOffset:      1040
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1254427
        Length:          0
        ReplacementText: 'VITIS_LOOP_1040_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1044_3:  '
    FileOffset:      1044
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1254525
        Length:          0
        ReplacementText: 'VITIS_LOOP_1044_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1131_4:  '
    FileOffset:      1131
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1257995
        Length:          0
        ReplacementText: 'VITIS_LOOP_1131_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1137_5:  '
    FileOffset:      1137
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1258146
        Length:          0
        ReplacementText: 'VITIS_LOOP_1137_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1141_6:  '
    FileOffset:      1141
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1258245
        Length:          0
        ReplacementText: 'VITIS_LOOP_1141_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1160_7:  '
    FileOffset:      1160
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1258725
        Length:          0
        ReplacementText: 'VITIS_LOOP_1160_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1167_8:  '
    FileOffset:      1167
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1258967
        Length:          0
        ReplacementText: 'VITIS_LOOP_1167_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1283_9:  '
    FileOffset:      1283
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1264415
        Length:          0
        ReplacementText: 'VITIS_LOOP_1283_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1289_10:  '
    FileOffset:      1289
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1264567
        Length:          0
        ReplacementText: 'VITIS_LOOP_1289_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1293_11:  '
    FileOffset:      1293
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1264666
        Length:          0
        ReplacementText: 'VITIS_LOOP_1293_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1313_12:  '
    FileOffset:      1313
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1265175
        Length:          0
        ReplacementText: 'VITIS_LOOP_1313_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1320_13:  '
    FileOffset:      1320
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1265424
        Length:          0
        ReplacementText: 'VITIS_LOOP_1320_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1582_14:  '
    FileOffset:      1582
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1282701
        Length:          0
        ReplacementText: 'VITIS_LOOP_1582_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1588_15:  '
    FileOffset:      1588
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1282853
        Length:          0
        ReplacementText: 'VITIS_LOOP_1588_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1592_16:  '
    FileOffset:      1592
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1282953
        Length:          0
        ReplacementText: 'VITIS_LOOP_1592_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1616_17:  '
    FileOffset:      1616
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1283427
        Length:          0
        ReplacementText: 'VITIS_LOOP_1616_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1623_18:  '
    FileOffset:      1623
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1283694
        Length:          0
        ReplacementText: 'VITIS_LOOP_1623_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2053_19:  '
    FileOffset:      2053
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1322134
        Length:          0
        ReplacementText: 'VITIS_LOOP_2053_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2059_20:  '
    FileOffset:      2059
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1322286
        Length:          0
        ReplacementText: 'VITIS_LOOP_2059_20: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2063_21:  '
    FileOffset:      2063
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1322386
        Length:          0
        ReplacementText: 'VITIS_LOOP_2063_21: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2192_1:  '
    FileOffset:      2192
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1324997
        Length:          0
        ReplacementText: 'VITIS_LOOP_2192_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2199_2:  '
    FileOffset:      2199
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1325160
        Length:          0
        ReplacementText: 'VITIS_LOOP_2199_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2203_3:  '
    FileOffset:      2203
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1325252
        Length:          0
        ReplacementText: 'VITIS_LOOP_2203_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2250_4:  '
    FileOffset:      2250
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1326861
        Length:          0
        ReplacementText: 'VITIS_LOOP_2250_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2257_5:  '
    FileOffset:      2257
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1327023
        Length:          0
        ReplacementText: 'VITIS_LOOP_2257_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2261_6:  '
    FileOffset:      2261
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1327115
        Length:          0
        ReplacementText: 'VITIS_LOOP_2261_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2279_7:  '
    FileOffset:      2279
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1327488
        Length:          0
        ReplacementText: 'VITIS_LOOP_2279_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2334_8:  '
    FileOffset:      2334
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1329954
        Length:          0
        ReplacementText: 'VITIS_LOOP_2334_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2341_9:  '
    FileOffset:      2341
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1330121
        Length:          0
        ReplacementText: 'VITIS_LOOP_2341_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2345_10:  '
    FileOffset:      2345
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1330214
        Length:          0
        ReplacementText: 'VITIS_LOOP_2345_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2363_11:  '
    FileOffset:      2363
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1330595
        Length:          0
        ReplacementText: 'VITIS_LOOP_2363_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2452_12:  '
    FileOffset:      2452
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1336036
        Length:          0
        ReplacementText: 'VITIS_LOOP_2452_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2459_13:  '
    FileOffset:      2459
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1336204
        Length:          0
        ReplacementText: 'VITIS_LOOP_2459_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2463_14:  '
    FileOffset:      2463
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1336298
        Length:          0
        ReplacementText: 'VITIS_LOOP_2463_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2473_15:  '
    FileOffset:      2473
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1336469
        Length:          0
        ReplacementText: 'VITIS_LOOP_2473_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2477_16:  '
    FileOffset:      2477
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1336560
        Length:          0
        ReplacementText: 'VITIS_LOOP_2477_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2488_17:  '
    FileOffset:      2488
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1336842
        Length:          0
        ReplacementText: 'VITIS_LOOP_2488_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2496_18:  '
    FileOffset:      2496
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1337029
        Length:          0
        ReplacementText: 'VITIS_LOOP_2496_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2821_19:  '
    FileOffset:      2821
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1371499
        Length:          0
        ReplacementText: 'VITIS_LOOP_2821_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2828_20:  '
    FileOffset:      2828
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1371667
        Length:          0
        ReplacementText: 'VITIS_LOOP_2828_20: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2832_21:  '
    FileOffset:      2832
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1371761
        Length:          0
        ReplacementText: 'VITIS_LOOP_2832_21: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2920_1:  '
    FileOffset:      2920
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1373547
        Length:          0
        ReplacementText: 'VITIS_LOOP_2920_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2927_2:  '
    FileOffset:      2927
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1373655
        Length:          0
        ReplacementText: 'VITIS_LOOP_2927_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2931_3:  '
    FileOffset:      2931
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1373726
        Length:          0
        ReplacementText: 'VITIS_LOOP_2931_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2946_4:  '
    FileOffset:      2946
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1374014
        Length:          0
        ReplacementText: 'VITIS_LOOP_2946_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2978_5:  '
    FileOffset:      2978
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1375228
        Length:          0
        ReplacementText: 'VITIS_LOOP_2978_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2985_6:  '
    FileOffset:      2985
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1375339
        Length:          0
        ReplacementText: 'VITIS_LOOP_2985_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2989_7:  '
    FileOffset:      2989
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1375412
        Length:          0
        ReplacementText: 'VITIS_LOOP_2989_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3004_8:  '
    FileOffset:      3004
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1375707
        Length:          0
        ReplacementText: 'VITIS_LOOP_3004_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3054_9:  '
    FileOffset:      3054
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1379040
        Length:          0
        ReplacementText: 'VITIS_LOOP_3054_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3061_10:  '
    FileOffset:      3061
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1379151
        Length:          0
        ReplacementText: 'VITIS_LOOP_3061_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3065_11:  '
    FileOffset:      3065
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1379224
        Length:          0
        ReplacementText: 'VITIS_LOOP_3065_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3080_12:  '
    FileOffset:      3080
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1379520
        Length:          0
        ReplacementText: 'VITIS_LOOP_3080_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3217_13:  '
    FileOffset:      3217
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1398832
        Length:          0
        ReplacementText: 'VITIS_LOOP_3217_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3224_14:  '
    FileOffset:      3224
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1398946
        Length:          0
        ReplacementText: 'VITIS_LOOP_3224_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3228_15:  '
    FileOffset:      3228
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1399021
        Length:          0
        ReplacementText: 'VITIS_LOOP_3228_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3243_16:  '
    FileOffset:      3243
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1399308
        Length:          0
        ReplacementText: 'VITIS_LOOP_3243_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3403_17:  '
    FileOffset:      3403
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1424918
        Length:          0
        ReplacementText: 'VITIS_LOOP_3403_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3410_18:  '
    FileOffset:      3410
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1425032
        Length:          0
        ReplacementText: 'VITIS_LOOP_3410_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3414_19:  '
    FileOffset:      3414
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_exp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1425109
        Length:          0
        ReplacementText: 'VITIS_LOOP_3414_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_703_1:  '
    FileOffset:      703
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_log_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1459177
        Length:          0
        ReplacementText: 'VITIS_LOOP_703_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_921_1:  '
    FileOffset:      921
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_log_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1467566
        Length:          0
        ReplacementText: 'VITIS_LOOP_921_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1345_1:  '
    FileOffset:      1345
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_log_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1486539
        Length:          0
        ReplacementText: 'VITIS_LOOP_1345_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_243_1:  '
    FileOffset:      243
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_sqrt_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1501427
        Length:          0
        ReplacementText: 'VITIS_LOOP_243_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_271_2:  '
    FileOffset:      271
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_sqrt_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1501948
        Length:          0
        ReplacementText: 'VITIS_LOOP_271_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_48_1:  '
    FileOffset:      48
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1517892
        Length:          0
        ReplacementText: 'VITIS_LOOP_48_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_109_2:  '
    FileOffset:      109
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1519042
        Length:          0
        ReplacementText: 'VITIS_LOOP_109_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_123_3:  '
    FileOffset:      123
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1519351
        Length:          0
        ReplacementText: 'VITIS_LOOP_123_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_153_4:  '
    FileOffset:      153
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1519861
        Length:          0
        ReplacementText: 'VITIS_LOOP_153_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_281_1:  '
    FileOffset:      281
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1521712
        Length:          0
        ReplacementText: 'VITIS_LOOP_281_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_301_2:  '
    FileOffset:      301
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1522077
        Length:          0
        ReplacementText: 'VITIS_LOOP_301_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_315_3:  '
    FileOffset:      315
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1522385
        Length:          0
        ReplacementText: 'VITIS_LOOP_315_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_433_1:  '
    FileOffset:      433
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1524213
        Length:          0
        ReplacementText: 'VITIS_LOOP_433_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_447_2:  '
    FileOffset:      447
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_pow_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1524538
        Length:          0
        ReplacementText: 'VITIS_LOOP_447_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_33_1:  '
    FileOffset:      33
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_diff_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1527191
        Length:          0
        ReplacementText: 'VITIS_LOOP_33_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_183_1:  '
    FileOffset:      183
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_diff_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1530083
        Length:          0
        ReplacementText: 'VITIS_LOOP_183_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_248_1:  '
    FileOffset:      248
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_diff_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1531370
        Length:          0
        ReplacementText: 'VITIS_LOOP_248_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_44_1:  '
    FileOffset:      44
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_frexp_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1536991
        Length:          0
        ReplacementText: 'VITIS_LOOP_44_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_16_1:  '
    FileOffset:      16
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1542255
        Length:          0
        ReplacementText: 'VITIS_LOOP_16_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_27_1:  '
    FileOffset:      27
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1542430
        Length:          0
        ReplacementText: 'VITIS_LOOP_27_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_38_1:  '
    FileOffset:      38
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1542591
        Length:          0
        ReplacementText: 'VITIS_LOOP_38_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_49_1:  '
    FileOffset:      49
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1542753
        Length:          0
        ReplacementText: 'VITIS_LOOP_49_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_60_1:  '
    FileOffset:      60
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1542927
        Length:          0
        ReplacementText: 'VITIS_LOOP_60_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_71_1:  '
    FileOffset:      71
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1543102
        Length:          0
        ReplacementText: 'VITIS_LOOP_71_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_82_1:  '
    FileOffset:      82
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1543263
        Length:          0
        ReplacementText: 'VITIS_LOOP_82_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_93_1:  '
    FileOffset:      93
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_all_any_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1543425
        Length:          0
        ReplacementText: 'VITIS_LOOP_93_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_26_1:  '
    FileOffset:      26
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_mad_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1614979
        Length:          0
        ReplacementText: 'VITIS_LOOP_26_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_40_1:  '
    FileOffset:      40
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_cbrt_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1616723
        Length:          0
        ReplacementText: 'VITIS_LOOP_40_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_49_1:  '
    FileOffset:      49
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hypot_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1621230
        Length:          0
        ReplacementText: 'VITIS_LOOP_49_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_81_2:  '
    FileOffset:      81
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hypot_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1621961
        Length:          0
        ReplacementText: 'VITIS_LOOP_81_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_169_3:  '
    FileOffset:      169
    FilePath:        'C:\Xilinx2025\2025.1\Vitis\common\technology\autopilot\etc\hls_hypot_apfixed.h'
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1623646
        Length:          0
        ReplacementText: 'VITIS_LOOP_169_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_100_1:  '
    FileOffset:      100
    FilePath:        llama_layer.cpp
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1682371
        Length:          0
        ReplacementText: 'VITIS_LOOP_100_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_124_2:  '
    FileOffset:      124
    FilePath:        llama_layer.cpp
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1683206
        Length:          0
        ReplacementText: 'VITIS_LOOP_124_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_132_3:  '
    FileOffset:      132
    FilePath:        llama_layer.cpp
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1683414
        Length:          0
        ReplacementText: 'VITIS_LOOP_132_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_144_4:  '
    FileOffset:      144
    FilePath:        llama_layer.cpp
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1683664
        Length:          0
        ReplacementText: 'VITIS_LOOP_144_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_150_5:  '
    FileOffset:      150
    FilePath:        llama_layer.cpp
    Replacements:    
      - FilePath:        'C:\NCKH\LLama2_110M-Inference_Architecture_on_FPGA\Source_Code\llama_layer_prj\solution1\.autopilot\db\llama_layer.pp.0.cpp'
        Offset:          1683796
        Length:          0
        ReplacementText: 'VITIS_LOOP_150_5: '
...
