// Seed: 2625720179
module module_0;
  logic id_1;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd99
) (
    output tri0  id_0,
    output wor   id_1,
    input  uwire id_2,
    output uwire id_3
);
  wire id_5, id_6;
  assign id_0 = id_2;
  tri id_7, _id_8, id_9, id_10;
  module_0 modCall_1 ();
  wire [id_8 : -1] id_11;
  logic id_12;
  wor id_13, id_14, id_15;
  localparam id_16 = -1;
  assign id_15.id_7 = 1;
endmodule
module module_2 (
    input wand id_0
    , id_10,
    input tri0 id_1,
    input wire id_2,
    input wand void id_3,
    input wire id_4,
    input wor id_5[-1 : 1],
    output wire id_6,
    input wor id_7,
    input uwire id_8
);
  logic id_11;
  wire id_12, id_13;
  module_0 modCall_1 ();
  logic id_14;
  ;
endmodule
