[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/BindStmt/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 397
LIB: work
FILE: ${SURELOG_DIR}/tests/BindStmt/dut.sv
n<> u<396> t<Top_level_rule> c<1> l<1:1> el<54:1>
  n<> u<1> t<Null_rule> p<396> s<395> l<1:1>
  n<> u<395> t<Source_text> p<396> c<53> l<1:1> el<52:10>
    n<> u<53> t<Description> p<395> c<52> s<61> l<1:1> el<3:10>
      n<> u<52> t<Module_declaration> p<53> c<35> l<1:1> el<3:10>
        n<> u<35> t<Module_ansi_header> p<52> c<2> s<50> l<1:1> el<1:74>
          n<module> u<2> t<Module_keyword> p<35> s<3> l<1:1> el<1:7>
          n<bp_lce> u<3> t<STRING_CONST> p<35> s<4> l<1:8> el<1:14>
          n<> u<4> t<Package_import_declaration_list> p<35> s<17> l<1:15> el<1:15>
          n<> u<17> t<Parameter_port_list> p<35> c<16> s<34> l<1:15> el<1:42>
            n<> u<16> t<Parameter_port_declaration> p<17> c<15> l<1:17> el<1:41>
              n<> u<15> t<Parameter_declaration> p<16> c<5> l<1:17> el<1:41>
                n<> u<5> t<Data_type_or_implicit> p<15> s<14> l<1:27> el<1:27>
                n<> u<14> t<Param_assignment_list> p<15> c<13> l<1:27> el<1:41>
                  n<> u<13> t<Param_assignment> p<14> c<6> l<1:27> el<1:41>
                    n<sets_p> u<6> t<STRING_CONST> p<13> s<12> l<1:27> el<1:33>
                    n<> u<12> t<Constant_param_expression> p<13> c<11> l<1:36> el<1:41>
                      n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<1:36> el<1:41>
                        n<> u<10> t<Constant_expression> p<11> c<9> l<1:36> el<1:41>
                          n<> u<9> t<Constant_primary> p<10> c<8> l<1:36> el<1:41>
                            n<> u<8> t<Primary_literal> p<9> c<7> l<1:36> el<1:41>
                              n<"inv"> u<7> t<STRING_LITERAL> p<8> l<1:36> el<1:41>
          n<> u<34> t<Port_declaration_list> p<35> c<25> l<1:42> el<1:73>
            n<> u<25> t<Ansi_port_declaration> p<34> c<23> s<33> l<1:43> el<1:56>
              n<> u<23> t<Net_port_header> p<25> c<18> s<24> l<1:43> el<1:54>
                n<> u<18> t<PortDir_Inp> p<23> s<22> l<1:43> el<1:48>
                n<> u<22> t<Net_port_type> p<23> c<21> l<1:49> el<1:54>
                  n<> u<21> t<Data_type_or_implicit> p<22> c<20> l<1:49> el<1:54>
                    n<> u<20> t<Data_type> p<21> c<19> l<1:49> el<1:54>
                      n<> u<19> t<IntVec_TypeLogic> p<20> l<1:49> el<1:54>
              n<a> u<24> t<STRING_CONST> p<25> l<1:55> el<1:56>
            n<> u<33> t<Ansi_port_declaration> p<34> c<31> l<1:58> el<1:72>
              n<> u<31> t<Net_port_header> p<33> c<26> s<32> l<1:58> el<1:70>
                n<> u<26> t<PortDir_Out> p<31> s<30> l<1:58> el<1:64>
                n<> u<30> t<Net_port_type> p<31> c<29> l<1:65> el<1:70>
                  n<> u<29> t<Data_type_or_implicit> p<30> c<28> l<1:65> el<1:70>
                    n<> u<28> t<Data_type> p<29> c<27> l<1:65> el<1:70>
                      n<> u<27> t<IntVec_TypeLogic> p<28> l<1:65> el<1:70>
              n<b> u<32> t<STRING_CONST> p<33> l<1:71> el<1:72>
        n<> u<50> t<Non_port_module_item> p<52> c<49> s<51> l<2:1> el<2:13>
          n<> u<49> t<Module_or_generate_item> p<50> c<48> l<2:1> el<2:13>
            n<> u<48> t<Module_common_item> p<49> c<47> l<2:1> el<2:13>
              n<> u<47> t<Continuous_assign> p<48> c<46> l<2:1> el<2:13>
                n<> u<46> t<Net_assignment_list> p<47> c<45> l<2:8> el<2:12>
                  n<> u<45> t<Net_assignment> p<46> c<40> l<2:8> el<2:12>
                    n<> u<40> t<Net_lvalue> p<45> c<37> s<44> l<2:8> el<2:9>
                      n<> u<37> t<Ps_or_hierarchical_identifier> p<40> c<36> s<39> l<2:8> el<2:9>
                        n<c> u<36> t<STRING_CONST> p<37> l<2:8> el<2:9>
                      n<> u<39> t<Constant_select> p<40> c<38> l<2:10> el<2:10>
                        n<> u<38> t<Constant_bit_select> p<39> l<2:10> el<2:10>
                    n<> u<44> t<Expression> p<45> c<43> l<2:11> el<2:12>
                      n<> u<43> t<Primary> p<44> c<42> l<2:11> el<2:12>
                        n<> u<42> t<Primary_literal> p<43> c<41> l<2:11> el<2:12>
                          n<d> u<41> t<STRING_CONST> p<42> l<2:11> el<2:12>
        n<> u<51> t<ENDMODULE> p<52> l<3:1> el<3:10>
    n<> u<61> t<Description> p<395> c<60> s<122> l<5:1> el<6:10>
      n<> u<60> t<Module_declaration> p<61> c<58> l<5:1> el<6:10>
        n<> u<58> t<Module_nonansi_header> p<60> c<54> s<59> l<5:1> el<5:14>
          n<module> u<54> t<Module_keyword> p<58> s<55> l<5:1> el<5:7>
          n<sub> u<55> t<STRING_CONST> p<58> s<56> l<5:8> el<5:11>
          n<> u<56> t<Package_import_declaration_list> p<58> s<57> l<5:11> el<5:11>
          n<> u<57> t<Port_list> p<58> l<5:11> el<5:13>
        n<> u<59> t<ENDMODULE> p<60> l<6:1> el<6:10>
    n<> u<122> t<Description> p<395> c<121> s<191> l<8:1> el<11:10>
      n<> u<121> t<Module_declaration> p<122> c<95> l<8:1> el<11:10>
        n<> u<95> t<Module_ansi_header> p<121> c<62> s<110> l<8:1> el<8:93>
          n<module> u<62> t<Module_keyword> p<95> s<63> l<8:1> el<8:7>
          n<bp_me_nonsynth_lce_tracer> u<63> t<STRING_CONST> p<95> s<64> l<8:8> el<8:33>
          n<> u<64> t<Package_import_declaration_list> p<95> s<77> l<8:34> el<8:34>
          n<> u<77> t<Parameter_port_list> p<95> c<76> s<94> l<8:34> el<8:61>
            n<> u<76> t<Parameter_port_declaration> p<77> c<75> l<8:36> el<8:60>
              n<> u<75> t<Parameter_declaration> p<76> c<65> l<8:36> el<8:60>
                n<> u<65> t<Data_type_or_implicit> p<75> s<74> l<8:46> el<8:46>
                n<> u<74> t<Param_assignment_list> p<75> c<73> l<8:46> el<8:60>
                  n<> u<73> t<Param_assignment> p<74> c<66> l<8:46> el<8:60>
                    n<sets_p> u<66> t<STRING_CONST> p<73> s<72> l<8:46> el<8:52>
                    n<> u<72> t<Constant_param_expression> p<73> c<71> l<8:55> el<8:60>
                      n<> u<71> t<Constant_mintypmax_expression> p<72> c<70> l<8:55> el<8:60>
                        n<> u<70> t<Constant_expression> p<71> c<69> l<8:55> el<8:60>
                          n<> u<69> t<Constant_primary> p<70> c<68> l<8:55> el<8:60>
                            n<> u<68> t<Primary_literal> p<69> c<67> l<8:55> el<8:60>
                              n<"inv"> u<67> t<STRING_LITERAL> p<68> l<8:55> el<8:60>
          n<> u<94> t<Port_declaration_list> p<95> c<85> l<8:61> el<8:92>
            n<> u<85> t<Ansi_port_declaration> p<94> c<83> s<93> l<8:62> el<8:75>
              n<> u<83> t<Net_port_header> p<85> c<78> s<84> l<8:62> el<8:73>
                n<> u<78> t<PortDir_Inp> p<83> s<82> l<8:62> el<8:67>
                n<> u<82> t<Net_port_type> p<83> c<81> l<8:68> el<8:73>
                  n<> u<81> t<Data_type_or_implicit> p<82> c<80> l<8:68> el<8:73>
                    n<> u<80> t<Data_type> p<81> c<79> l<8:68> el<8:73>
                      n<> u<79> t<IntVec_TypeLogic> p<80> l<8:68> el<8:73>
              n<c> u<84> t<STRING_CONST> p<85> l<8:74> el<8:75>
            n<> u<93> t<Ansi_port_declaration> p<94> c<91> l<8:77> el<8:91>
              n<> u<91> t<Net_port_header> p<93> c<86> s<92> l<8:77> el<8:89>
                n<> u<86> t<PortDir_Out> p<91> s<90> l<8:77> el<8:83>
                n<> u<90> t<Net_port_type> p<91> c<89> l<8:84> el<8:89>
                  n<> u<89> t<Data_type_or_implicit> p<90> c<88> l<8:84> el<8:89>
                    n<> u<88> t<Data_type> p<89> c<87> l<8:84> el<8:89>
                      n<> u<87> t<IntVec_TypeLogic> p<88> l<8:84> el<8:89>
              n<d> u<92> t<STRING_CONST> p<93> l<8:90> el<8:91>
        n<> u<110> t<Non_port_module_item> p<121> c<109> s<119> l<9:3> el<9:15>
          n<> u<109> t<Module_or_generate_item> p<110> c<108> l<9:3> el<9:15>
            n<> u<108> t<Module_common_item> p<109> c<107> l<9:3> el<9:15>
              n<> u<107> t<Continuous_assign> p<108> c<106> l<9:3> el<9:15>
                n<> u<106> t<Net_assignment_list> p<107> c<105> l<9:10> el<9:14>
                  n<> u<105> t<Net_assignment> p<106> c<100> l<9:10> el<9:14>
                    n<> u<100> t<Net_lvalue> p<105> c<97> s<104> l<9:10> el<9:11>
                      n<> u<97> t<Ps_or_hierarchical_identifier> p<100> c<96> s<99> l<9:10> el<9:11>
                        n<a> u<96> t<STRING_CONST> p<97> l<9:10> el<9:11>
                      n<> u<99> t<Constant_select> p<100> c<98> l<9:12> el<9:12>
                        n<> u<98> t<Constant_bit_select> p<99> l<9:12> el<9:12>
                    n<> u<104> t<Expression> p<105> c<103> l<9:13> el<9:14>
                      n<> u<103> t<Primary> p<104> c<102> l<9:13> el<9:14>
                        n<> u<102> t<Primary_literal> p<103> c<101> l<9:13> el<9:14>
                          n<b> u<101> t<STRING_CONST> p<102> l<9:13> el<9:14>
        n<> u<119> t<Non_port_module_item> p<121> c<118> s<120> l<10:3> el<10:14>
          n<> u<118> t<Module_or_generate_item> p<119> c<117> l<10:3> el<10:14>
            n<> u<117> t<Module_instantiation> p<118> c<111> l<10:3> el<10:14>
              n<sub> u<111> t<STRING_CONST> p<117> s<116> l<10:3> el<10:6>
              n<> u<116> t<Hierarchical_instance> p<117> c<113> l<10:7> el<10:13>
                n<> u<113> t<Name_of_instance> p<116> c<112> s<115> l<10:7> el<10:11>
                  n<sub1> u<112> t<STRING_CONST> p<113> l<10:7> el<10:11>
                n<> u<115> t<Port_connection_list> p<116> c<114> l<10:12> el<10:12>
                  n<> u<114> t<Ordered_port_connection> p<115> l<10:12> el<10:12>
        n<> u<120> t<ENDMODULE> p<121> l<11:1> el<11:10>
    n<> u<191> t<Description> p<395> c<190> s<219> l<13:1> el<16:10>
      n<> u<190> t<Module_declaration> p<191> c<164> l<13:1> el<16:10>
        n<> u<164> t<Module_ansi_header> p<190> c<123> s<179> l<13:1> el<13:111>
          n<module> u<123> t<Module_keyword> p<164> s<124> l<13:1> el<13:7>
          n<bp_me_nonsynth_lce_tracer2> u<124> t<STRING_CONST> p<164> s<125> l<13:8> el<13:34>
          n<> u<125> t<Package_import_declaration_list> p<164> s<138> l<13:35> el<13:35>
          n<> u<138> t<Parameter_port_list> p<164> c<137> s<163> l<13:35> el<13:62>
            n<> u<137> t<Parameter_port_declaration> p<138> c<136> l<13:37> el<13:61>
              n<> u<136> t<Parameter_declaration> p<137> c<126> l<13:37> el<13:61>
                n<> u<126> t<Data_type_or_implicit> p<136> s<135> l<13:47> el<13:47>
                n<> u<135> t<Param_assignment_list> p<136> c<134> l<13:47> el<13:61>
                  n<> u<134> t<Param_assignment> p<135> c<127> l<13:47> el<13:61>
                    n<sets_p> u<127> t<STRING_CONST> p<134> s<133> l<13:47> el<13:53>
                    n<> u<133> t<Constant_param_expression> p<134> c<132> l<13:56> el<13:61>
                      n<> u<132> t<Constant_mintypmax_expression> p<133> c<131> l<13:56> el<13:61>
                        n<> u<131> t<Constant_expression> p<132> c<130> l<13:56> el<13:61>
                          n<> u<130> t<Constant_primary> p<131> c<129> l<13:56> el<13:61>
                            n<> u<129> t<Primary_literal> p<130> c<128> l<13:56> el<13:61>
                              n<"inv"> u<128> t<STRING_LITERAL> p<129> l<13:56> el<13:61>
          n<> u<163> t<Port_declaration_list> p<164> c<146> l<13:62> el<13:110>
            n<> u<146> t<Ansi_port_declaration> p<163> c<144> s<154> l<13:63> el<13:76>
              n<> u<144> t<Net_port_header> p<146> c<139> s<145> l<13:63> el<13:74>
                n<> u<139> t<PortDir_Inp> p<144> s<143> l<13:63> el<13:68>
                n<> u<143> t<Net_port_type> p<144> c<142> l<13:69> el<13:74>
                  n<> u<142> t<Data_type_or_implicit> p<143> c<141> l<13:69> el<13:74>
                    n<> u<141> t<Data_type> p<142> c<140> l<13:69> el<13:74>
                      n<> u<140> t<IntVec_TypeLogic> p<141> l<13:69> el<13:74>
              n<a> u<145> t<STRING_CONST> p<146> l<13:75> el<13:76>
            n<> u<154> t<Ansi_port_declaration> p<163> c<152> s<162> l<13:78> el<13:92>
              n<> u<152> t<Net_port_header> p<154> c<147> s<153> l<13:78> el<13:90>
                n<> u<147> t<PortDir_Out> p<152> s<151> l<13:78> el<13:84>
                n<> u<151> t<Net_port_type> p<152> c<150> l<13:85> el<13:90>
                  n<> u<150> t<Data_type_or_implicit> p<151> c<149> l<13:85> el<13:90>
                    n<> u<149> t<Data_type> p<150> c<148> l<13:85> el<13:90>
                      n<> u<148> t<IntVec_TypeLogic> p<149> l<13:85> el<13:90>
              n<b> u<153> t<STRING_CONST> p<154> l<13:91> el<13:92>
            n<> u<162> t<Ansi_port_declaration> p<163> c<160> l<13:94> el<13:109>
              n<> u<160> t<Net_port_header> p<162> c<155> s<161> l<13:94> el<13:105>
                n<> u<155> t<PortDir_Inp> p<160> s<159> l<13:94> el<13:99>
                n<> u<159> t<Net_port_type> p<160> c<158> l<13:100> el<13:105>
                  n<> u<158> t<Data_type_or_implicit> p<159> c<157> l<13:100> el<13:105>
                    n<> u<157> t<Data_type> p<158> c<156> l<13:100> el<13:105>
                      n<> u<156> t<IntVec_TypeLogic> p<157> l<13:100> el<13:105>
              n<clk> u<161> t<STRING_CONST> p<162> l<13:106> el<13:109>
        n<> u<179> t<Non_port_module_item> p<190> c<178> s<188> l<14:3> el<14:15>
          n<> u<178> t<Module_or_generate_item> p<179> c<177> l<14:3> el<14:15>
            n<> u<177> t<Module_common_item> p<178> c<176> l<14:3> el<14:15>
              n<> u<176> t<Continuous_assign> p<177> c<175> l<14:3> el<14:15>
                n<> u<175> t<Net_assignment_list> p<176> c<174> l<14:10> el<14:14>
                  n<> u<174> t<Net_assignment> p<175> c<169> l<14:10> el<14:14>
                    n<> u<169> t<Net_lvalue> p<174> c<166> s<173> l<14:10> el<14:11>
                      n<> u<166> t<Ps_or_hierarchical_identifier> p<169> c<165> s<168> l<14:10> el<14:11>
                        n<a> u<165> t<STRING_CONST> p<166> l<14:10> el<14:11>
                      n<> u<168> t<Constant_select> p<169> c<167> l<14:12> el<14:12>
                        n<> u<167> t<Constant_bit_select> p<168> l<14:12> el<14:12>
                    n<> u<173> t<Expression> p<174> c<172> l<14:13> el<14:14>
                      n<> u<172> t<Primary> p<173> c<171> l<14:13> el<14:14>
                        n<> u<171> t<Primary_literal> p<172> c<170> l<14:13> el<14:14>
                          n<b> u<170> t<STRING_CONST> p<171> l<14:13> el<14:14>
        n<> u<188> t<Non_port_module_item> p<190> c<187> s<189> l<15:3> el<15:14>
          n<> u<187> t<Module_or_generate_item> p<188> c<186> l<15:3> el<15:14>
            n<> u<186> t<Module_instantiation> p<187> c<180> l<15:3> el<15:14>
              n<sub> u<180> t<STRING_CONST> p<186> s<185> l<15:3> el<15:6>
              n<> u<185> t<Hierarchical_instance> p<186> c<182> l<15:7> el<15:13>
                n<> u<182> t<Name_of_instance> p<185> c<181> s<184> l<15:7> el<15:11>
                  n<sub1> u<181> t<STRING_CONST> p<182> l<15:7> el<15:11>
                n<> u<184> t<Port_connection_list> p<185> c<183> l<15:12> el<15:12>
                  n<> u<183> t<Ordered_port_connection> p<184> l<15:12> el<15:12>
        n<> u<189> t<ENDMODULE> p<190> l<16:1> el<16:10>
    n<> u<219> t<Description> p<395> c<218> s<394> l<19:1> el<23:10>
      n<> u<218> t<Module_declaration> p<219> c<196> l<19:1> el<23:10>
        n<> u<196> t<Module_nonansi_header> p<218> c<192> s<216> l<19:1> el<19:17>
          n<module> u<192> t<Module_keyword> p<196> s<193> l<19:1> el<19:7>
          n<inter> u<193> t<STRING_CONST> p<196> s<194> l<19:8> el<19:13>
          n<> u<194> t<Package_import_declaration_list> p<196> s<195> l<19:14> el<19:14>
          n<> u<195> t<Port_list> p<196> l<19:14> el<19:16>
        n<> u<216> t<Module_item> p<218> c<215> s<217> l<21:2> el<21:29>
          n<> u<215> t<Non_port_module_item> p<216> c<214> l<21:2> el<21:29>
            n<> u<214> t<Module_or_generate_item> p<215> c<213> l<21:2> el<21:29>
              n<> u<213> t<Module_instantiation> p<214> c<197> l<21:2> el<21:29>
                n<bp_lce> u<197> t<STRING_CONST> p<213> s<207> l<21:2> el<21:8>
                n<> u<207> t<Parameter_value_assignment> p<213> c<206> s<212> l<21:9> el<21:22>
                  n<> u<206> t<Parameter_assignment_list> p<207> c<205> l<21:11> el<21:21>
                    n<> u<205> t<Named_parameter_assignment> p<206> c<198> l<21:11> el<21:21>
                      n<sets_p> u<198> t<STRING_CONST> p<205> s<204> l<21:12> el<21:18>
                      n<> u<204> t<Param_expression> p<205> c<203> l<21:19> el<21:20>
                        n<> u<203> t<Mintypmax_expression> p<204> c<202> l<21:19> el<21:20>
                          n<> u<202> t<Expression> p<203> c<201> l<21:19> el<21:20>
                            n<> u<201> t<Primary> p<202> c<200> l<21:19> el<21:20>
                              n<> u<200> t<Primary_literal> p<201> c<199> l<21:19> el<21:20>
                                n<1> u<199> t<INT_CONST> p<200> l<21:19> el<21:20>
                n<> u<212> t<Hierarchical_instance> p<213> c<209> l<21:23> el<21:28>
                  n<> u<209> t<Name_of_instance> p<212> c<208> s<211> l<21:23> el<21:25>
                    n<u1> u<208> t<STRING_CONST> p<209> l<21:23> el<21:25>
                  n<> u<211> t<Port_connection_list> p<212> c<210> l<21:27> el<21:27>
                    n<> u<210> t<Ordered_port_connection> p<211> l<21:27> el<21:27>
        n<> u<217> t<ENDMODULE> p<218> l<23:1> el<23:10>
    n<> u<394> t<Description> p<395> c<393> l<25:1> el<52:10>
      n<> u<393> t<Module_declaration> p<394> c<232> l<25:1> el<52:10>
        n<> u<232> t<Module_ansi_header> p<393> c<220> s<251> l<25:1> el<25:36>
          n<module> u<220> t<Module_keyword> p<232> s<221> l<25:1> el<25:7>
          n<testbench> u<221> t<STRING_CONST> p<232> s<222> l<25:8> el<25:17>
          n<> u<222> t<Package_import_declaration_list> p<232> s<231> l<25:18> el<25:18>
          n<> u<231> t<Port_declaration_list> p<232> c<230> l<25:18> el<25:35>
            n<> u<230> t<Ansi_port_declaration> p<231> c<228> l<25:19> el<25:34>
              n<> u<228> t<Net_port_header> p<230> c<223> s<229> l<25:19> el<25:30>
                n<> u<223> t<PortDir_Inp> p<228> s<227> l<25:19> el<25:24>
                n<> u<227> t<Net_port_type> p<228> c<226> l<25:25> el<25:30>
                  n<> u<226> t<Data_type_or_implicit> p<227> c<225> l<25:25> el<25:30>
                    n<> u<225> t<Data_type> p<226> c<224> l<25:25> el<25:30>
                      n<> u<224> t<IntVec_TypeLogic> p<225> l<25:25> el<25:30>
              n<clk> u<229> t<STRING_CONST> p<230> l<25:31> el<25:34>
        n<> u<251> t<Non_port_module_item> p<393> c<250> s<260> l<27:3> el<27:30>
          n<> u<250> t<Module_or_generate_item> p<251> c<249> l<27:3> el<27:30>
            n<> u<249> t<Module_instantiation> p<250> c<233> l<27:3> el<27:30>
              n<bp_lce> u<233> t<STRING_CONST> p<249> s<243> l<27:3> el<27:9>
              n<> u<243> t<Parameter_value_assignment> p<249> c<242> s<248> l<27:10> el<27:23>
                n<> u<242> t<Parameter_assignment_list> p<243> c<241> l<27:12> el<27:22>
                  n<> u<241> t<Named_parameter_assignment> p<242> c<234> l<27:12> el<27:22>
                    n<sets_p> u<234> t<STRING_CONST> p<241> s<240> l<27:13> el<27:19>
                    n<> u<240> t<Param_expression> p<241> c<239> l<27:20> el<27:21>
                      n<> u<239> t<Mintypmax_expression> p<240> c<238> l<27:20> el<27:21>
                        n<> u<238> t<Expression> p<239> c<237> l<27:20> el<27:21>
                          n<> u<237> t<Primary> p<238> c<236> l<27:20> el<27:21>
                            n<> u<236> t<Primary_literal> p<237> c<235> l<27:20> el<27:21>
                              n<1> u<235> t<INT_CONST> p<236> l<27:20> el<27:21>
              n<> u<248> t<Hierarchical_instance> p<249> c<245> l<27:24> el<27:29>
                n<> u<245> t<Name_of_instance> p<248> c<244> s<247> l<27:24> el<27:26>
                  n<u1> u<244> t<STRING_CONST> p<245> l<27:24> el<27:26>
                n<> u<247> t<Port_connection_list> p<248> c<246> l<27:28> el<27:28>
                  n<> u<246> t<Ordered_port_connection> p<247> l<27:28> el<27:28>
        n<> u<260> t<Non_port_module_item> p<393> c<259> s<276> l<28:3> el<28:15>
          n<> u<259> t<Module_or_generate_item> p<260> c<258> l<28:3> el<28:15>
            n<> u<258> t<Module_instantiation> p<259> c<252> l<28:3> el<28:15>
              n<inter> u<252> t<STRING_CONST> p<258> s<257> l<28:3> el<28:8>
              n<> u<257> t<Hierarchical_instance> p<258> c<254> l<28:9> el<28:14>
                n<> u<254> t<Name_of_instance> p<257> c<253> s<256> l<28:9> el<28:11>
                  n<tt> u<253> t<STRING_CONST> p<254> l<28:9> el<28:11>
                n<> u<256> t<Port_connection_list> p<257> c<255> l<28:13> el<28:13>
                  n<> u<255> t<Ordered_port_connection> p<256> l<28:13> el<28:13>
        n<> u<276> t<Non_port_module_item> p<393> c<275> s<391> l<30:3> el<30:19>
          n<> u<275> t<Module_or_generate_item> p<276> c<274> l<30:3> el<30:19>
            n<> u<274> t<Module_common_item> p<275> c<273> l<30:3> el<30:19>
              n<> u<273> t<Module_or_generate_item_declaration> p<274> c<272> l<30:3> el<30:19>
                n<> u<272> t<Package_or_generate_item_declaration> p<273> c<271> l<30:3> el<30:19>
                  n<> u<271> t<Parameter_declaration> p<272> c<261> l<30:3> el<30:18>
                    n<> u<261> t<Data_type_or_implicit> p<271> s<270> l<30:13> el<30:13>
                    n<> u<270> t<Param_assignment_list> p<271> c<269> l<30:13> el<30:18>
                      n<> u<269> t<Param_assignment> p<270> c<262> l<30:13> el<30:18>
                        n<p> u<262> t<STRING_CONST> p<269> s<268> l<30:13> el<30:14>
                        n<> u<268> t<Constant_param_expression> p<269> c<267> l<30:17> el<30:18>
                          n<> u<267> t<Constant_mintypmax_expression> p<268> c<266> l<30:17> el<30:18>
                            n<> u<266> t<Constant_expression> p<267> c<265> l<30:17> el<30:18>
                              n<> u<265> t<Constant_primary> p<266> c<264> l<30:17> el<30:18>
                                n<> u<264> t<Primary_literal> p<265> c<263> l<30:17> el<30:18>
                                  n<0> u<263> t<INT_CONST> p<264> l<30:17> el<30:18>
        n<> u<391> t<Non_port_module_item> p<393> c<390> s<392> l<31:3> el<49:6>
          n<> u<390> t<Module_or_generate_item> p<391> c<389> l<31:3> el<49:6>
            n<> u<389> t<Module_common_item> p<390> c<388> l<31:3> el<49:6>
              n<> u<388> t<Conditional_generate_construct> p<389> c<387> l<31:3> el<49:6>
                n<> u<387> t<If_generate_construct> p<388> c<386> l<31:3> el<49:6>
                  n<> u<386> t<IF> p<387> s<286> l<31:3> el<31:5>
                  n<> u<286> t<Constant_expression> p<387> c<280> s<385> l<31:7> el<31:13>
                    n<> u<280> t<Constant_expression> p<286> c<279> s<285> l<31:7> el<31:8>
                      n<> u<279> t<Constant_primary> p<280> c<278> l<31:7> el<31:8>
                        n<> u<278> t<Primary_literal> p<279> c<277> l<31:7> el<31:8>
                          n<p> u<277> t<STRING_CONST> p<278> l<31:7> el<31:8>
                    n<> u<285> t<BinOp_Equiv> p<286> s<284> l<31:9> el<31:11>
                    n<> u<284> t<Constant_expression> p<286> c<283> l<31:12> el<31:13>
                      n<> u<283> t<Constant_primary> p<284> c<282> l<31:12> el<31:13>
                        n<> u<282> t<Primary_literal> p<283> c<281> l<31:12> el<31:13>
                          n<0> u<281> t<INT_CONST> p<282> l<31:12> el<31:13>
                  n<> u<385> t<Generate_item> p<387> c<384> l<31:15> el<49:6>
                    n<> u<384> t<Generate_begin_end_block> p<385> c<287> l<31:15> el<49:6>
                      n<do_bind> u<287> t<STRING_CONST> p<384> s<331> l<31:23> el<31:30>
                      n<> u<331> t<Generate_item> p<384> c<330> s<357> l<33:3> el<36:41>
                        n<> u<330> t<Module_or_generate_item> p<331> c<329> l<33:3> el<36:41>
                          n<> u<329> t<Module_common_item> p<330> c<328> l<33:3> el<36:41>
                            n<> u<328> t<Bind_directive> p<329> c<288> l<33:3> el<36:41>
                              n<bp_lce> u<288> t<STRING_CONST> p<328> s<327> l<33:8> el<33:14>
                              n<> u<327> t<Bind_instantiation> p<328> c<326> l<34:13> el<36:41>
                                n<> u<326> t<Module_instantiation> p<327> c<289> l<34:13> el<36:41>
                                  n<bp_me_nonsynth_lce_tracer> u<289> t<STRING_CONST> p<326> s<305> l<34:13> el<34:38>
                                  n<> u<305> t<Parameter_value_assignment> p<326> c<304> s<325> l<35:15> el<35:37>
                                    n<> u<304> t<Parameter_assignment_list> p<305> c<303> l<35:17> el<35:36>
                                      n<> u<303> t<Named_parameter_assignment> p<304> c<290> l<35:17> el<35:36>
                                        n<sets_p> u<290> t<STRING_CONST> p<303> s<302> l<35:18> el<35:24>
                                        n<> u<302> t<Param_expression> p<303> c<301> l<35:25> el<35:35>
                                          n<> u<301> t<Mintypmax_expression> p<302> c<300> l<35:25> el<35:35>
                                            n<> u<300> t<Expression> p<301> c<294> l<35:25> el<35:35>
                                              n<> u<294> t<Expression> p<300> c<293> s<299> l<35:25> el<35:31>
                                                n<> u<293> t<Primary> p<294> c<292> l<35:25> el<35:31>
                                                  n<> u<292> t<Primary_literal> p<293> c<291> l<35:25> el<35:31>
                                                    n<sets_p> u<291> t<STRING_CONST> p<292> l<35:25> el<35:31>
                                              n<> u<299> t<BinOp_Plus> p<300> s<298> l<35:32> el<35:33>
                                              n<> u<298> t<Expression> p<300> c<297> l<35:34> el<35:35>
                                                n<> u<297> t<Primary> p<298> c<296> l<35:34> el<35:35>
                                                  n<> u<296> t<Primary_literal> p<297> c<295> l<35:34> el<35:35>
                                                    n<1> u<295> t<INT_CONST> p<296> l<35:34> el<35:35>
                                  n<> u<325> t<Hierarchical_instance> p<326> c<307> l<36:15> el<36:40>
                                    n<> u<307> t<Name_of_instance> p<325> c<306> s<324> l<36:15> el<36:26>
                                      n<lce_tracer1> u<306> t<STRING_CONST> p<307> l<36:15> el<36:26>
                                    n<> u<324> t<Port_connection_list> p<325> c<315> l<36:27> el<36:39>
                                      n<> u<315> t<Named_port_connection> p<324> c<308> s<323> l<36:27> el<36:32>
                                        n<c> u<308> t<STRING_CONST> p<315> s<313> l<36:28> el<36:29>
                                        n<> u<313> t<OPEN_PARENS> p<315> s<312> l<36:29> el<36:30>
                                        n<> u<312> t<Expression> p<315> c<311> s<314> l<36:30> el<36:31>
                                          n<> u<311> t<Primary> p<312> c<310> l<36:30> el<36:31>
                                            n<> u<310> t<Primary_literal> p<311> c<309> l<36:30> el<36:31>
                                              n<a> u<309> t<STRING_CONST> p<310> l<36:30> el<36:31>
                                        n<> u<314> t<CLOSE_PARENS> p<315> l<36:31> el<36:32>
                                      n<> u<323> t<Named_port_connection> p<324> c<316> l<36:34> el<36:39>
                                        n<d> u<316> t<STRING_CONST> p<323> s<321> l<36:35> el<36:36>
                                        n<> u<321> t<OPEN_PARENS> p<323> s<320> l<36:36> el<36:37>
                                        n<> u<320> t<Expression> p<323> c<319> s<322> l<36:37> el<36:38>
                                          n<> u<319> t<Primary> p<320> c<318> l<36:37> el<36:38>
                                            n<> u<318> t<Primary_literal> p<319> c<317> l<36:37> el<36:38>
                                              n<b> u<317> t<STRING_CONST> p<318> l<36:37> el<36:38>
                                        n<> u<322> t<CLOSE_PARENS> p<323> l<36:38> el<36:39>
                      n<> u<357> t<Generate_item> p<384> c<356> s<382> l<39:3> el<42:31>
                        n<> u<356> t<Module_or_generate_item> p<357> c<355> l<39:3> el<42:31>
                          n<> u<355> t<Module_common_item> p<356> c<354> l<39:3> el<42:31>
                            n<> u<354> t<Bind_directive> p<355> c<332> l<39:3> el<42:31>
                              n<bp_lce> u<332> t<STRING_CONST> p<354> s<333> l<39:8> el<39:14>
                              n<u1> u<333> t<STRING_CONST> p<354> s<334> l<39:15> el<39:17>
                              n<> u<334> t<Constant_bit_select> p<354> s<353> l<40:13> el<40:13>
                              n<> u<353> t<Bind_instantiation> p<354> c<352> l<40:13> el<42:31>
                                n<> u<352> t<Module_instantiation> p<353> c<335> l<40:13> el<42:31>
                                  n<bp_me_nonsynth_lce_tracer2> u<335> t<STRING_CONST> p<352> s<345> l<40:13> el<40:39>
                                  n<> u<345> t<Parameter_value_assignment> p<352> c<344> s<351> l<41:15> el<41:33>
                                    n<> u<344> t<Parameter_assignment_list> p<345> c<343> l<41:17> el<41:32>
                                      n<> u<343> t<Named_parameter_assignment> p<344> c<336> l<41:17> el<41:32>
                                        n<sets_p> u<336> t<STRING_CONST> p<343> s<342> l<41:18> el<41:24>
                                        n<> u<342> t<Param_expression> p<343> c<341> l<41:25> el<41:31>
                                          n<> u<341> t<Mintypmax_expression> p<342> c<340> l<41:25> el<41:31>
                                            n<> u<340> t<Expression> p<341> c<339> l<41:25> el<41:31>
                                              n<> u<339> t<Primary> p<340> c<338> l<41:25> el<41:31>
                                                n<> u<338> t<Primary_literal> p<339> c<337> l<41:25> el<41:31>
                                                  n<sets_p> u<337> t<STRING_CONST> p<338> l<41:25> el<41:31>
                                  n<> u<351> t<Hierarchical_instance> p<352> c<347> l<42:15> el<42:30>
                                    n<> u<347> t<Name_of_instance> p<351> c<346> s<350> l<42:15> el<42:26>
                                      n<lce_tracer2> u<346> t<STRING_CONST> p<347> l<42:15> el<42:26>
                                    n<> u<350> t<Port_connection_list> p<351> c<349> l<42:27> el<42:29>
                                      n<> u<349> t<Named_port_connection> p<350> c<348> l<42:27> el<42:29>
                                        n<> u<348> t<DOTSTAR> p<349> l<42:27> el<42:29>
                      n<> u<382> t<Generate_item> p<384> c<381> s<383> l<44:3> el<47:29>
                        n<> u<381> t<Module_or_generate_item> p<382> c<380> l<44:3> el<47:29>
                          n<> u<380> t<Module_common_item> p<381> c<379> l<44:3> el<47:29>
                            n<> u<379> t<Bind_directive> p<380> c<358> l<44:3> el<47:29>
                              n<bp_lce> u<358> t<STRING_CONST> p<379> s<359> l<44:8> el<44:14>
                              n<u1> u<359> t<STRING_CONST> p<379> s<360> l<44:15> el<44:17>
                              n<> u<360> t<Constant_bit_select> p<379> s<378> l<45:13> el<45:13>
                              n<> u<378> t<Bind_instantiation> p<379> c<377> l<45:13> el<47:29>
                                n<> u<377> t<Module_instantiation> p<378> c<361> l<45:13> el<47:29>
                                  n<bp_me_nonsynth_lce_tracer_bad> u<361> t<STRING_CONST> p<377> s<371> l<45:13> el<45:42>
                                  n<> u<371> t<Parameter_value_assignment> p<377> c<370> s<376> l<46:15> el<46:33>
                                    n<> u<370> t<Parameter_assignment_list> p<371> c<369> l<46:17> el<46:32>
                                      n<> u<369> t<Named_parameter_assignment> p<370> c<362> l<46:17> el<46:32>
                                        n<sets_p> u<362> t<STRING_CONST> p<369> s<368> l<46:18> el<46:24>
                                        n<> u<368> t<Param_expression> p<369> c<367> l<46:25> el<46:31>
                                          n<> u<367> t<Mintypmax_expression> p<368> c<366> l<46:25> el<46:31>
                                            n<> u<366> t<Expression> p<367> c<365> l<46:25> el<46:31>
                                              n<> u<365> t<Primary> p<366> c<364> l<46:25> el<46:31>
                                                n<> u<364> t<Primary_literal> p<365> c<363> l<46:25> el<46:31>
                                                  n<sets_p> u<363> t<STRING_CONST> p<364> l<46:25> el<46:31>
                                  n<> u<376> t<Hierarchical_instance> p<377> c<373> l<47:15> el<47:28>
                                    n<> u<373> t<Name_of_instance> p<376> c<372> s<375> l<47:15> el<47:26>
                                      n<lce_tracer3> u<372> t<STRING_CONST> p<373> l<47:15> el<47:26>
                                    n<> u<375> t<Port_connection_list> p<376> c<374> l<47:27> el<47:27>
                                      n<> u<374> t<Ordered_port_connection> p<375> l<47:27> el<47:27>
                      n<> u<383> t<END> p<384> l<49:3> el<49:6>
        n<> u<392> t<ENDMODULE> p<393> l<52:1> el<52:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:1:1: No timescale set for "bp_lce".
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:5:1: No timescale set for "sub".
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:8:1: No timescale set for "bp_me_nonsynth_lce_tracer".
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:13:1: No timescale set for "bp_me_nonsynth_lce_tracer2".
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:19:1: No timescale set for "inter".
[WRN:PA0205] ${SURELOG_DIR}/tests/BindStmt/dut.sv:25:1: No timescale set for "testbench".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:1:1: Compile module "work@bp_lce".
[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:8:1: Compile module "work@bp_me_nonsynth_lce_tracer".
[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:13:1: Compile module "work@bp_me_nonsynth_lce_tracer2".
[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:19:1: Compile module "work@inter".
[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:5:1: Compile module "work@sub".
[INF:CP0303] ${SURELOG_DIR}/tests/BindStmt/dut.sv:25:1: Compile module "work@testbench".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
Constant                                               5
ContAssign                                             3
Design                                                 1
GenIf                                                  1
Identifier                                             7
LogicTypespec                                         16
Module                                                 6
ModuleTypespec                                         6
Net                                                    8
Operation                                              1
ParamAssign                                            4
Parameter                                              4
Port                                                   8
RefModule                                              5
RefObj                                                 7
RefTypespec                                           16
SourceFile                                             1
------------------------------------------------------------
Total:                                               100
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BindStmt/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/BindStmt/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@bp_lce)
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiName:work@bp_lce
  |vpiParameter:
  \_Parameter: (work@bp_lce.sets_p), line:1:27, endln:1:41
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |STRING:inv
    |vpiName:sets_p
    |vpiFullName:work@bp_lce.sets_p
  |vpiParamAssign:
  \_ParamAssign: , line:1:27, endln:1:41
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_Constant: , line:1:36, endln:1:41
      |vpiParent:
      \_ParamAssign: , line:1:27, endln:1:41
      |vpiDecompile:"inv"
      |vpiSize:24
      |STRING:inv
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (work@bp_lce.sets_p), line:1:27, endln:1:41
  |vpiTypedef:
  \_LogicTypespec: , line:1:49, endln:1:54
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:49, endln:1:54
  |vpiImportTypespec:
  \_Net: (work@bp_lce.a), line:1:55, endln:1:56
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@bp_lce.a), line:1:49, endln:1:54
      |vpiParent:
      \_Net: (work@bp_lce.a), line:1:55, endln:1:56
      |vpiFullName:work@bp_lce.a
      |vpiActual:
      \_LogicTypespec: , line:1:49, endln:1:54
    |vpiName:a
    |vpiFullName:work@bp_lce.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@bp_lce.b), line:1:71, endln:1:72
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_RefTypespec: (work@bp_lce.b), line:1:65, endln:1:70
      |vpiParent:
      \_Net: (work@bp_lce.b), line:1:71, endln:1:72
      |vpiFullName:work@bp_lce.b
      |vpiActual:
      \_LogicTypespec: , line:1:49, endln:1:54
    |vpiName:b
    |vpiFullName:work@bp_lce.b
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@bp_lce.d), line:2:11, endln:2:12
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiName:d
    |vpiFullName:work@bp_lce.d
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@bp_lce.c), line:2:8, endln:2:9
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiName:c
    |vpiFullName:work@bp_lce.c
    |vpiNetType:1
  |vpiDefName:work@bp_lce
  |vpiNet:
  \_Net: (work@bp_lce.a), line:1:55, endln:1:56
  |vpiNet:
  \_Net: (work@bp_lce.b), line:1:71, endln:1:72
  |vpiNet:
  \_Net: (work@bp_lce.d), line:2:11, endln:2:12
  |vpiNet:
  \_Net: (work@bp_lce.c), line:2:8, endln:2:9
  |vpiPort:
  \_Port: (a), line:1:55, endln:1:56
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@bp_lce.a), line:1:49, endln:1:54
      |vpiParent:
      \_Port: (a), line:1:55, endln:1:56
      |vpiFullName:work@bp_lce.a
      |vpiActual:
      \_LogicTypespec: , line:1:49, endln:1:54
  |vpiPort:
  \_Port: (b), line:1:71, endln:1:72
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiName:b
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@bp_lce.b), line:1:65, endln:1:70
      |vpiParent:
      \_Port: (b), line:1:71, endln:1:72
      |vpiFullName:work@bp_lce.b
      |vpiActual:
      \_LogicTypespec: , line:1:49, endln:1:54
  |vpiContAssign:
  \_ContAssign: , line:2:8, endln:2:12
    |vpiParent:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_RefObj: (work@bp_lce.d), line:2:11, endln:2:12
      |vpiParent:
      \_ContAssign: , line:2:8, endln:2:12
      |vpiName:d
      |vpiFullName:work@bp_lce.d
      |vpiActual:
      \_Net: (work@bp_lce.d), line:2:11, endln:2:12
    |vpiLhs:
    \_RefObj: (work@bp_lce.c), line:2:8, endln:2:9
      |vpiParent:
      \_ContAssign: , line:2:8, endln:2:12
      |vpiName:c
      |vpiFullName:work@bp_lce.c
      |vpiActual:
      \_Net: (work@bp_lce.c), line:2:8, endln:2:9
|vpiAllModules:
\_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@bp_me_nonsynth_lce_tracer)
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:work@bp_me_nonsynth_lce_tracer
  |vpiParameter:
  \_Parameter: (work@bp_me_nonsynth_lce_tracer.sets_p), line:8:46, endln:8:60
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |STRING:inv
    |vpiName:sets_p
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.sets_p
  |vpiParamAssign:
  \_ParamAssign: , line:8:46, endln:8:60
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:8:55, endln:8:60
      |vpiParent:
      \_ParamAssign: , line:8:46, endln:8:60
      |vpiDecompile:"inv"
      |vpiSize:24
      |STRING:inv
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (work@bp_me_nonsynth_lce_tracer.sets_p), line:8:46, endln:8:60
  |vpiTypedef:
  \_ModuleTypespec: (sub)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:sub
    |vpiModule:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:5:1, endln:6:10
  |vpiTypedef:
  \_LogicTypespec: , line:8:68, endln:8:73
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:8:68, endln:8:73
  |vpiImportTypespec:
  \_Net: (work@bp_me_nonsynth_lce_tracer.c), line:8:74, endln:8:75
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer.c), line:8:68, endln:8:73
      |vpiParent:
      \_Net: (work@bp_me_nonsynth_lce_tracer.c), line:8:74, endln:8:75
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.c
      |vpiActual:
      \_LogicTypespec: , line:8:68, endln:8:73
    |vpiName:c
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.c
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@bp_me_nonsynth_lce_tracer.d), line:8:90, endln:8:91
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer.d), line:8:84, endln:8:89
      |vpiParent:
      \_Net: (work@bp_me_nonsynth_lce_tracer.d), line:8:90, endln:8:91
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.d
      |vpiActual:
      \_LogicTypespec: , line:8:68, endln:8:73
    |vpiName:d
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.d
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@bp_me_nonsynth_lce_tracer.b), line:9:13, endln:9:14
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:b
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.b
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@bp_me_nonsynth_lce_tracer.a), line:9:10, endln:9:11
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:a
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.a
    |vpiNetType:1
  |vpiDefName:work@bp_me_nonsynth_lce_tracer
  |vpiNet:
  \_Net: (work@bp_me_nonsynth_lce_tracer.c), line:8:74, endln:8:75
  |vpiNet:
  \_Net: (work@bp_me_nonsynth_lce_tracer.d), line:8:90, endln:8:91
  |vpiNet:
  \_Net: (work@bp_me_nonsynth_lce_tracer.b), line:9:13, endln:9:14
  |vpiNet:
  \_Net: (work@bp_me_nonsynth_lce_tracer.a), line:9:10, endln:9:11
  |vpiPort:
  \_Port: (c), line:8:74, endln:8:75
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:c
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer.c), line:8:68, endln:8:73
      |vpiParent:
      \_Port: (c), line:8:74, endln:8:75
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.c
      |vpiActual:
      \_LogicTypespec: , line:8:68, endln:8:73
  |vpiPort:
  \_Port: (d), line:8:90, endln:8:91
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:d
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer.d), line:8:84, endln:8:89
      |vpiParent:
      \_Port: (d), line:8:90, endln:8:91
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.d
      |vpiActual:
      \_LogicTypespec: , line:8:68, endln:8:73
  |vpiContAssign:
  \_ContAssign: , line:9:10, endln:9:14
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiRhs:
    \_RefObj: (work@bp_me_nonsynth_lce_tracer.b), line:9:13, endln:9:14
      |vpiParent:
      \_ContAssign: , line:9:10, endln:9:14
      |vpiName:b
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.b
      |vpiActual:
      \_Net: (work@bp_me_nonsynth_lce_tracer.b), line:9:13, endln:9:14
    |vpiLhs:
    \_RefObj: (work@bp_me_nonsynth_lce_tracer.a), line:9:10, endln:9:11
      |vpiParent:
      \_ContAssign: , line:9:10, endln:9:14
      |vpiName:a
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.a
      |vpiActual:
      \_Net: (work@bp_me_nonsynth_lce_tracer.a), line:9:10, endln:9:11
  |vpiRefModule:
  \_RefModule: work@sub (sub1), line:10:3, endln:10:6
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
    |vpiName:sub1
    |vpiDefName:work@sub
    |vpiActual:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:5:1, endln:6:10
|vpiAllModules:
\_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@bp_me_nonsynth_lce_tracer2)
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:work@bp_me_nonsynth_lce_tracer2
  |vpiParameter:
  \_Parameter: (work@bp_me_nonsynth_lce_tracer2.sets_p), line:13:47, endln:13:61
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |STRING:inv
    |vpiName:sets_p
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.sets_p
  |vpiParamAssign:
  \_ParamAssign: , line:13:47, endln:13:61
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiRhs:
    \_Constant: , line:13:56, endln:13:61
      |vpiParent:
      \_ParamAssign: , line:13:47, endln:13:61
      |vpiDecompile:"inv"
      |vpiSize:24
      |STRING:inv
      |vpiConstType:6
    |vpiLhs:
    \_Parameter: (work@bp_me_nonsynth_lce_tracer2.sets_p), line:13:47, endln:13:61
  |vpiTypedef:
  \_ModuleTypespec: (sub)
  |vpiTypedef:
  \_LogicTypespec: , line:13:69, endln:13:74
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:69, endln:13:74
  |vpiImportTypespec:
  \_Net: (work@bp_me_nonsynth_lce_tracer2.a), line:13:75, endln:13:76
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer2.a), line:13:69, endln:13:74
      |vpiParent:
      \_Net: (work@bp_me_nonsynth_lce_tracer2.a), line:13:75, endln:13:76
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
      |vpiActual:
      \_LogicTypespec: , line:13:69, endln:13:74
    |vpiName:a
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@bp_me_nonsynth_lce_tracer2.b), line:13:91, endln:13:92
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer2.b), line:13:85, endln:13:90
      |vpiParent:
      \_Net: (work@bp_me_nonsynth_lce_tracer2.b), line:13:91, endln:13:92
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
      |vpiActual:
      \_LogicTypespec: , line:13:69, endln:13:74
    |vpiName:b
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:106, endln:13:109
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:100, endln:13:105
      |vpiParent:
      \_Net: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:106, endln:13:109
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.clk
      |vpiActual:
      \_LogicTypespec: , line:13:69, endln:13:74
    |vpiName:clk
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.clk
    |vpiNetType:36
  |vpiDefName:work@bp_me_nonsynth_lce_tracer2
  |vpiNet:
  \_Net: (work@bp_me_nonsynth_lce_tracer2.a), line:13:75, endln:13:76
  |vpiNet:
  \_Net: (work@bp_me_nonsynth_lce_tracer2.b), line:13:91, endln:13:92
  |vpiNet:
  \_Net: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:106, endln:13:109
  |vpiPort:
  \_Port: (a), line:13:75, endln:13:76
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer2.a), line:13:69, endln:13:74
      |vpiParent:
      \_Port: (a), line:13:75, endln:13:76
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
      |vpiActual:
      \_LogicTypespec: , line:13:69, endln:13:74
  |vpiPort:
  \_Port: (b), line:13:91, endln:13:92
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:b
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer2.b), line:13:85, endln:13:90
      |vpiParent:
      \_Port: (b), line:13:91, endln:13:92
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
      |vpiActual:
      \_LogicTypespec: , line:13:69, endln:13:74
  |vpiPort:
  \_Port: (clk), line:13:106, endln:13:109
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:clk
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:100, endln:13:105
      |vpiParent:
      \_Port: (clk), line:13:106, endln:13:109
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.clk
      |vpiActual:
      \_LogicTypespec: , line:13:69, endln:13:74
  |vpiContAssign:
  \_ContAssign: , line:14:10, endln:14:14
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiRhs:
    \_RefObj: (work@bp_me_nonsynth_lce_tracer2.b), line:14:13, endln:14:14
      |vpiParent:
      \_ContAssign: , line:14:10, endln:14:14
      |vpiName:b
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
      |vpiActual:
      \_Net: (work@bp_me_nonsynth_lce_tracer2.b), line:13:91, endln:13:92
    |vpiLhs:
    \_RefObj: (work@bp_me_nonsynth_lce_tracer2.a), line:14:10, endln:14:11
      |vpiParent:
      \_ContAssign: , line:14:10, endln:14:14
      |vpiName:a
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
      |vpiActual:
      \_Net: (work@bp_me_nonsynth_lce_tracer2.a), line:13:75, endln:13:76
  |vpiRefModule:
  \_RefModule: work@sub (sub1), line:15:3, endln:15:6
    |vpiParent:
    \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
    |vpiName:sub1
    |vpiDefName:work@sub
    |vpiActual:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:5:1, endln:6:10
|vpiAllModules:
\_Module: work@inter (work@inter), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:19:1, endln:23:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@inter)
    |vpiParent:
    \_Module: work@inter (work@inter), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:19:1, endln:23:10
    |vpiName:work@inter
  |vpiTypedef:
  \_ModuleTypespec: (bp_lce)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:bp_lce
    |vpiModule:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
  |vpiDefName:work@inter
  |vpiRefModule:
  \_RefModule: work@bp_lce (u1), line:21:2, endln:21:8
    |vpiParent:
    \_Module: work@inter (work@inter), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:19:1, endln:23:10
    |vpiName:u1
    |vpiDefName:work@bp_lce
    |vpiActual:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
|vpiAllModules:
\_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:5:1, endln:6:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@sub)
    |vpiParent:
    \_Module: work@sub (work@sub), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:5:1, endln:6:10
    |vpiName:work@sub
  |vpiDefName:work@sub
|vpiAllModules:
\_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@testbench)
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:work@testbench
  |vpiParameter:
  \_Parameter: (work@testbench.p), line:30:13, endln:30:18
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |UINT:0
    |vpiName:p
    |vpiFullName:work@testbench.p
  |vpiParamAssign:
  \_ParamAssign: , line:30:13, endln:30:18
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiRhs:
    \_Constant: , line:30:17, endln:30:18
      |vpiParent:
      \_ParamAssign: , line:30:13, endln:30:18
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@testbench.p), line:30:13, endln:30:18
  |vpiInternalScope:
  \_Begin: (work@testbench.do_bind), line:31:15, endln:49:6
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:
    \_Identifier: (do_bind)
      |vpiParent:
      \_Begin: (work@testbench.do_bind), line:31:15, endln:49:6
      |vpiName:do_bind
    |vpiFullName:work@testbench.do_bind
  |vpiTypedef:
  \_ModuleTypespec: (bp_lce)
  |vpiTypedef:
  \_ModuleTypespec: (inter)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:inter
    |vpiModule:
    \_Module: work@inter (work@inter), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:19:1, endln:23:10
  |vpiTypedef:
  \_LogicTypespec: , line:25:25, endln:25:30
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:25:25, endln:25:30
  |vpiImportTypespec:
  \_Net: (work@testbench.clk), line:25:31, endln:25:34
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiTypespec:
    \_RefTypespec: (work@testbench.clk), line:25:25, endln:25:30
      |vpiParent:
      \_Net: (work@testbench.clk), line:25:31, endln:25:34
      |vpiFullName:work@testbench.clk
      |vpiActual:
      \_LogicTypespec: , line:25:25, endln:25:30
    |vpiName:clk
    |vpiFullName:work@testbench.clk
    |vpiNetType:36
  |vpiDefName:work@testbench
  |vpiNet:
  \_Net: (work@testbench.clk), line:25:31, endln:25:34
  |vpiPort:
  \_Port: (clk), line:25:31, endln:25:34
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:clk
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@testbench.clk), line:25:25, endln:25:30
      |vpiParent:
      \_Port: (clk), line:25:31, endln:25:34
      |vpiFullName:work@testbench.clk
      |vpiActual:
      \_LogicTypespec: , line:25:25, endln:25:30
  |vpiRefModule:
  \_RefModule: work@bp_lce (u1), line:27:3, endln:27:9
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:u1
    |vpiDefName:work@bp_lce
    |vpiActual:
    \_Module: work@bp_lce (work@bp_lce), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:1:1, endln:3:10
  |vpiRefModule:
  \_RefModule: work@inter (tt), line:28:3, endln:28:8
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiName:tt
    |vpiDefName:work@inter
    |vpiActual:
    \_Module: work@inter (work@inter), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:19:1, endln:23:10
  |vpiGenStmt:
  \_GenIf: , line:31:3, endln:49:6
    |vpiParent:
    \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
    |vpiCondition:
    \_Operation: , line:31:7, endln:31:13
      |vpiParent:
      \_GenIf: , line:31:3, endln:49:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@testbench.p), line:31:7, endln:31:8
        |vpiParent:
        \_Operation: , line:31:7, endln:31:13
        |vpiName:p
        |vpiFullName:work@testbench.p
        |vpiActual:
        \_Parameter: (work@testbench.p), line:30:13, endln:30:18
      |vpiOperand:
      \_Constant: , line:31:12, endln:31:13
        |vpiParent:
        \_Operation: , line:31:7, endln:31:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@testbench.do_bind), line:31:15, endln:49:6
|vpiTypedef:
\_ModuleTypespec: (bp_lce)
|vpiTypedef:
\_ModuleTypespec: (bp_me_nonsynth_lce_tracer)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:bp_me_nonsynth_lce_tracer
  |vpiModule:
  \_Module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:8:1, endln:11:10
|vpiTypedef:
\_ModuleTypespec: (bp_me_nonsynth_lce_tracer2)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:bp_me_nonsynth_lce_tracer2
  |vpiModule:
  \_Module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:13:1, endln:16:10
|vpiTypedef:
\_ModuleTypespec: (inter)
|vpiTypedef:
\_ModuleTypespec: (sub)
|vpiTypedef:
\_ModuleTypespec: (testbench)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:testbench
  |vpiModule:
  \_Module: work@testbench (work@testbench), file:${SURELOG_DIR}/tests/BindStmt/dut.sv, line:25:1, endln:52:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 0
