Date Mon Nov GMT Server NCSA Last modified Fri Nov GMT Content type text html Content length Rocket The Rocket Project Principal Investigators Philip SweanySteve CarrCurrent Graduate Students Chen Ding Saurabh JangEvan Schemm Thomas SuchytaQunyan WuCurrent Undergraduates Denise Junker Denise Wieber Description The goals the Rocket project are develop retargetable compiler for instruction level parallel architectures and develop scheduling and register allocation algorithms for said architectures This project intimately entwined with the Memoria project Current research efforts include software pipelining register sensitive scheduling and register allocation and scheduling for partitioned register files Publications Beaty Colcord Sweany Using Genetic Algorithms Fine Tune Instruction Scheduling Heuristics Proceedings MCPS Bourke III Sweany Beaty Extending List Scheduling Consider Execution Frequency Proceedings the Annual Hawaii International Conference System Sciences Carr Ding and Sweany Improving Software Pipelining with Unroll and Jam Proceedings the Annual Hawaii International Conference System Sciences Brasier Sweany Beaty and Carr CRAIG Practical Framework for Combining Instruction Scheduling and Register Assignment International Conference Parallel Architectures and Compiler Techniques Sweany Beaty Dominator Path Scheduling Global Scheduling Method Proceedings the International Symposium Microarchitecture MICRO Sweany Beaty Post Compaction Register Assignment Retargetable Compiler Proceedings the Microprogramming Workshop MICRO Research Grants Generating Efficient Code for Horizontal Micro Architectures With Partitioned Register Files Texas Instruments Hiding the Latency Between Level and Level Cache the Alpha Digital Equipment Corporation Masters Theses Bourke Frequency Based List Scheduling List Scheduling Incorporate Frequency Information Michigan Technological University Department Computer Science May Brasier FRIGG New Approach Combining Register Assignment and Instruction Scheduling Michigan Technological University Department Computer Science August Huber Path Selection Heuristics for Dominator Path Scheduling Michigan Technological University Department Computer Science October Ding Improving Software Pipelining with Unroll and Jam and Memory Reuse Analysis Michigan Technological University Department Computer Science June Register Allocation via Hierarchical Graph Coloring Michigan Technological University Department Computer Science August 