Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Thu May 28 08:07:54 2020
| Host              : xcosswbld06 running 64-bit Red Hat Enterprise Linux Workstation release 7.4 (Maipo)
| Command           : report_timing_summary -max_paths 10 -file project_1_wrapper_timing_summary_routed.rpt -pb project_1_wrapper_timing_summary_routed.pb -rpx project_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : project_1_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.018        0.000                      0               107443        0.010        0.000                      0               107403        0.001        0.000                       0                 41537  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
RFADC0_CLK                      {0.000 4.000}        8.000           125.000         
RFADC0_CLK_dummy                {0.000 4.000}        8.000           125.000         
RFADC1_CLK                      {0.000 5.000}        10.000          100.000         
RFADC1_CLK_dummy                {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK0                  {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK1                  {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK2                  {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK3                  {0.000 5.000}        10.000          100.000         
RFADC2_CLK                      {0.000 5.000}        10.000          100.000         
RFADC2_CLK_dummy                {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK0                  {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK1                  {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK2                  {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK3                  {0.000 5.000}        10.000          100.000         
RFADC3_CLK                      {0.000 5.000}        10.000          100.000         
RFADC3_CLK_dummy                {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK0                  {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK1                  {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK2                  {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK3                  {0.000 5.000}        10.000          100.000         
RFDAC0_CLK                      {0.000 1.250}        2.500           400.000         
RFDAC1_CLK                      {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK0                  {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK1                  {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK2                  {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK3                  {0.000 5.000}        10.000          100.000         
clk_pl_0                        {0.000 5.000}        10.000          100.000         
clk_pl_1                        {0.000 20.000}       40.000          25.000          
clk_pl_2                        {0.000 1.666}        3.333           300.030         
clk_pl_3                        {0.000 1.333}        2.666           375.094         
sys_diff_clock_clk_p            {0.000 5.000}        10.000          100.000         
  clk_out1_project_1_clk_wiz_0  {0.000 0.750}        1.500           666.667         
  clk_out2_project_1_clk_wiz_0  {0.000 1.667}        3.333           300.000         
  clk_out3_project_1_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RFADC0_CLK                                                                                                                                                                        3.200        0.000                       0                     2  
RFDAC0_CLK                                                                                                                                                                        0.450        0.000                       0                     2  
clk_pl_0                              2.693        0.000                      0                23509        0.010        0.000                      0                23509        3.400        0.000                       0                 10008  
sys_diff_clock_clk_p                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_project_1_clk_wiz_0                                                                                                                                                    0.001        0.000                       0                     4  
  clk_out2_project_1_clk_wiz_0        0.023        0.000                      0                66928        0.010        0.000                      0                66928        0.833        0.000                       0                 24919  
  clk_out3_project_1_clk_wiz_0        3.346        0.000                      0                14417        0.011        0.000                      0                14417        4.200        0.000                       0                  6601  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_project_1_clk_wiz_0  clk_pl_0                            5.420        0.000                      0                   36        1.226        0.000                      0                   16  
clk_out3_project_1_clk_wiz_0  clk_out2_project_1_clk_wiz_0        0.018        0.000                      0                 2856        0.028        0.000                      0                 2856  
clk_pl_0                      clk_out3_project_1_clk_wiz_0        9.600        0.000                      0                   20                                                                        
clk_out2_project_1_clk_wiz_0  clk_out3_project_1_clk_wiz_0        0.421        0.000                      0                  222        0.035        0.000                      0                  222  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out3_project_1_clk_wiz_0  clk_out3_project_1_clk_wiz_0        8.833        0.000                      0                  205        0.123        0.000                      0                  205  
**async_default**             clk_pl_0                      clk_pl_0                            8.750        0.000                      0                  207        0.114        0.000                      0                  207  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RFADC0_CLK
  To Clock:  RFADC0_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFADC0_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     HSADC/CLK_ADC  n/a            1.923         8.000       6.077      HSADC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Min Period        n/a     BUFG_GT/I      n/a            1.290         8.000       6.710      BUFG_GT_X1Y9  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/adc0_bufg_gt/I
Low Pulse Width   Slow    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Low Pulse Width   Fast    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Slow    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Fast    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC0_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC0_CLK
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     HSDAC/CLK_DAC  n/a            2.000         2.500       0.500      HSDAC_X0Y0     project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Min Period        n/a     BUFG_GT/I      n/a            1.290         2.500       1.210      BUFG_GT_X1Y98  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/dac0_bufg_gt/I
Low Pulse Width   Slow    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0     project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Low Pulse Width   Fast    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0     project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0     project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Fast    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0     project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0/inst/PS8_i/MAXIGP1WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 0.321ns (5.291%)  route 5.746ns (94.709%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 11.718 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.467ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.422ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.752     1.978    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y86         FDRE                                         r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.057 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          2.712     4.769    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0][0]
    SLICE_X111Y93        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.858 f  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.176     5.034    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X110Y91        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.086 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.411     7.497    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X28Y70         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     7.598 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.447     8.045    project_1_i/PS_0/inst/maxigp1_wready
    PS8_X0Y0             PS8                                          r  project_1_i/PS_0/inst/PS8_i/MAXIGP1WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.536    11.718    project_1_i/PS_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/PS_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.163    11.881    
                         clock uncertainty           -0.176    11.706    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1WREADY)
                                                     -0.968    10.738    project_1_i/PS_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         10.738    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 0.371ns (5.956%)  route 5.858ns (94.044%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns = ( 11.748 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.467ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.422ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.752     1.978    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y86         FDRE                                         r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.057 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          2.712     4.769    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0][0]
    SLICE_X111Y93        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.858 f  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.176     5.034    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X110Y91        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.086 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.303     7.389    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X28Y70         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     7.440 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.208     7.648    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X28Y66         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.748 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[28]_i_1/O
                         net (fo=28, routed)          0.459     8.207    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X29Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.566    11.748    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.163    11.911    
                         clock uncertainty           -0.176    11.736    
    SLICE_X29Y70         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    11.676    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.371ns (5.958%)  route 5.856ns (94.042%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns = ( 11.748 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.467ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.422ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.752     1.978    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y86         FDRE                                         r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.057 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          2.712     4.769    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0][0]
    SLICE_X111Y93        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.858 f  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.176     5.034    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X110Y91        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.086 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.303     7.389    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X28Y70         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     7.440 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.208     7.648    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X28Y66         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.748 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[28]_i_1/O
                         net (fo=28, routed)          0.457     8.205    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X29Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.566    11.748    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.163    11.911    
                         clock uncertainty           -0.176    11.736    
    SLICE_X29Y70         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    11.676    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 0.371ns (5.956%)  route 5.858ns (94.044%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 11.752 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.467ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.422ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.752     1.978    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y86         FDRE                                         r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.057 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          2.712     4.769    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0][0]
    SLICE_X111Y93        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.858 f  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.176     5.034    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X110Y91        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.086 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.303     7.389    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X28Y70         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     7.440 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.208     7.648    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X28Y66         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.748 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[28]_i_1/O
                         net (fo=28, routed)          0.459     8.207    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X28Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.570    11.752    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism              0.163    11.915    
                         clock uncertainty           -0.176    11.740    
    SLICE_X28Y70         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    11.679    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 0.371ns (5.956%)  route 5.858ns (94.044%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 11.752 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.467ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.422ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.752     1.978    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y86         FDRE                                         r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.057 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          2.712     4.769    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0][0]
    SLICE_X111Y93        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.858 f  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.176     5.034    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X110Y91        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.086 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.303     7.389    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X28Y70         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     7.440 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.208     7.648    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X28Y66         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.748 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[28]_i_1/O
                         net (fo=28, routed)          0.459     8.207    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X28Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.570    11.752    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
                         clock pessimism              0.163    11.915    
                         clock uncertainty           -0.176    11.740    
    SLICE_X28Y70         FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    11.679    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.472ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 0.371ns (5.956%)  route 5.858ns (94.044%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 11.752 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.467ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.422ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.752     1.978    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y86         FDRE                                         r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.057 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          2.712     4.769    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0][0]
    SLICE_X111Y93        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.858 f  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.176     5.034    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X110Y91        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.086 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.303     7.389    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X28Y70         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     7.440 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.208     7.648    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X28Y66         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.748 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[28]_i_1/O
                         net (fo=28, routed)          0.459     8.207    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X28Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.570    11.752    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]/C
                         clock pessimism              0.163    11.915    
                         clock uncertainty           -0.176    11.740    
    SLICE_X28Y70         FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    11.679    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  3.472    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.371ns (5.958%)  route 5.856ns (94.042%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 11.752 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.467ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.422ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.752     1.978    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y86         FDRE                                         r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.057 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          2.712     4.769    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0][0]
    SLICE_X111Y93        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.858 f  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.176     5.034    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X110Y91        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.086 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.303     7.389    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X28Y70         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     7.440 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.208     7.648    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X28Y66         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.748 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[28]_i_1/O
                         net (fo=28, routed)          0.457     8.205    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X28Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.570    11.752    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.163    11.915    
                         clock uncertainty           -0.176    11.740    
    SLICE_X28Y70         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    11.679    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.371ns (5.958%)  route 5.856ns (94.042%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 11.752 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.467ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.422ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.752     1.978    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y86         FDRE                                         r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.057 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          2.712     4.769    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0][0]
    SLICE_X111Y93        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.858 f  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.176     5.034    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X110Y91        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.086 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.303     7.389    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X28Y70         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     7.440 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.208     7.648    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X28Y66         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.748 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[28]_i_1/O
                         net (fo=28, routed)          0.457     8.205    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X28Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.570    11.752    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism              0.163    11.915    
                         clock uncertainty           -0.176    11.740    
    SLICE_X28Y70         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    11.679    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.371ns (5.958%)  route 5.856ns (94.042%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 11.752 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.467ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.422ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.752     1.978    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y86         FDRE                                         r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.057 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          2.712     4.769    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0][0]
    SLICE_X111Y93        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.858 f  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.176     5.034    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X110Y91        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.086 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.303     7.389    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X28Y70         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     7.440 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.208     7.648    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X28Y66         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.748 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[28]_i_1/O
                         net (fo=28, routed)          0.457     8.205    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X28Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.570    11.752    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                         clock pessimism              0.163    11.915    
                         clock uncertainty           -0.176    11.740    
    SLICE_X28Y70         FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    11.679    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  3.474    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 0.371ns (5.958%)  route 5.856ns (94.042%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 11.752 - 10.000 ) 
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.467ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.422ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.752     1.978    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y86         FDRE                                         r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.057 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=41, routed)          2.712     4.769    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0][0]
    SLICE_X111Y93        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.858 f  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.176     5.034    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X110Y91        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.086 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.303     7.389    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X28Y70         LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     7.440 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst_i_10/O
                         net (fo=8, routed)           0.208     7.648    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_en
    SLICE_X28Y66         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     7.748 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/goreg_dm.dout_i[28]_i_1/O
                         net (fo=28, routed)          0.457     8.205    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X28Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.570    11.752    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X28Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
                         clock pessimism              0.163    11.915    
                         clock uncertainty           -0.176    11.740    
    SLICE_X28Y70         FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    11.679    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  3.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.060ns (41.958%)  route 0.083ns (58.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.539ns (routing 0.422ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.467ns, distribution 1.297ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.539     1.721    project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X33Y81         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.781 r  project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.083     1.864    project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X34Y81         SRL16E                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.764     1.990    project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X34Y81         SRL16E                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.164     1.826    
    SLICE_X34Y81         SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.028     1.854    project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_sync_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.061ns (34.078%)  route 0.118ns (65.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      1.837ns (routing 0.422ns, distribution 1.415ns)
  Clock Net Delay (Destination): 2.086ns (routing 0.467ns, distribution 1.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.837     2.019    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i/dest_clk
    SLICE_X114Y73        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y73        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.080 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i/cdc_i/syncstages_ff_reg[4]/Q
                         net (fo=3, routed)           0.118     2.198    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/axi_2_drp_valid_i_n_0
    SLICE_X115Y74        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_sync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       2.086     2.312    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/s_axi_aclk
    SLICE_X115Y74        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_sync_r_reg/C
                         clock pessimism             -0.184     2.128    
    SLICE_X115Y74        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.188    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_valid_sync_r_reg
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/vbg_ctrl_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/trim_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.059ns (32.778%)  route 0.121ns (67.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.807ns (routing 0.422ns, distribution 1.385ns)
  Clock Net Delay (Destination): 2.048ns (routing 0.467ns, distribution 1.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.807     1.989    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/s_axi_aclk
    SLICE_X115Y160       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/vbg_ctrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y160       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.048 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/vbg_ctrl_reg[6]/Q
                         net (fo=3, routed)           0.121     2.169    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/p_0_in[5]
    SLICE_X114Y160       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/trim_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       2.048     2.274    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/s_axi_aclk
    SLICE_X114Y160       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/trim_code_reg[5]/C
                         clock pessimism             -0.178     2.096    
    SLICE_X114Y160       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.158    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/trim_code_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/adc2_status_0_falling_edge_seen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.081ns (45.506%)  route 0.097ns (54.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.806ns (routing 0.422ns, distribution 1.384ns)
  Clock Net Delay (Destination): 2.046ns (routing 0.467ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.806     1.988    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i/dest_clk
    SLICE_X112Y161       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y161       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.047 f  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/cdc_adc2_status_i/syncstages_ff_reg[3]/Q
                         net (fo=2, routed)           0.075     2.122    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/adc2_status_sync
    SLICE_X111Y161       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     2.144 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/adc2_status_0_falling_edge_seen_i_1__0/O
                         net (fo=1, routed)           0.022     2.166    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/adc2_status_0_falling_edge_seen_i_1__0_n_0
    SLICE_X111Y161       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/adc2_status_0_falling_edge_seen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       2.046     2.272    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/s_axi_aclk
    SLICE_X111Y161       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/adc2_status_0_falling_edge_seen_reg/C
                         clock pessimism             -0.178     2.094    
    SLICE_X111Y161       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.154    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/adc2_status_0_falling_edge_seen_reg
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.081ns (43.316%)  route 0.106ns (56.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Net Delay (Source):      1.807ns (routing 0.422ns, distribution 1.385ns)
  Clock Net Delay (Destination): 2.052ns (routing 0.467ns, distribution 1.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.807     1.989    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/s_axi_aclk
    SLICE_X114Y161       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y161       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.048 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state_reg[4]/Q
                         net (fo=35, routed)          0.077     2.125    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/bgt_sm_state__0[4]
    SLICE_X115Y161       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.022     2.147 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count[0]_i_1__0/O
                         net (fo=1, routed)           0.029     2.176    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count[0]
    SLICE_X115Y161       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       2.052     2.278    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/s_axi_aclk
    SLICE_X115Y161       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count_reg[0]/C
                         clock pessimism             -0.178     2.100    
    SLICE_X115Y161       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.160    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.567ns (routing 0.422ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.467ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.567     1.749    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y69         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.807 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=50, routed)          0.122     1.929    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH0
    SLICE_X27Y70         RAMD32                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.816     2.042    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X27Y70         RAMD32                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA/CLK
                         clock pessimism             -0.214     1.828    
    SLICE_X27Y70         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.913    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.567ns (routing 0.422ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.467ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.567     1.749    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y69         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.807 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=50, routed)          0.122     1.929    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH0
    SLICE_X27Y70         RAMD32                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.816     2.042    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X27Y70         RAMD32                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1/CLK
                         clock pessimism             -0.214     1.828    
    SLICE_X27Y70         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.913    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.567ns (routing 0.422ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.467ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.567     1.749    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y69         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.807 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=50, routed)          0.122     1.929    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH0
    SLICE_X27Y70         RAMD32                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.816     2.042    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X27Y70         RAMD32                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB/CLK
                         clock pessimism             -0.214     1.828    
    SLICE_X27Y70         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.913    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.567ns (routing 0.422ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.467ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.567     1.749    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y69         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.807 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=50, routed)          0.122     1.929    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH0
    SLICE_X27Y70         RAMD32                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.816     2.042    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X27Y70         RAMD32                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1/CLK
                         clock pessimism             -0.214     1.828    
    SLICE_X27Y70         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.913    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Net Delay (Source):      1.567ns (routing 0.422ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.467ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.567     1.749    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y69         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.807 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=50, routed)          0.122     1.929    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/ADDRH0
    SLICE_X27Y70         RAMD32                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.816     2.042    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/WCLK
    SLICE_X27Y70         RAMD32                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC/CLK
                         clock pessimism             -0.214     1.828    
    SLICE_X27Y70         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.913    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_14_27/RAMC
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { project_1_i/PS_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    project_1_i/PS_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    project_1_i/PS_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y0  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_project_1_clk_wiz_0
  To Clock:  clk_out1_project_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_project_1_clk_wiz_0
Waveform(ns):       { 0.000 0.750 }
Period(ns):         1.500
Sources:            { project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FE/CORE_CLK         n/a            1.499         1.500       0.001      FE_X0Y6      project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Min Period        n/a     FE/CORE_CLK         n/a            1.499         1.500       0.001      FE_X0Y5      project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         1.500       0.210      BUFGCE_X0Y2  project_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         1.500       0.429      MMCM_X0Y0    project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
Low Pulse Width   Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Low Pulse Width   Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Low Pulse Width   Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Low Pulse Width   Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_project_1_clk_wiz_0
  To Clock:  clk_out2_project_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 project_1_i/demod/inst/p_Val2_2_fu_394_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/tmp_579_reg_19567_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 0.471ns (15.218%)  route 2.624ns (84.782%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 8.092 - 3.333 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.335ns (routing 2.064ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.950ns (routing 1.874ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.335     4.595    project_1_i/demod/inst/ap_clk
    SLICE_X24Y426        FDRE                                         r  project_1_i/demod/inst/p_Val2_2_fu_394_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y426        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.673 f  project_1_i/demod/inst/p_Val2_2_fu_394_reg[135]/Q
                         net (fo=7, routed)           0.888     5.561    project_1_i/demod/inst/tmp_66_fu_16028_p1[16]
    SLICE_X31Y389        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.686 r  project_1_i/demod/inst/tmp_579_reg_19567[147]_i_5/O
                         net (fo=4, routed)           0.302     5.988    project_1_i/demod/inst/tmp_579_reg_19567[147]_i_5_n_0
    SLICE_X34Y386        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     6.078 r  project_1_i/demod/inst/tmp_579_reg_19567[127]_i_2/O
                         net (fo=6, routed)           0.795     6.873    project_1_i/demod/inst/tmp_579_reg_19567[127]_i_2_n_0
    SLICE_X39Y379        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     6.998 f  project_1_i/demod/inst/tmp_579_reg_19567[143]_i_2/O
                         net (fo=4, routed)           0.586     7.584    project_1_i/demod/inst/tmp_579_reg_19567[143]_i_2_n_0
    SLICE_X37Y381        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     7.637 r  project_1_i/demod/inst/tmp_579_reg_19567[79]_i_1/O
                         net (fo=1, routed)           0.053     7.690    project_1_i/demod/inst/tmp_579_fu_16062_p2[79]
    SLICE_X37Y381        FDRE                                         r  project_1_i/demod/inst/tmp_579_reg_19567_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.950     8.092    project_1_i/demod/inst/ap_clk
    SLICE_X37Y381        FDRE                                         r  project_1_i/demod/inst/tmp_579_reg_19567_reg[79]/C
                         clock pessimism             -0.351     7.741    
                         clock uncertainty           -0.053     7.688    
    SLICE_X37Y381        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     7.713    project_1_i/demod/inst/tmp_579_reg_19567_reg[79]
  -------------------------------------------------------------------
                         required time                          7.713    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 project_1_i/demod/inst/p_Val2_2_fu_394_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/tmp_579_reg_19567_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.455ns (14.918%)  route 2.595ns (85.082%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 8.094 - 3.333 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.335ns (routing 2.064ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.952ns (routing 1.874ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.335     4.595    project_1_i/demod/inst/ap_clk
    SLICE_X24Y426        FDRE                                         r  project_1_i/demod/inst/p_Val2_2_fu_394_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y426        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.673 f  project_1_i/demod/inst/p_Val2_2_fu_394_reg[135]/Q
                         net (fo=7, routed)           0.888     5.561    project_1_i/demod/inst/tmp_66_fu_16028_p1[16]
    SLICE_X31Y389        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.686 r  project_1_i/demod/inst/tmp_579_reg_19567[147]_i_5/O
                         net (fo=4, routed)           0.302     5.988    project_1_i/demod/inst/tmp_579_reg_19567[147]_i_5_n_0
    SLICE_X34Y386        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     6.078 r  project_1_i/demod/inst/tmp_579_reg_19567[127]_i_2/O
                         net (fo=6, routed)           0.795     6.873    project_1_i/demod/inst/tmp_579_reg_19567[127]_i_2_n_0
    SLICE_X39Y379        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     6.998 f  project_1_i/demod/inst/tmp_579_reg_19567[143]_i_2/O
                         net (fo=4, routed)           0.538     7.536    project_1_i/demod/inst/tmp_579_reg_19567[143]_i_2_n_0
    SLICE_X37Y379        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     7.573 r  project_1_i/demod/inst/tmp_579_reg_19567[47]_i_1/O
                         net (fo=1, routed)           0.072     7.645    project_1_i/demod/inst/tmp_579_fu_16062_p2[47]
    SLICE_X37Y379        FDRE                                         r  project_1_i/demod/inst/tmp_579_reg_19567_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.952     8.094    project_1_i/demod/inst/ap_clk
    SLICE_X37Y379        FDRE                                         r  project_1_i/demod/inst/tmp_579_reg_19567_reg[47]/C
                         clock pessimism             -0.351     7.743    
                         clock uncertainty           -0.053     7.690    
    SLICE_X37Y379        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.715    project_1_i/demod/inst/tmp_579_reg_19567_reg[47]
  -------------------------------------------------------------------
                         required time                          7.715    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 project_1_i/demod/inst/p_Val2_2_fu_394_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/tmp_579_reg_19567_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.455ns (15.217%)  route 2.535ns (84.783%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 8.093 - 3.333 ) 
    Source Clock Delay      (SCD):    4.595ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.335ns (routing 2.064ns, distribution 1.271ns)
  Clock Net Delay (Destination): 2.951ns (routing 1.874ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.335     4.595    project_1_i/demod/inst/ap_clk
    SLICE_X24Y426        FDRE                                         r  project_1_i/demod/inst/p_Val2_2_fu_394_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y426        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.673 f  project_1_i/demod/inst/p_Val2_2_fu_394_reg[135]/Q
                         net (fo=7, routed)           0.888     5.561    project_1_i/demod/inst/tmp_66_fu_16028_p1[16]
    SLICE_X31Y389        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.686 r  project_1_i/demod/inst/tmp_579_reg_19567[147]_i_5/O
                         net (fo=4, routed)           0.302     5.988    project_1_i/demod/inst/tmp_579_reg_19567[147]_i_5_n_0
    SLICE_X34Y386        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     6.078 r  project_1_i/demod/inst/tmp_579_reg_19567[127]_i_2/O
                         net (fo=6, routed)           0.795     6.873    project_1_i/demod/inst/tmp_579_reg_19567[127]_i_2_n_0
    SLICE_X39Y379        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     6.998 f  project_1_i/demod/inst/tmp_579_reg_19567[143]_i_2/O
                         net (fo=4, routed)           0.484     7.482    project_1_i/demod/inst/tmp_579_reg_19567[143]_i_2_n_0
    SLICE_X37Y380        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     7.519 r  project_1_i/demod/inst/tmp_579_reg_19567[143]_i_1/O
                         net (fo=1, routed)           0.066     7.585    project_1_i/demod/inst/tmp_579_fu_16062_p2[143]
    SLICE_X37Y380        FDRE                                         r  project_1_i/demod/inst/tmp_579_reg_19567_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.951     8.093    project_1_i/demod/inst/ap_clk
    SLICE_X37Y380        FDRE                                         r  project_1_i/demod/inst/tmp_579_reg_19567_reg[143]/C
                         clock pessimism             -0.351     7.742    
                         clock uncertainty           -0.053     7.689    
    SLICE_X37Y380        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.714    project_1_i/demod/inst/tmp_579_reg_19567_reg[143]
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.485ns (52.641%)  route 1.336ns (47.359%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 8.115 - 3.333 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.476ns (routing 2.064ns, distribution 1.412ns)
  Clock Net Delay (Destination): 2.973ns (routing 1.874ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.476     4.736    project_1_i/demod/inst/grp_demod_func4_fu_530/ap_clk
    SLICE_X42Y427        FDRE                                         r  project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y427        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.816 f  project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/Q
                         net (fo=24, routed)          1.336     6.152    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[11]
    DSP48E2_X6Y166       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     6.344 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     6.344    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X6Y166       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     6.420 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     6.420    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X6Y166       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[12])
                                                      0.505     6.925 f  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     6.925    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_MULTIPLIER.U<12>
    DSP48E2_X6Y166       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.047     6.972 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     6.972    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_M_DATA.U_DATA<12>
    DSP48E2_X6Y166       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.585     7.557 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     7.557    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X6Y166       DSP_OUTPUT                                   r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.973     8.115    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X6Y166       DSP_OUTPUT                                   r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.351     7.764    
                         clock uncertainty           -0.053     7.711    
    DSP48E2_X6Y166       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.015     7.726    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.485ns (52.641%)  route 1.336ns (47.359%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 8.115 - 3.333 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.476ns (routing 2.064ns, distribution 1.412ns)
  Clock Net Delay (Destination): 2.973ns (routing 1.874ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.476     4.736    project_1_i/demod/inst/grp_demod_func4_fu_530/ap_clk
    SLICE_X42Y427        FDRE                                         r  project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y427        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.816 f  project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/Q
                         net (fo=24, routed)          1.336     6.152    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[11]
    DSP48E2_X6Y166       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     6.344 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     6.344    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X6Y166       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     6.420 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     6.420    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X6Y166       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[13])
                                                      0.505     6.925 f  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     6.925    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y166       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     6.972 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     6.972    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y166       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     7.557 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     7.557    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y166       DSP_OUTPUT                                   r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.973     8.115    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X6Y166       DSP_OUTPUT                                   r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.351     7.764    
                         clock uncertainty           -0.053     7.711    
    DSP48E2_X6Y166       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.015     7.726    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.485ns (52.641%)  route 1.336ns (47.359%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 8.115 - 3.333 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.476ns (routing 2.064ns, distribution 1.412ns)
  Clock Net Delay (Destination): 2.973ns (routing 1.874ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.476     4.736    project_1_i/demod/inst/grp_demod_func4_fu_530/ap_clk
    SLICE_X42Y427        FDRE                                         r  project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y427        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.816 f  project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/Q
                         net (fo=24, routed)          1.336     6.152    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[11]
    DSP48E2_X6Y166       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     6.344 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     6.344    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X6Y166       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     6.420 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     6.420    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X6Y166       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[14])
                                                      0.505     6.925 f  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     6.925    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_MULTIPLIER.U<14>
    DSP48E2_X6Y166       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.047     6.972 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     6.972    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_M_DATA.U_DATA<14>
    DSP48E2_X6Y166       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.585     7.557 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     7.557    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X6Y166       DSP_OUTPUT                                   r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.973     8.115    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X6Y166       DSP_OUTPUT                                   r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.351     7.764    
                         clock uncertainty           -0.053     7.711    
    DSP48E2_X6Y166       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.015     7.726    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.485ns (52.641%)  route 1.336ns (47.359%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 8.115 - 3.333 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.476ns (routing 2.064ns, distribution 1.412ns)
  Clock Net Delay (Destination): 2.973ns (routing 1.874ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.476     4.736    project_1_i/demod/inst/grp_demod_func4_fu_530/ap_clk
    SLICE_X42Y427        FDRE                                         r  project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y427        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.816 f  project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/Q
                         net (fo=24, routed)          1.336     6.152    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[11]
    DSP48E2_X6Y166       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     6.344 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     6.344    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X6Y166       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     6.420 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     6.420    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X6Y166       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[15])
                                                      0.505     6.925 f  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     6.925    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_MULTIPLIER.U<15>
    DSP48E2_X6Y166       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.047     6.972 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     6.972    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_M_DATA.U_DATA<15>
    DSP48E2_X6Y166       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.585     7.557 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     7.557    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X6Y166       DSP_OUTPUT                                   r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.973     8.115    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X6Y166       DSP_OUTPUT                                   r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.351     7.764    
                         clock uncertainty           -0.053     7.711    
    DSP48E2_X6Y166       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.015     7.726    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.485ns (52.641%)  route 1.336ns (47.359%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 8.115 - 3.333 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.476ns (routing 2.064ns, distribution 1.412ns)
  Clock Net Delay (Destination): 2.973ns (routing 1.874ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.476     4.736    project_1_i/demod/inst/grp_demod_func4_fu_530/ap_clk
    SLICE_X42Y427        FDRE                                         r  project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y427        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.816 f  project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/Q
                         net (fo=24, routed)          1.336     6.152    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[11]
    DSP48E2_X6Y166       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     6.344 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     6.344    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X6Y166       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     6.420 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     6.420    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X6Y166       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[16])
                                                      0.505     6.925 f  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     6.925    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_MULTIPLIER.U<16>
    DSP48E2_X6Y166       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.047     6.972 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     6.972    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_M_DATA.U_DATA<16>
    DSP48E2_X6Y166       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.585     7.557 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     7.557    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X6Y166       DSP_OUTPUT                                   r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.973     8.115    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X6Y166       DSP_OUTPUT                                   r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.351     7.764    
                         clock uncertainty           -0.053     7.711    
    DSP48E2_X6Y166       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.015     7.726    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.485ns (52.641%)  route 1.336ns (47.359%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 8.115 - 3.333 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.476ns (routing 2.064ns, distribution 1.412ns)
  Clock Net Delay (Destination): 2.973ns (routing 1.874ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.476     4.736    project_1_i/demod/inst/grp_demod_func4_fu_530/ap_clk
    SLICE_X42Y427        FDRE                                         r  project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y427        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.816 f  project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/Q
                         net (fo=24, routed)          1.336     6.152    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[11]
    DSP48E2_X6Y166       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     6.344 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     6.344    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X6Y166       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     6.420 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     6.420    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X6Y166       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[17])
                                                      0.505     6.925 f  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_MULTIPLIER_INST/U[17]
                         net (fo=1, routed)           0.000     6.925    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_MULTIPLIER.U<17>
    DSP48E2_X6Y166       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[17]_U_DATA[17])
                                                      0.047     6.972 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_M_DATA_INST/U_DATA[17]
                         net (fo=1, routed)           0.000     6.972    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_M_DATA.U_DATA<17>
    DSP48E2_X6Y166       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[17]_ALU_OUT[17])
                                                      0.585     7.557 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     7.557    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X6Y166       DSP_OUTPUT                                   r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.973     8.115    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X6Y166       DSP_OUTPUT                                   r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.351     7.764    
                         clock uncertainty           -0.053     7.711    
    DSP48E2_X6Y166       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.015     7.726    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 1.485ns (52.641%)  route 1.336ns (47.359%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 8.115 - 3.333 ) 
    Source Clock Delay      (SCD):    4.736ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.476ns (routing 2.064ns, distribution 1.412ns)
  Clock Net Delay (Destination): 2.973ns (routing 1.874ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.476     4.736    project_1_i/demod/inst/grp_demod_func4_fu_530/ap_clk
    SLICE_X42Y427        FDRE                                         r  project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y427        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.816 f  project_1_i/demod/inst/grp_demod_func4_fu_530/inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg_reg[11]__0/Q
                         net (fo=24, routed)          1.336     6.152    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/A[11]
    DSP48E2_X6Y166       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[11]_A2_DATA[11])
                                                      0.192     6.344 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_A_B_DATA_INST/A2_DATA[11]
                         net (fo=1, routed)           0.000     6.344    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X6Y166       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[11]_A2A1[11])
                                                      0.076     6.420 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_PREADD_DATA_INST/A2A1[11]
                         net (fo=1, routed)           0.000     6.420    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X6Y166       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[11]_U[18])
                                                      0.505     6.925 f  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_MULTIPLIER_INST/U[18]
                         net (fo=1, routed)           0.000     6.925    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_MULTIPLIER.U<18>
    DSP48E2_X6Y166       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[18]_U_DATA[18])
                                                      0.047     6.972 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_M_DATA_INST/U_DATA[18]
                         net (fo=1, routed)           0.000     6.972    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_M_DATA.U_DATA<18>
    DSP48E2_X6Y166       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[18]_ALU_OUT[18])
                                                      0.585     7.557 r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     7.557    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_ALU.ALU_OUT<18>
    DSP48E2_X6Y166       DSP_OUTPUT                                   r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.973     8.115    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X6Y166       DSP_OUTPUT                                   r  project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.351     7.764    
                         clock uncertainty           -0.053     7.711    
    DSP48E2_X6Y166       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.015     7.726    project_1_i/demod/inst/grp_demod_func3_fu_508/demod_4x_mul_mul_lbW_U52/demod_4x_mul_mul_lbW_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.726    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  0.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_U/demod_func1_demoddEe_rom_U/q1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_4_reg_2586_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.302%)  route 0.113ns (65.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.728ns
    Source Clock Delay      (SCD):    4.908ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Net Delay (Source):      3.099ns (routing 1.874ns, distribution 1.225ns)
  Clock Net Delay (Destination): 3.468ns (routing 2.064ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.099     4.908    project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_U/demod_func1_demoddEe_rom_U/ap_clk
    SLICE_X51Y439        FDRE                                         r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_U/demod_func1_demoddEe_rom_U/q1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y439        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.967 r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_U/demod_func1_demoddEe_rom_U/q1_reg[5]/Q
                         net (fo=1, routed)           0.113     5.080    project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_U_n_14
    SLICE_X49Y439        FDRE                                         r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_4_reg_2586_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.468     4.728    project_1_i/demod/inst/grp_demod_func1_fu_464/ap_clk
    SLICE_X49Y439        FDRE                                         r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_4_reg_2586_reg[9]/C
                         clock pessimism              0.282     5.010    
    SLICE_X49Y439        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     5.070    project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_4_reg_2586_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.070    
                         arrival time                           5.080    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_2_reg_2556_pp0_iter5_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_2_reg_2556_pp0_iter6_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.059ns (34.911%)  route 0.110ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Net Delay (Source):      3.075ns (routing 1.874ns, distribution 1.201ns)
  Clock Net Delay (Destination): 3.441ns (routing 2.064ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.075     4.884    project_1_i/demod/inst/grp_demod_func1_fu_464/ap_clk
    SLICE_X40Y436        FDRE                                         r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_2_reg_2556_pp0_iter5_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y436        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.943 r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_2_reg_2556_pp0_iter5_reg_reg[12]/Q
                         net (fo=1, routed)           0.110     5.053    project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_2_reg_2556_pp0_iter5_reg[12]
    SLICE_X41Y436        FDRE                                         r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_2_reg_2556_pp0_iter6_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.441     4.701    project_1_i/demod/inst/grp_demod_func1_fu_464/ap_clk
    SLICE_X41Y436        FDRE                                         r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_2_reg_2556_pp0_iter6_reg_reg[12]/C
                         clock pessimism              0.282     4.983    
    SLICE_X41Y436        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     5.043    project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_0_2_reg_2556_pp0_iter6_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.043    
                         arrival time                           5.053    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/coarseContents_load_reg_1856_pp0_iter4_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/coarseContents_load_reg_1856_pp0_iter5_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.060ns (38.710%)  route 0.095ns (61.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.655ns
    Source Clock Delay      (SCD):    4.858ns
    Clock Pessimism Removal (CPR):    -0.288ns
  Clock Net Delay (Source):      3.049ns (routing 1.874ns, distribution 1.175ns)
  Clock Net Delay (Destination): 3.395ns (routing 2.064ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.049     4.858    project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/ap_clk
    SLICE_X39Y400        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/coarseContents_load_reg_1856_pp0_iter4_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y400        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     4.918 r  project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/coarseContents_load_reg_1856_pp0_iter4_reg_reg[4]/Q
                         net (fo=1, routed)           0.095     5.013    project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/coarseContents_load_reg_1856_pp0_iter4_reg[4]
    SLICE_X41Y400        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/coarseContents_load_reg_1856_pp0_iter5_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.395     4.655    project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/ap_clk
    SLICE_X41Y400        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/coarseContents_load_reg_1856_pp0_iter5_reg_reg[4]/C
                         clock pessimism              0.288     4.943    
    SLICE_X41Y400        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     5.003    project_1_i/mod_and_chan/inst/grp_awgn_real3_fu_364/coarseContents_load_reg_1856_pp0_iter5_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.003    
                         arrival time                           5.013    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/coarseContents_load_reg_1856_pp0_iter4_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/coarseContents_load_reg_1856_pp0_iter5_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.058ns (26.728%)  route 0.159ns (73.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.711ns
    Source Clock Delay      (SCD):    4.916ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Net Delay (Source):      3.107ns (routing 1.874ns, distribution 1.233ns)
  Clock Net Delay (Destination): 3.451ns (routing 2.064ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.107     4.916    project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/ap_clk
    SLICE_X48Y423        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/coarseContents_load_reg_1856_pp0_iter4_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y423        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.974 r  project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/coarseContents_load_reg_1856_pp0_iter4_reg_reg[15]/Q
                         net (fo=1, routed)           0.159     5.133    project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/coarseContents_load_reg_1856_pp0_iter4_reg[15]
    SLICE_X48Y418        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/coarseContents_load_reg_1856_pp0_iter5_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.451     4.711    project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/ap_clk
    SLICE_X48Y418        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/coarseContents_load_reg_1856_pp0_iter5_reg_reg[15]/C
                         clock pessimism              0.351     5.062    
    SLICE_X48Y418        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     5.122    project_1_i/mod_and_chan/inst/grp_awgn_imag1_fu_325/coarseContents_load_reg_1856_pp0_iter5_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.122    
                         arrival time                           5.133    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/chan_real_noise1_lfs_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/chan_real_noise1_lfs_reg[100]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.158ns (59.176%)  route 0.109ns (40.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.743ns
    Source Clock Delay      (SCD):    4.898ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Net Delay (Source):      3.089ns (routing 1.874ns, distribution 1.215ns)
  Clock Net Delay (Destination): 3.483ns (routing 2.064ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.089     4.898    project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/ap_clk
    SLICE_X48Y418        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/chan_real_noise1_lfs_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y418        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.959 r  project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/chan_real_noise1_lfs_reg[66]/Q
                         net (fo=5, routed)           0.079     5.038    project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/chan_real_noise1_lfs_reg_n_0_[66]
    SLICE_X48Y420        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.097     5.135 r  project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/chan_real_noise1_lfs[100]_i_1/O
                         net (fo=1, routed)           0.030     5.165    project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/p_Result_s_fu_776_p3[100]
    SLICE_X48Y420        FDSE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/chan_real_noise1_lfs_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.483     4.743    project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/ap_clk
    SLICE_X48Y420        FDSE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/chan_real_noise1_lfs_reg[100]/C
                         clock pessimism              0.351     5.094    
    SLICE_X48Y420        FDSE (Hold_HFF_SLICEM_C_D)
                                                      0.060     5.154    project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/chan_real_noise1_lfs_reg[100]
  -------------------------------------------------------------------
                         required time                         -5.154    
                         arrival time                           5.165    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/data_source/inst/dec_ctrl_word_V_read_reg_597_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/data_source/inst/dec_ctrl_out_V_data_V_1_payload_B_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.058ns (18.831%)  route 0.250ns (81.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.704ns
    Source Clock Delay      (SCD):    4.828ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Net Delay (Source):      3.019ns (routing 1.874ns, distribution 1.145ns)
  Clock Net Delay (Destination): 3.444ns (routing 2.064ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.019     4.828    project_1_i/data_source/inst/ap_clk
    SLICE_X42Y355        FDRE                                         r  project_1_i/data_source/inst/dec_ctrl_word_V_read_reg_597_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y355        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.886 r  project_1_i/data_source/inst/dec_ctrl_word_V_read_reg_597_reg[27]/Q
                         net (fo=2, routed)           0.250     5.136    project_1_i/data_source/inst/dec_ctrl_word_V_read_reg_597[27]
    SLICE_X44Y363        FDRE                                         r  project_1_i/data_source/inst/dec_ctrl_out_V_data_V_1_payload_B_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.444     4.704    project_1_i/data_source/inst/ap_clk
    SLICE_X44Y363        FDRE                                         r  project_1_i/data_source/inst/dec_ctrl_out_V_data_V_1_payload_B_reg[27]/C
                         clock pessimism              0.359     5.063    
    SLICE_X44Y363        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     5.125    project_1_i/data_source/inst/dec_ctrl_out_V_data_V_1_payload_B_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.125    
                         arrival time                           5.136    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter4_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter5_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.059ns (44.361%)  route 0.074ns (55.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.744ns
    Source Clock Delay      (SCD):    4.910ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Net Delay (Source):      3.101ns (routing 1.874ns, distribution 1.227ns)
  Clock Net Delay (Destination): 3.484ns (routing 2.064ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.101     4.910    project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/ap_clk
    SLICE_X52Y424        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter4_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y424        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.969 r  project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter4_reg_reg[9]/Q
                         net (fo=1, routed)           0.074     5.043    project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter4_reg[9]
    SLICE_X52Y423        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter5_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.484     4.744    project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/ap_clk
    SLICE_X52Y423        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter5_reg_reg[9]/C
                         clock pessimism              0.226     4.970    
    SLICE_X52Y423        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     5.032    project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter5_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.032    
                         arrival time                           5.043    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/coarseContents_load_2_reg_1876_pp0_iter4_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/coarseContents_load_2_reg_1876_pp0_iter5_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.059ns (29.949%)  route 0.138ns (70.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.616ns
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      2.970ns (routing 1.874ns, distribution 1.096ns)
  Clock Net Delay (Destination): 3.356ns (routing 2.064ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.970     4.779    project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/ap_clk
    SLICE_X33Y424        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/coarseContents_load_2_reg_1876_pp0_iter4_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y424        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.838 r  project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/coarseContents_load_2_reg_1876_pp0_iter4_reg_reg[9]/Q
                         net (fo=1, routed)           0.138     4.976    project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/coarseContents_load_2_reg_1876_pp0_iter4_reg[9]
    SLICE_X35Y424        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/coarseContents_load_2_reg_1876_pp0_iter5_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.356     4.616    project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/ap_clk
    SLICE_X35Y424        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/coarseContents_load_2_reg_1876_pp0_iter5_reg_reg[9]/C
                         clock pessimism              0.287     4.903    
    SLICE_X35Y424        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     4.965    project_1_i/mod_and_chan/inst/grp_awgn_imag3_fu_377/coarseContents_load_2_reg_1876_pp0_iter5_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           4.976    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 project_1_i/demod/inst/chan_data_2_V_0_payload_A_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/grp_demod_func2_fu_486/sym_M_imag_V_read_reg_2359_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.095ns (51.351%)  route 0.090ns (48.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.737ns
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Net Delay (Source):      3.097ns (routing 1.874ns, distribution 1.223ns)
  Clock Net Delay (Destination): 3.477ns (routing 2.064ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.097     4.906    project_1_i/demod/inst/ap_clk
    SLICE_X51Y441        FDRE                                         r  project_1_i/demod/inst/chan_data_2_V_0_payload_A_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y441        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.965 r  project_1_i/demod/inst/chan_data_2_V_0_payload_A_reg[29]/Q
                         net (fo=1, routed)           0.066     5.031    project_1_i/demod/inst/grp_demod_func2_fu_486/Q[29]
    SLICE_X49Y441        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.067 r  project_1_i/demod/inst/grp_demod_func2_fu_486/sym_M_imag_V_read_reg_2359[10]_i_1__1/O
                         net (fo=1, routed)           0.024     5.091    project_1_i/demod/inst/grp_demod_func2_fu_486/grp_demod_func2_fu_486_sym_M_imag_V[10]
    SLICE_X49Y441        FDRE                                         r  project_1_i/demod/inst/grp_demod_func2_fu_486/sym_M_imag_V_read_reg_2359_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.477     4.737    project_1_i/demod/inst/grp_demod_func2_fu_486/ap_clk
    SLICE_X49Y441        FDRE                                         r  project_1_i/demod/inst/grp_demod_func2_fu_486/sym_M_imag_V_read_reg_2359_reg[10]/C
                         clock pessimism              0.282     5.019    
    SLICE_X49Y441        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.079    project_1_i/demod/inst/grp_demod_func2_fu_486/sym_M_imag_V_read_reg_2359_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.079    
                         arrival time                           5.091    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_3_reg_2581_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.061ns (35.057%)  route 0.113ns (64.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.726ns
    Source Clock Delay      (SCD):    4.906ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Net Delay (Source):      3.097ns (routing 1.874ns, distribution 1.223ns)
  Clock Net Delay (Destination): 3.466ns (routing 2.064ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.785    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.809 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.097     4.906    project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/ap_clk
    SLICE_X51Y439        FDRE                                         r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y439        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.967 r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_U/demod_func1_demodcud_rom_U/q1_reg[5]/Q
                         net (fo=1, routed)           0.113     5.080    project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_U_n_23
    SLICE_X47Y439        FDRE                                         r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_3_reg_2581_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.466     4.726    project_1_i/demod/inst/grp_demod_func1_fu_464/ap_clk
    SLICE_X47Y439        FDRE                                         r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_3_reg_2581_reg[5]/C
                         clock pessimism              0.282     5.008    
    SLICE_X47Y439        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.068    project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_GRADIENT_V_0_3_reg_2581_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.068    
                         arrival time                           5.080    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_project_1_clk_wiz_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FE/M_AXIS_DOUT_ACLK        n/a            2.500         3.333       0.833      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Min Period        n/a     FE/M_AXIS_STATUS_ACLK      n/a            2.500         3.333       0.833      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Min Period        n/a     FE/S_AXIS_CTRL_ACLK        n/a            2.500         3.333       0.833      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Min Period        n/a     FE/S_AXIS_DIN_ACLK         n/a            2.500         3.333       0.833      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Min Period        n/a     FE/S_AXIS_DIN_WORDS_ACLK   n/a            2.500         3.333       0.833      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
Min Period        n/a     FE/S_AXIS_DOUT_WORDS_ACLK  n/a            2.500         3.333       0.833      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DOUT_WORDS_ACLK
Min Period        n/a     FE/M_AXIS_DOUT_ACLK        n/a            2.500         3.333       0.833      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Min Period        n/a     FE/M_AXIS_STATUS_ACLK      n/a            2.500         3.333       0.833      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Min Period        n/a     FE/S_AXIS_CTRL_ACLK        n/a            2.500         3.333       0.833      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Min Period        n/a     FE/S_AXIS_DIN_ACLK         n/a            2.500         3.333       0.833      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Low Pulse Width   Slow    FE/S_AXIS_DIN_WORDS_ACLK   n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
Low Pulse Width   Fast    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Low Pulse Width   Slow    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Low Pulse Width   Fast    FE/S_AXIS_DIN_WORDS_ACLK   n/a            0.800         1.667       0.867      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
Low Pulse Width   Fast    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Low Pulse Width   Fast    FE/S_AXIS_DOUT_WORDS_ACLK  n/a            0.800         1.667       0.867      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DOUT_WORDS_ACLK
Low Pulse Width   Slow    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Low Pulse Width   Fast    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Low Pulse Width   Slow    FE/S_AXIS_DIN_ACLK         n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Low Pulse Width   Slow    FE/S_AXIS_DOUT_WORDS_ACLK  n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DOUT_WORDS_ACLK
High Pulse Width  Slow    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
High Pulse Width  Fast    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
High Pulse Width  Slow    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
High Pulse Width  Slow    FE/S_AXIS_DIN_ACLK         n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
High Pulse Width  Fast    FE/S_AXIS_DIN_ACLK         n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
High Pulse Width  Fast    FE/S_AXIS_DIN_WORDS_ACLK   n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
High Pulse Width  Slow    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
High Pulse Width  Slow    FE/S_AXIS_DOUT_WORDS_ACLK  n/a            0.800         1.667       0.867      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DOUT_WORDS_ACLK
High Pulse Width  Fast    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
High Pulse Width  Fast    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_project_1_clk_wiz_0
  To Clock:  clk_out3_project_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 0.401ns (6.279%)  route 5.985ns (93.721%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.278ns, distribution 1.518ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.162ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.796     4.053    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y43         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.368     4.502    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[8]
    SLICE_X32Y43         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     4.626 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=3, routed)           0.269     4.895    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X32Y43         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     4.945 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.376     6.321    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X26Y137        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     6.467 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[21]_INST_0/O
                         net (fo=8, routed)           3.972    10.439    project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/D[21]
    SLICE_X38Y357        FDRE                                         r  project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.447    14.253    project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/aclk
    SLICE_X38Y357        FDRE                                         r  project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[21]/C
                         clock pessimism             -0.433    13.820    
                         clock uncertainty           -0.060    13.760    
    SLICE_X38Y357        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025    13.785    project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.429ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.303ns  (logic 0.291ns (4.617%)  route 6.012ns (95.383%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 14.253 - 10.000 ) 
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 1.278ns, distribution 1.518ns)
  Clock Net Delay (Destination): 2.447ns (routing 1.162ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.796     4.053    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X32Y43         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.368     4.502    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/dout[8]
    SLICE_X32Y43         LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     4.626 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=3, routed)           0.269     4.895    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X32Y43         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     4.945 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          1.847     6.792    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X25Y175        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     6.828 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[5]_INST_0/O
                         net (fo=9, routed)           3.528    10.356    project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/D[5]
    SLICE_X38Y358        FDRE                                         r  project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.447    14.253    project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/aclk
    SLICE_X38Y358        FDRE                                         r  project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.433    13.820    
                         clock uncertainty           -0.060    13.760    
    SLICE_X38Y358        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    13.785    project_1_i/PS_0_axi_periph/m04_couplers/m04_regslice/inst/w.w_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  3.429    

Slack (MET) :             3.437ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[93]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.369ns (5.828%)  route 5.963ns (94.172%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.337ns = ( 14.337 - 10.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.762ns (routing 1.278ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.531ns (routing 1.162ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.762     4.019    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y127        FDRE                                         r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.098 f  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          1.791     5.889    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X31Y295        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     5.989 r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.020     8.009    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X31Y45         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.109 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.037     9.146    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y135        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     9.236 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         1.115    10.351    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X19Y190        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[93]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.531    14.337    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X19Y190        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[93]/C
                         clock pessimism             -0.429    13.908    
                         clock uncertainty           -0.060    13.848    
    SLICE_X19Y190        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    13.788    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[93]
  -------------------------------------------------------------------
                         required time                         13.788    
                         arrival time                         -10.351    
  -------------------------------------------------------------------
                         slack                                  3.437    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[124]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.369ns (5.853%)  route 5.935ns (94.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.762ns (routing 1.278ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.546ns (routing 1.162ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.762     4.019    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y127        FDRE                                         r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.098 f  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          1.791     5.889    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X31Y295        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     5.989 r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.020     8.009    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X31Y45         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.109 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.037     9.146    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y135        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     9.236 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         1.087    10.323    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X18Y192        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.546    14.352    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X18Y192        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[124]/C
                         clock pessimism             -0.429    13.923    
                         clock uncertainty           -0.060    13.863    
    SLICE_X18Y192        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    13.802    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[124]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.369ns (5.853%)  route 5.935ns (94.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.762ns (routing 1.278ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.546ns (routing 1.162ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.762     4.019    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y127        FDRE                                         r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.098 f  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          1.791     5.889    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X31Y295        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     5.989 r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.020     8.009    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X31Y45         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.109 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.037     9.146    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y135        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     9.236 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         1.087    10.323    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X18Y192        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.546    14.352    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X18Y192        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                         clock pessimism             -0.429    13.923    
                         clock uncertainty           -0.060    13.863    
    SLICE_X18Y192        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    13.802    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.369ns (5.853%)  route 5.935ns (94.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.762ns (routing 1.278ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.546ns (routing 1.162ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.762     4.019    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y127        FDRE                                         r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.098 f  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          1.791     5.889    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X31Y295        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     5.989 r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.020     8.009    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X31Y45         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.109 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.037     9.146    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y135        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     9.236 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         1.087    10.323    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X18Y192        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.546    14.352    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X18Y192        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]/C
                         clock pessimism             -0.429    13.923    
                         clock uncertainty           -0.060    13.863    
    SLICE_X18Y192        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    13.802    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[92]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 0.369ns (5.853%)  route 5.935ns (94.147%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.762ns (routing 1.278ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.546ns (routing 1.162ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.762     4.019    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y127        FDRE                                         r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.098 f  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          1.791     5.889    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X31Y295        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     5.989 r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.020     8.009    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X31Y45         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.109 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           1.037     9.146    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y135        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     9.236 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         1.087    10.323    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X18Y192        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[92]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.546    14.352    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X18Y192        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[92]/C
                         clock pessimism             -0.429    13.923    
                         clock uncertainty           -0.060    13.863    
    SLICE_X18Y192        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    13.802    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[92]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[124]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.329ns (5.240%)  route 5.950ns (94.760%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.762ns (routing 1.278ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.546ns (routing 1.162ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.762     4.019    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y127        FDRE                                         r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.098 f  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          1.791     5.889    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X31Y295        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     5.989 r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.020     8.009    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X31Y45         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.109 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.931     9.040    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y134        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     9.090 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__2/O
                         net (fo=152, routed)         1.208    10.298    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[145]_0[0]
    SLICE_X18Y192        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[124]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.546    14.352    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X18Y192        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[124]/C
                         clock pessimism             -0.429    13.923    
                         clock uncertainty           -0.060    13.863    
    SLICE_X18Y192        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    13.802    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[124]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.329ns (5.240%)  route 5.950ns (94.760%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.762ns (routing 1.278ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.546ns (routing 1.162ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.762     4.019    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y127        FDRE                                         r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.098 f  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          1.791     5.889    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X31Y295        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     5.989 r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.020     8.009    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X31Y45         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.109 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.931     9.040    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y134        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     9.090 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__2/O
                         net (fo=152, routed)         1.208    10.298    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[145]_0[0]
    SLICE_X18Y192        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.546    14.352    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X18Y192        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C
                         clock pessimism             -0.429    13.923    
                         clock uncertainty           -0.060    13.863    
    SLICE_X18Y192        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    13.802    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 0.329ns (5.240%)  route 5.950ns (94.760%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    4.019ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.762ns (routing 1.278ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.546ns (routing 1.162ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.762     4.019    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y127        FDRE                                         r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y127        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.098 f  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          1.791     5.889    project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X31Y295        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.100     5.989 r  project_1_i/PS_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.020     8.009    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X31Y45         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     8.109 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.931     9.040    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y134        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     9.090 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__2/O
                         net (fo=152, routed)         1.208    10.298    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[145]_0[0]
    SLICE_X18Y192        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.546    14.352    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X18Y192        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]/C
                         clock pessimism             -0.429    13.923    
                         clock uncertainty           -0.060    13.863    
    SLICE_X18Y192        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    13.802    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]
  -------------------------------------------------------------------
                         required time                         13.802    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                  3.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.080ns (41.885%)  route 0.111ns (58.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.039ns
    Source Clock Delay      (SCD):    4.314ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Net Delay (Source):      2.508ns (routing 1.162ns, distribution 1.346ns)
  Clock Net Delay (Destination): 2.782ns (routing 1.278ns, distribution 1.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.508     4.314    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X26Y59         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.372 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[5]/Q
                         net (fo=2, routed)           0.089     4.461    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg_n_0_[5]
    SLICE_X26Y61         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     4.483 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr[5]_i_1__0/O
                         net (fo=1, routed)           0.022     4.505    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pre_mi_addr[5]
    SLICE_X26Y61         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.782     4.039    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X26Y61         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[5]/C
                         clock pessimism              0.395     4.434    
    SLICE_X26Y61         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.494    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.494    
                         arrival time                           4.505    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.057ns (32.571%)  route 0.118ns (67.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.031ns
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    -0.346ns
  Clock Net Delay (Source):      2.472ns (routing 1.162ns, distribution 1.310ns)
  Clock Net Delay (Destination): 2.774ns (routing 1.278ns, distribution 1.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.472     4.278    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X23Y175        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     4.335 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[91]/Q
                         net (fo=1, routed)           0.118     4.453    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_54
    SLICE_X25Y175        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.774     4.031    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X25Y175        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[91]/C
                         clock pessimism              0.346     4.377    
    SLICE_X25Y175        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.439    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[91]
  -------------------------------------------------------------------
                         required time                         -4.439    
                         arrival time                           4.453    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 project_1_i/axi_gpio/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.058ns (36.709%)  route 0.100ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      2.481ns (routing 1.162ns, distribution 1.319ns)
  Clock Net Delay (Destination): 2.766ns (routing 1.278ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.481     4.287    project_1_i/axi_gpio/U0/s_axi_aclk
    SLICE_X37Y297        FDRE                                         r  project_1_i/axi_gpio/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y297        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.345 r  project_1_i/axi_gpio/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.100     4.445    project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[4]
    SLICE_X36Y297        FDRE                                         r  project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.766     4.023    project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y297        FDRE                                         r  project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.343     4.366    
    SLICE_X36Y297        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     4.428    project_1_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.428    
                         arrival time                           4.445    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.061ns (35.465%)  route 0.111ns (64.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    4.306ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Net Delay (Source):      2.500ns (routing 1.162ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.805ns (routing 1.278ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.500     4.306    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X30Y20         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     4.367 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.111     4.478    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/sckt_rd_rst_wr
    SLICE_X29Y20         FDCE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.805     4.062    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X29Y20         FDCE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.338     4.400    
    SLICE_X29Y20         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.460    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.460    
                         arrival time                           4.478    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.512%)  route 0.069ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.030ns
    Source Clock Delay      (SCD):    4.277ns
    Clock Pessimism Removal (CPR):    -0.295ns
  Clock Net Delay (Source):      2.471ns (routing 1.162ns, distribution 1.309ns)
  Clock Net Delay (Destination): 2.773ns (routing 1.278ns, distribution 1.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.471     4.277    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X22Y183        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y183        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     4.337 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[17]/Q
                         net (fo=1, routed)           0.069     4.406    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_128
    SLICE_X22Y184        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.773     4.030    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X22Y184        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]/C
                         clock pessimism              0.295     4.325    
    SLICE_X22Y184        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.387    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.387    
                         arrival time                           4.406    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.058ns (35.803%)  route 0.104ns (64.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.039ns
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Net Delay (Source):      2.488ns (routing 1.162ns, distribution 1.326ns)
  Clock Net Delay (Destination): 2.782ns (routing 1.278ns, distribution 1.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.488     4.294    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X25Y31         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.352 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[3]/Q
                         net (fo=2, routed)           0.104     4.456    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q[3]
    SLICE_X26Y31         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.782     4.039    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X26Y31         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[3]/C
                         clock pessimism              0.338     4.377    
    SLICE_X26Y31         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.437    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.437    
                         arrival time                           4.456    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    -0.172ns
  Clock Net Delay (Source):      1.552ns (routing 0.700ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.779ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.552     2.516    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X25Y49         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.555 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]/Q
                         net (fo=1, routed)           0.033     2.588    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_50
    SLICE_X25Y49         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.747     2.350    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X25Y49         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/C
                         clock pessimism              0.172     2.522    
    SLICE_X25Y49         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.569    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Net Delay (Source):      1.539ns (routing 0.700ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.779ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.539     2.503    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X25Y31         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.542 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[88]/Q
                         net (fo=1, routed)           0.033     2.575    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_12
    SLICE_X25Y31         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.732     2.335    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X25Y31         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[88]/C
                         clock pessimism              0.174     2.509    
    SLICE_X25Y31         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.556    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[88]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.340ns
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Net Delay (Source):      1.544ns (routing 0.700ns, distribution 0.844ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.779ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.544     2.508    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X25Y38         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y38         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.547 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/Q
                         net (fo=1, routed)           0.033     2.580    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_66
    SLICE_X25Y38         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.737     2.340    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X25Y38         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/C
                         clock pessimism              0.174     2.514    
    SLICE_X25Y38         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.561    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Net Delay (Source):      1.552ns (routing 0.700ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.779ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.552     2.516    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X25Y41         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.555 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[56]/Q
                         net (fo=1, routed)           0.033     2.588    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_44
    SLICE_X25Y41         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.748     2.351    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X25Y41         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/C
                         clock pessimism              0.171     2.522    
    SLICE_X25Y41         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.569    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_project_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FE/S_AXI_ACLK       n/a            2.500         10.000      7.500      FE_X0Y6       project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Min Period        n/a     FE/S_AXI_ACLK       n/a            2.500         10.000      7.500      FE_X0Y5       project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Min Period        n/a     HSDAC/FABRIC_CLK    n/a            2.000         10.000      8.000      HSDAC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         10.000      8.077      HSADC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y14  project_1_i/clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         10.000      8.929      MMCM_X0Y0     project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X34Y35  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X34Y35  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X34Y35  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X34Y35  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6       project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6       project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5       project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5       project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Slow    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X28Y38  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_112_125/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X28Y38  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_112_125/RAMA_D1/CLK
High Pulse Width  Slow    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6       project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6       project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5       project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5       project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X27Y29  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_140_147/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         5.000       4.468      SLICE_X27Y29  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_140_147/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_project_1_clk_wiz_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.226ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.716ns (37.984%)  route 1.169ns (62.016%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 12.028 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      3.115ns (routing 1.278ns, distribution 1.837ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.422ns, distribution 1.424ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        3.115     4.372    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.448 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[57])
                                                      0.383     4.831 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[57]
                         net (fo=1, routed)           0.311     5.142    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[57]
    SLICE_X118Y7         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     5.291 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[9]_i_8/O
                         net (fo=1, routed)           0.017     5.308    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[9]_i_8_n_0
    SLICE_X118Y7         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     5.368 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[9]_i_5/O
                         net (fo=1, routed)           0.000     5.368    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[9]_i_5_n_0
    SLICE_X118Y7         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.396 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[9]_i_2/O
                         net (fo=1, routed)           0.791     6.187    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[9]_i_2_n_0
    SLICE_X117Y59        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     6.283 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[9]_i_1/O
                         net (fo=1, routed)           0.050     6.333    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[3]
    SLICE_X117Y59        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.846    12.028    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y59        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[9]/C
                         clock pessimism              0.000    12.028    
                         clock uncertainty           -0.300    11.728    
    SLICE_X117Y59        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.753    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.612ns (33.081%)  route 1.238ns (66.919%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 12.017 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      3.115ns (routing 1.278ns, distribution 1.837ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.422ns, distribution 1.413ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        3.115     4.372    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.448 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[22])
                                                      0.371     4.819 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[22]
                         net (fo=1, routed)           0.412     5.231    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[22]
    SLICE_X117Y12        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     5.297 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_6/O
                         net (fo=1, routed)           0.200     5.497    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_6_n_0
    SLICE_X117Y12        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     5.548 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_2/O
                         net (fo=1, routed)           0.577     6.125    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_2_n_0
    SLICE_X117Y24        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     6.249 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_1__2/O
                         net (fo=1, routed)           0.049     6.298    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]_0
    SLICE_X117Y24        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.835    12.017    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y24        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/C
                         clock pessimism              0.000    12.017    
                         clock uncertainty           -0.300    11.717    
    SLICE_X117Y24        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.742    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -6.298    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.790ns  (logic 0.689ns (38.492%)  route 1.101ns (61.508%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 12.012 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      3.115ns (routing 1.278ns, distribution 1.837ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.422ns, distribution 1.408ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        3.115     4.372    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.448 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[122])
                                                      0.355     4.803 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[122]
                         net (fo=1, routed)           0.424     5.227    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[122]
    SLICE_X118Y7         LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     5.375 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[10]_i_9/O
                         net (fo=1, routed)           0.012     5.387    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[10]_i_9_n_0
    SLICE_X118Y7         MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.059     5.446 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_5/O
                         net (fo=1, routed)           0.000     5.446    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_5_n_0
    SLICE_X118Y7         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     5.474 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_2/O
                         net (fo=1, routed)           0.616     6.090    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_2_n_0
    SLICE_X117Y61        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     6.189 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[10]_i_1/O
                         net (fo=1, routed)           0.049     6.238    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[4]
    SLICE_X117Y61        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.830    12.012    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y61        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]/C
                         clock pessimism              0.000    12.012    
                         clock uncertainty           -0.300    11.712    
    SLICE_X117Y61        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.737    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         11.737    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.695ns (38.870%)  route 1.093ns (61.130%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 12.028 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      3.115ns (routing 1.278ns, distribution 1.837ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.422ns, distribution 1.424ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        3.115     4.372    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.448 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[24])
                                                      0.369     4.817 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[24]
                         net (fo=1, routed)           0.381     5.198    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[24]
    SLICE_X118Y8         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     5.347 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[8]_i_10/O
                         net (fo=1, routed)           0.017     5.364    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[8]_i_10_n_0
    SLICE_X118Y8         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     5.424 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_6/O
                         net (fo=1, routed)           0.000     5.424    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_6_n_0
    SLICE_X118Y8         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.452 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_2/O
                         net (fo=1, routed)           0.646     6.098    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_2_n_0
    SLICE_X117Y59        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     6.187 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[8]_i_1__2/O
                         net (fo=1, routed)           0.049     6.236    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[2]
    SLICE_X117Y59        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.846    12.028    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y59        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]/C
                         clock pessimism              0.000    12.028    
                         clock uncertainty           -0.300    11.728    
    SLICE_X117Y59        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.753    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -6.236    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.794ns (45.869%)  route 0.937ns (54.131%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 12.008 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      3.115ns (routing 1.278ns, distribution 1.837ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.422ns, distribution 1.404ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        3.115     4.372    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.448 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[18])
                                                      0.368     4.816 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[18]
                         net (fo=1, routed)           0.438     5.254    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[18]
    SLICE_X118Y9         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     5.406 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_7/O
                         net (fo=1, routed)           0.121     5.527    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_7_n_0
    SLICE_X118Y11        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     5.679 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_2__2/O
                         net (fo=1, routed)           0.329     6.008    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_2__2_n_0
    SLICE_X117Y31        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     6.130 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_1__2/O
                         net (fo=1, routed)           0.049     6.179    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]_0
    SLICE_X117Y31        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.826    12.008    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y31        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]/C
                         clock pessimism              0.000    12.008    
                         clock uncertainty           -0.300    11.708    
    SLICE_X117Y31        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.733    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.703ns (41.015%)  route 1.011ns (58.985%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 12.012 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      3.115ns (routing 1.278ns, distribution 1.837ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.422ns, distribution 1.408ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        3.115     4.372    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.448 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[27])
                                                      0.367     4.815 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[27]
                         net (fo=1, routed)           0.375     5.190    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[27]
    SLICE_X118Y8         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     5.338 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[11]_i_11/O
                         net (fo=1, routed)           0.023     5.361    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[11]_i_11_n_0
    SLICE_X118Y8         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.061     5.422 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_8/O
                         net (fo=1, routed)           0.000     5.422    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_8_n_0
    SLICE_X118Y8         MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     5.450 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_2/O
                         net (fo=1, routed)           0.564     6.014    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_2_n_0
    SLICE_X117Y60        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     6.113 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[11]_i_1/O
                         net (fo=1, routed)           0.049     6.162    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[5]
    SLICE_X117Y60        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.830    12.012    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y60        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]/C
                         clock pessimism              0.000    12.012    
                         clock uncertainty           -0.300    11.712    
    SLICE_X117Y60        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.737    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         11.737    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.694ns (41.883%)  route 0.963ns (58.117%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.012ns = ( 12.012 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      3.115ns (routing 1.278ns, distribution 1.837ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.422ns, distribution 1.408ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        3.115     4.372    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.448 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[81])
                                                      0.373     4.821 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[81]
                         net (fo=1, routed)           0.608     5.429    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[81]
    SLICE_X118Y30        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     5.554 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_9/O
                         net (fo=1, routed)           0.157     5.711    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_9_n_0
    SLICE_X117Y30        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     5.761 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_3/O
                         net (fo=1, routed)           0.149     5.910    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_3_n_0
    SLICE_X117Y34        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     6.056 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_1__2/O
                         net (fo=1, routed)           0.049     6.105    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[1]
    SLICE_X117Y34        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.830    12.012    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y34        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]/C
                         clock pessimism              0.000    12.012    
                         clock uncertainty           -0.300    11.712    
    SLICE_X117Y34        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.737    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.737    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.715ns (43.677%)  route 0.922ns (56.323%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 12.017 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      3.115ns (routing 1.278ns, distribution 1.837ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.422ns, distribution 1.413ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        3.115     4.372    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.448 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[23])
                                                      0.368     4.816 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[23]
                         net (fo=1, routed)           0.418     5.234    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[23]
    SLICE_X118Y10        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     5.357 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_12/O
                         net (fo=1, routed)           0.156     5.513    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_12_n_0
    SLICE_X118Y11        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     5.613 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_8/O
                         net (fo=1, routed)           0.300     5.913    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_8_n_0
    SLICE_X117Y24        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124     6.037 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_2__2/O
                         net (fo=1, routed)           0.048     6.085    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]_0
    SLICE_X117Y24        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.835    12.017    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y24        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/C
                         clock pessimism              0.000    12.017    
                         clock uncertainty           -0.300    11.717    
    SLICE_X117Y24        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.742    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.606ns (39.072%)  route 0.945ns (60.928%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 12.010 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      3.115ns (routing 1.278ns, distribution 1.837ns)
  Clock Net Delay (Destination): 1.828ns (routing 0.422ns, distribution 1.406ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        3.115     4.372    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.448 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[19])
                                                      0.369     4.817 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[19]
                         net (fo=1, routed)           0.404     5.221    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[19]
    SLICE_X118Y9         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.321 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_10/O
                         net (fo=1, routed)           0.142     5.463    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_10_n_0
    SLICE_X118Y12        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     5.564 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_6__0/O
                         net (fo=1, routed)           0.350     5.914    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_6__0_n_0
    SLICE_X117Y29        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     5.950 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_1__2/O
                         net (fo=1, routed)           0.049     5.999    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]_0
    SLICE_X117Y29        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.828    12.010    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y29        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/C
                         clock pessimism              0.000    12.010    
                         clock uncertainty           -0.300    11.710    
    SLICE_X117Y29        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.735    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         11.735    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.693ns (45.265%)  route 0.838ns (54.735%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 12.008 - 10.000 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      3.115ns (routing 1.278ns, distribution 1.837ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.422ns, distribution 1.404ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        3.115     4.372    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.448 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[80])
                                                      0.374     4.822 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[80]
                         net (fo=1, routed)           0.649     5.471    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[80]
    SLICE_X116Y30        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.594 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_11/O
                         net (fo=1, routed)           0.044     5.638    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_11_n_0
    SLICE_X116Y30        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     5.735 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_6/O
                         net (fo=1, routed)           0.096     5.831    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_6_n_0
    SLICE_X116Y33        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     5.930 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_1__2/O
                         net (fo=1, routed)           0.049     5.979    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[0]
    SLICE_X116Y33        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.826    12.008    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y33        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/C
                         clock pessimism              0.000    12.008    
                         clock uncertainty           -0.300    11.708    
    SLICE_X116Y33        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.733    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                          -5.979    
  -------------------------------------------------------------------
                         slack                                  5.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.226ns  (arrival time - required time)
  Source:                 project_1_i/adc_sink_i/inst/ds_slice_00/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.156ns (46.429%)  route 0.180ns (53.571%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.695ns (routing 0.700ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.282ns, distribution 0.994ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.695     2.659    project_1_i/adc_sink_i/inst/ds_slice_00/s0_axis_clock
    SLICE_X116Y39        FDRE                                         r  project_1_i/adc_sink_i/inst/ds_slice_00/wea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y39        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.698 r  project_1_i/adc_sink_i/inst/ds_slice_00/wea_reg/Q
                         net (fo=10, routed)          0.093     2.791    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_ds_status
    SLICE_X116Y33        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     2.826 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_7/O
                         net (fo=1, routed)           0.024     2.850    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_7_n_0
    SLICE_X116Y33        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.873 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_2__2/O
                         net (fo=1, routed)           0.047     2.920    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_2__2_n_0
    SLICE_X116Y33        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.059     2.979 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_1__2/O
                         net (fo=1, routed)           0.016     2.995    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[0]
    SLICE_X116Y33        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.276     1.423    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y33        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/C
                         clock pessimism              0.000     1.423    
                         clock uncertainty            0.300     1.723    
    SLICE_X116Y33        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.769    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.248ns (65.957%)  route 0.128ns (34.043%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.701ns (routing 0.700ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.282ns, distribution 1.016ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.701     2.665    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.705 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[77])
                                                      0.203     2.908 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[77]
                         net (fo=1, routed)           0.109     3.017    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[77]
    SLICE_X118Y9         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.035     3.052 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[13]_i_2/O
                         net (fo=1, routed)           0.012     3.064    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[13]_i_2_n_0
    SLICE_X118Y9         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.010     3.074 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.007     3.081    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]_0
    SLICE_X118Y9         FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.298     1.445    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y9         FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]/C
                         clock pessimism              0.000     1.445    
                         clock uncertainty            0.300     1.745    
    SLICE_X118Y9         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.791    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.291ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.229ns (60.904%)  route 0.147ns (39.096%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.701ns (routing 0.700ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.282ns, distribution 1.015ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.701     2.665    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.705 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[78])
                                                      0.204     2.909 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[78]
                         net (fo=1, routed)           0.124     3.033    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[78]
    SLICE_X118Y10        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     3.047 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[14]_i_2/O
                         net (fo=1, routed)           0.016     3.063    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[14]_i_2_n_0
    SLICE_X118Y10        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     3.074 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.007     3.081    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]_0
    SLICE_X118Y10        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.297     1.444    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y10        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]/C
                         clock pessimism              0.000     1.444    
                         clock uncertainty            0.300     1.744    
    SLICE_X118Y10        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.790    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.235ns (61.842%)  route 0.145ns (38.158%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.701ns (routing 0.700ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.282ns, distribution 1.015ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.701     2.665    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.705 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[79])
                                                      0.203     2.908 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[79]
                         net (fo=1, routed)           0.126     3.034    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[79]
    SLICE_X118Y10        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     3.056 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[15]_i_3/O
                         net (fo=1, routed)           0.012     3.068    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[15]_i_3_n_0
    SLICE_X118Y10        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.010     3.078 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[15]_i_2/O
                         net (fo=1, routed)           0.007     3.085    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]_0
    SLICE_X118Y10        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.297     1.444    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y10        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]/C
                         clock pessimism              0.000     1.444    
                         clock uncertainty            0.300     1.744    
    SLICE_X118Y10        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.790    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           3.085    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (67.016%)  route 0.126ns (32.984%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.701ns (routing 0.700ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.282ns, distribution 1.016ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.701     2.665    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.705 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[76])
                                                      0.204     2.909 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[76]
                         net (fo=1, routed)           0.103     3.012    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[76]
    SLICE_X118Y9         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041     3.053 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[12]_i_2/O
                         net (fo=1, routed)           0.016     3.069    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[12]_i_2_n_0
    SLICE_X118Y9         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     3.080 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.007     3.087    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]_0
    SLICE_X118Y9         FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.298     1.445    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y9         FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]/C
                         clock pessimism              0.000     1.445    
                         clock uncertainty            0.300     1.745    
    SLICE_X118Y9         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.791    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.239ns (44.590%)  route 0.297ns (55.410%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.701ns (routing 0.700ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.282ns, distribution 1.000ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.701     2.665    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.705 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[116])
                                                      0.195     2.900 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[116]
                         net (fo=1, routed)           0.125     3.025    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[116]
    SLICE_X118Y12        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.022     3.047 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_2/O
                         net (fo=1, routed)           0.156     3.203    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_2_n_0
    SLICE_X117Y24        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     3.225 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_1__2/O
                         net (fo=1, routed)           0.016     3.241    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]_0
    SLICE_X117Y24        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.282     1.429    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y24        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]/C
                         clock pessimism              0.000     1.429    
                         clock uncertainty            0.300     1.729    
    SLICE_X117Y24        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.775    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.263ns (48.168%)  route 0.283ns (51.831%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.701ns (routing 0.700ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.282ns, distribution 1.000ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.701     2.665    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.705 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[70])
                                                      0.204     2.909 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[70]
                         net (fo=1, routed)           0.188     3.097    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[70]
    SLICE_X117Y19        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     3.120 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_5/O
                         net (fo=1, routed)           0.080     3.200    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_5_n_0
    SLICE_X117Y24        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     3.236 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_1__2/O
                         net (fo=1, routed)           0.015     3.251    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]_0
    SLICE_X117Y24        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.282     1.429    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y24        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/C
                         clock pessimism              0.000     1.429    
                         clock uncertainty            0.300     1.729    
    SLICE_X117Y24        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.775    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.484ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.261ns (47.455%)  route 0.289ns (52.545%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.701ns (routing 0.700ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.282ns, distribution 0.996ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.701     2.665    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.705 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[99])
                                                      0.189     2.894 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[99]
                         net (fo=1, routed)           0.233     3.127    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[99]
    SLICE_X117Y29        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.050     3.177 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_3__0/O
                         net (fo=1, routed)           0.040     3.217    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_3__0_n_0
    SLICE_X117Y29        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     3.239 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_1__2/O
                         net (fo=1, routed)           0.016     3.255    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]_0
    SLICE_X117Y29        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.278     1.425    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y29        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/C
                         clock pessimism              0.000     1.425    
                         clock uncertainty            0.300     1.725    
    SLICE_X117Y29        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.771    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.484ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.266ns (48.014%)  route 0.288ns (51.986%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.701ns (routing 0.700ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.282ns, distribution 1.000ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.701     2.665    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.705 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[117])
                                                      0.193     2.898 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[117]
                         net (fo=1, routed)           0.113     3.011    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[117]
    SLICE_X118Y13        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.051     3.062 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_2/O
                         net (fo=1, routed)           0.158     3.220    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_2_n_0
    SLICE_X117Y24        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     3.242 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_1__2/O
                         net (fo=1, routed)           0.017     3.259    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]_0
    SLICE_X117Y24        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.282     1.429    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y24        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/C
                         clock pessimism              0.000     1.429    
                         clock uncertainty            0.300     1.729    
    SLICE_X117Y24        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.775    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           3.259    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.509ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.278ns (48.014%)  route 0.301ns (51.986%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.701ns (routing 0.700ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.282ns, distribution 1.000ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.701     2.665    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.705 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[103])
                                                      0.201     2.906 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[103]
                         net (fo=1, routed)           0.107     3.013    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[103]
    SLICE_X118Y12        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.042     3.055 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_5/O
                         net (fo=1, routed)           0.178     3.233    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_5_n_0
    SLICE_X117Y24        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     3.268 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_2__2/O
                         net (fo=1, routed)           0.016     3.284    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]_0
    SLICE_X117Y24        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.282     1.429    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y24        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/C
                         clock pessimism              0.000     1.429    
                         clock uncertainty            0.300     1.729    
    SLICE_X117Y24        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.775    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  1.509    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_project_1_clk_wiz_0
  To Clock:  clk_out2_project_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.379ns (11.330%)  route 2.966ns (88.670%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 8.159 - 3.333 ) 
    Source Clock Delay      (SCD):    4.058ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.801ns (routing 1.278ns, distribution 1.523ns)
  Clock Net Delay (Destination): 3.017ns (routing 1.874ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.801     4.058    project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/aclk
    SLICE_X36Y302        FDRE                                         r  project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y302        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.137 r  project_1_i/PS_0_axi_periph/m02_couplers/m02_regslice/inst/w.w_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           1.627     5.764    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/s_axi_CNTRL_WVALID
    SLICE_X39Y302        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     5.865 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_i_3/O
                         net (fo=7, routed)           0.484     6.349    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X41Y302        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     6.449 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start_i_2/O
                         net (fo=1, routed)           0.486     6.935    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start0
    SLICE_X39Y302        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     7.034 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.369     7.403    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start_i_1_n_0
    SLICE_X39Y302        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.017     8.159    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X39Y302        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start_reg/C
                         clock pessimism             -0.584     7.575    
                         clock uncertainty           -0.180     7.396    
    SLICE_X39Y302        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.421    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start_reg
  -------------------------------------------------------------------
                         required time                          7.421    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_symbls_V_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.329ns (10.154%)  route 2.911ns (89.846%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 8.143 - 3.333 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.784ns (routing 1.278ns, distribution 1.506ns)
  Clock Net Delay (Destination): 3.001ns (routing 1.874ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.784     4.041    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X29Y336        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y336        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.122 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, routed)           0.656     4.778    project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X29Y347        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.927 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ier[1]_i_2/O
                         net (fo=10, routed)          0.957     5.884    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ier[1]_i_2_n_0
    SLICE_X31Y352        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     5.983 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_symbls_V[13]_i_1/O
                         net (fo=14, routed)          1.298     7.281    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_symbls_V[13]_i_1_n_0
    SLICE_X38Y353        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_symbls_V_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.001     8.143    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y353        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_symbls_V_reg[5]/C
                         clock pessimism             -0.584     7.559    
                         clock uncertainty           -0.180     7.380    
    SLICE_X38Y353        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.320    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_chan_symbls_V_reg[5]
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_ctrl_word_V_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.319ns (10.057%)  route 2.853ns (89.943%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 8.137 - 3.333 ) 
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.784ns (routing 1.278ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.995ns (routing 1.874ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.784     4.041    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X29Y336        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y336        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.122 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, routed)           0.656     4.778    project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X29Y347        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     4.927 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ier[1]_i_2/O
                         net (fo=10, routed)          0.728     5.655    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ier[1]_i_2_n_0
    SLICE_X31Y352        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089     5.744 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_ctrl_word_V[31]_i_1/O
                         net (fo=32, routed)          1.469     7.213    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_ctrl_word_V[31]_i_1_n_0
    SLICE_X38Y349        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_ctrl_word_V_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.995     8.137    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y349        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_ctrl_word_V_reg[17]/C
                         clock pessimism             -0.584     7.553    
                         clock uncertainty           -0.180     7.374    
    SLICE_X38Y349        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.314    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_ctrl_word_V_reg[17]
  -------------------------------------------------------------------
                         required time                          7.314    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.324ns (10.371%)  route 2.800ns (89.629%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 8.145 - 3.333 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.817ns (routing 1.278ns, distribution 1.539ns)
  Clock Net Delay (Destination): 3.003ns (routing 1.874ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.817     4.074    project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/aclk
    SLICE_X30Y303        FDRE                                         r  project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y303        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.152 r  project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.710     4.862    project_1_i/data_source/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WVALID
    SLICE_X29Y347        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.959 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_mod_type_V[2]_i_3/O
                         net (fo=9, routed)           0.599     5.558    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_mod_type_V[2]_i_3_n_0
    SLICE_X29Y352        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.707 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1/O
                         net (fo=32, routed)          1.491     7.198    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0
    SLICE_X38Y353        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.003     8.145    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y353        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[5]/C
                         clock pessimism             -0.584     7.561    
                         clock uncertainty           -0.180     7.382    
    SLICE_X38Y353        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     7.322    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[5]
  -------------------------------------------------------------------
                         required time                          7.322    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.451ns (14.586%)  route 2.641ns (85.414%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 8.058 - 3.333 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.835ns (routing 1.278ns, distribution 1.557ns)
  Clock Net Delay (Destination): 2.916ns (routing 1.874ns, distribution 1.042ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.835     4.092    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X29Y305        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y305        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.171 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=7, routed)           0.807     4.978    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X28Y309        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.103 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_i_3/O
                         net (fo=7, routed)           0.937     6.040    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X24Y309        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     6.163 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start_i_2/O
                         net (fo=1, routed)           0.424     6.587    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start0
    SLICE_X25Y310        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     6.711 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.473     7.184    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start_i_1_n_0
    SLICE_X24Y310        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.916     8.058    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X24Y310        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start_reg/C
                         clock pessimism             -0.584     7.474    
                         clock uncertainty           -0.180     7.295    
    SLICE_X24Y310        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     7.320    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_ap_start_reg
  -------------------------------------------------------------------
                         required time                          7.320    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.324ns (10.435%)  route 2.781ns (89.565%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 8.144 - 3.333 ) 
    Source Clock Delay      (SCD):    4.074ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.817ns (routing 1.278ns, distribution 1.539ns)
  Clock Net Delay (Destination): 3.002ns (routing 1.874ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.817     4.074    project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/aclk
    SLICE_X30Y303        FDRE                                         r  project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y303        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.152 r  project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.710     4.862    project_1_i/data_source/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WVALID
    SLICE_X29Y347        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.959 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_mod_type_V[2]_i_3/O
                         net (fo=9, routed)           0.599     5.558    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_mod_type_V[2]_i_3_n_0
    SLICE_X29Y352        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.707 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1/O
                         net (fo=32, routed)          1.472     7.179    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[31]_i_1_n_0
    SLICE_X38Y355        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.002     8.144    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y355        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[2]/C
                         clock pessimism             -0.584     7.560    
                         clock uncertainty           -0.180     7.381    
    SLICE_X38Y355        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.322    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[2]
  -------------------------------------------------------------------
                         required time                          7.322    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.292ns (9.848%)  route 2.673ns (90.152%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 8.038 - 3.333 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.814ns (routing 1.278ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.896ns (routing 1.874ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.814     4.071    project_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X30Y311        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y311        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.149 f  project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[0]/Q
                         net (fo=3, routed)           0.649     4.798    project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X30Y311        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     4.889 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_3/O
                         net (fo=3, routed)           0.687     5.576    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_3_n_0
    SLICE_X30Y314        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     5.699 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_1/O
                         net (fo=32, routed)          1.337     7.036    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_1_n_0
    SLICE_X32Y327        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.896     8.038    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X32Y327        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[28]/C
                         clock pessimism             -0.584     7.454    
                         clock uncertainty           -0.180     7.275    
    SLICE_X32Y327        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.215    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[28]
  -------------------------------------------------------------------
                         required time                          7.215    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.292ns (9.848%)  route 2.673ns (90.152%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 8.038 - 3.333 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.814ns (routing 1.278ns, distribution 1.536ns)
  Clock Net Delay (Destination): 2.896ns (routing 1.874ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.814     4.071    project_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X30Y311        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y311        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.149 f  project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[0]/Q
                         net (fo=3, routed)           0.649     4.798    project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg_n_0_[0]
    SLICE_X30Y311        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.091     4.889 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_3/O
                         net (fo=3, routed)           0.687     5.576    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_3_n_0
    SLICE_X30Y314        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     5.699 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_1/O
                         net (fo=32, routed)          1.337     7.036    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[31]_i_1_n_0
    SLICE_X32Y327        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.896     8.038    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X32Y327        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[29]/C
                         clock pessimism             -0.584     7.454    
                         clock uncertainty           -0.180     7.275    
    SLICE_X32Y327        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.215    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[29]
  -------------------------------------------------------------------
                         required time                          7.215    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.280ns (9.530%)  route 2.658ns (90.470%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 8.033 - 3.333 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.829ns (routing 1.278ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.874ns, distribution 1.017ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.829     4.086    project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/aclk
    SLICE_X29Y307        FDRE                                         r  project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y307        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.165 r  project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.600     4.765    project_1_i/stats/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WVALID
    SLICE_X30Y311        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     4.900 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_3/O
                         net (fo=3, routed)           0.748     5.648    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_3_n_0
    SLICE_X30Y314        LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     5.714 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V[31]_i_1/O
                         net (fo=32, routed)          1.310     7.024    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V[31]_i_1_n_0
    SLICE_X29Y329        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.891     8.033    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X29Y329        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[28]/C
                         clock pessimism             -0.584     7.449    
                         clock uncertainty           -0.180     7.270    
    SLICE_X29Y329        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     7.210    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[28]
  -------------------------------------------------------------------
                         required time                          7.210    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.280ns (9.540%)  route 2.655ns (90.460%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.698ns = ( 8.031 - 3.333 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.829ns (routing 1.278ns, distribution 1.551ns)
  Clock Net Delay (Destination): 2.889ns (routing 1.874ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.829     4.086    project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/aclk
    SLICE_X29Y307        FDRE                                         r  project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y307        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.165 r  project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.600     4.765    project_1_i/stats/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WVALID
    SLICE_X30Y311        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     4.900 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_3/O
                         net (fo=3, routed)           0.748     5.648    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V[63]_i_3_n_0
    SLICE_X30Y314        LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.066     5.714 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V[31]_i_1/O
                         net (fo=32, routed)          1.307     7.021    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V[31]_i_1_n_0
    SLICE_X29Y329        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     3.333    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.885 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.925    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.925 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.269    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.899 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.118    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.142 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       2.889     8.031    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X29Y329        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[30]/C
                         clock pessimism             -0.584     7.447    
                         clock uncertainty           -0.180     7.268    
    SLICE_X29Y329        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.209    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[30]
  -------------------------------------------------------------------
                         required time                          7.209    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  0.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.092ns (9.037%)  route 0.926ns (90.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.484ns
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.514ns (routing 1.162ns, distribution 1.352ns)
  Clock Net Delay (Destination): 3.224ns (routing 2.064ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.514     4.320    project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/aclk
    SLICE_X29Y317        FDRE                                         r  project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y317        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     4.380 r  project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i_reg[6]/Q
                         net (fo=8, routed)           0.917     5.297    project_1_i/stats/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WDATA[6]
    SLICE_X29Y319        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.032     5.329 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V[6]_i_1/O
                         net (fo=1, routed)           0.009     5.338    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V0[6]
    SLICE_X29Y319        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.224     4.484    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X29Y319        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[6]/C
                         clock pessimism              0.584     5.068    
                         clock uncertainty            0.180     5.247    
    SLICE_X29Y319        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     5.309    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.309    
                         arrival time                           5.338    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.095ns (9.170%)  route 0.941ns (90.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.484ns
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.514ns (routing 1.162ns, distribution 1.352ns)
  Clock Net Delay (Destination): 3.224ns (routing 2.064ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.514     4.320    project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/aclk
    SLICE_X29Y317        FDRE                                         r  project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y317        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     4.380 r  project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i_reg[6]/Q
                         net (fo=8, routed)           0.917     5.297    project_1_i/stats/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WDATA[6]
    SLICE_X29Y319        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     5.332 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_num_blocks_V[6]_i_1/O
                         net (fo=1, routed)           0.024     5.356    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_num_blocks_V0[6]
    SLICE_X29Y319        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.224     4.484    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X29Y319        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[6]/C
                         clock pessimism              0.584     5.068    
                         clock uncertainty            0.180     5.247    
    SLICE_X29Y319        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     5.307    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.307    
                         arrival time                           5.356    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.082ns (8.436%)  route 0.890ns (91.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.493ns
    Source Clock Delay      (SCD):    4.326ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.520ns (routing 1.162ns, distribution 1.358ns)
  Clock Net Delay (Destination): 3.233ns (routing 2.064ns, distribution 1.169ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.520     4.326    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X29Y347        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y347        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     4.385 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[3]/Q
                         net (fo=23, routed)          0.408     4.793    project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X28Y347        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     4.816 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V[31]_i_1/O
                         net (fo=32, routed)          0.482     5.298    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V[31]_i_1_n_0
    SLICE_X29Y350        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.233     4.493    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X29Y350        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[16]/C
                         clock pessimism              0.584     5.077    
                         clock uncertainty            0.180     5.256    
    SLICE_X29Y350        FDRE (Hold_HFF_SLICEL_C_CE)
                                                     -0.014     5.242    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.242    
                         arrival time                           5.298    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.083ns (8.610%)  route 0.881ns (91.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.484ns
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.522ns (routing 1.162ns, distribution 1.360ns)
  Clock Net Delay (Destination): 3.224ns (routing 2.064ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.522     4.328    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X29Y347        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y347        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     4.388 f  project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[4]/Q
                         net (fo=6, routed)           0.404     4.792    project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg_n_0_[4]
    SLICE_X29Y347        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.815 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1/O
                         net (fo=32, routed)          0.477     5.292    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1_n_0
    SLICE_X30Y347        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.224     4.484    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X30Y347        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[57]/C
                         clock pessimism              0.584     5.068    
                         clock uncertainty            0.180     5.247    
    SLICE_X30Y347        FDRE (Hold_DFF2_SLICEM_C_CE)
                                                     -0.013     5.234    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[57]
  -------------------------------------------------------------------
                         required time                         -5.234    
                         arrival time                           5.292    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.083ns (8.317%)  route 0.915ns (91.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.518ns
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.522ns (routing 1.162ns, distribution 1.360ns)
  Clock Net Delay (Destination): 3.258ns (routing 2.064ns, distribution 1.194ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.522     4.328    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X29Y347        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y347        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     4.388 f  project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[4]/Q
                         net (fo=6, routed)           0.404     4.792    project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg_n_0_[4]
    SLICE_X29Y347        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.815 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1/O
                         net (fo=32, routed)          0.511     5.326    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1_n_0
    SLICE_X31Y346        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.258     4.518    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X31Y346        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[61]/C
                         clock pessimism              0.584     5.102    
                         clock uncertainty            0.180     5.281    
    SLICE_X31Y346        FDRE (Hold_DFF2_SLICEM_C_CE)
                                                     -0.013     5.268    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[61]
  -------------------------------------------------------------------
                         required time                         -5.268    
                         arrival time                           5.326    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.091ns (8.569%)  route 0.971ns (91.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.762ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.498ns
    Source Clock Delay      (SCD):    4.320ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.514ns (routing 1.162ns, distribution 1.352ns)
  Clock Net Delay (Destination): 3.238ns (routing 2.064ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.514     4.320    project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/aclk
    SLICE_X29Y317        FDRE                                         r  project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y317        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.379 r  project_1_i/PS_0_axi_periph/m05_couplers/m05_regslice/inst/w.w_pipe/m_payload_i_reg[10]/Q
                         net (fo=8, routed)           0.962     5.341    project_1_i/stats/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WDATA[10]
    SLICE_X29Y317        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.032     5.373 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V[10]_i_1/O
                         net (fo=1, routed)           0.009     5.382    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V0[10]
    SLICE_X29Y317        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.238     4.498    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X29Y317        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[10]/C
                         clock pessimism              0.584     5.082    
                         clock uncertainty            0.180     5.261    
    SLICE_X29Y317        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     5.323    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_src_inc_parity_V_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.323    
                         arrival time                           5.382    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.083ns (8.342%)  route 0.912ns (91.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.511ns
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.522ns (routing 1.162ns, distribution 1.360ns)
  Clock Net Delay (Destination): 3.251ns (routing 2.064ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.522     4.328    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X29Y347        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y347        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     4.388 f  project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[4]/Q
                         net (fo=6, routed)           0.404     4.792    project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg_n_0_[4]
    SLICE_X29Y347        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.815 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1/O
                         net (fo=32, routed)          0.508     5.323    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1_n_0
    SLICE_X32Y346        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.251     4.511    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X32Y346        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[62]/C
                         clock pessimism              0.584     5.095    
                         clock uncertainty            0.180     5.274    
    SLICE_X32Y346        FDRE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.013     5.261    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[62]
  -------------------------------------------------------------------
                         required time                         -5.261    
                         arrival time                           5.323    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.092ns (8.526%)  route 0.987ns (91.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.507ns
    Source Clock Delay      (SCD):    4.318ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.512ns (routing 1.162ns, distribution 1.350ns)
  Clock Net Delay (Destination): 3.247ns (routing 2.064ns, distribution 1.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.512     4.318    project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/aclk
    SLICE_X30Y347        FDRE                                         r  project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y347        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.376 r  project_1_i/PS_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[25]/Q
                         net (fo=7, routed)           0.978     5.354    project_1_i/data_source/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WDATA[25]
    SLICE_X31Y349        LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.034     5.388 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[25]_i_1/O
                         net (fo=1, routed)           0.009     5.397    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V0[25]
    SLICE_X31Y349        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.247     4.507    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X31Y349        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[25]/C
                         clock pessimism              0.584     5.091    
                         clock uncertainty            0.180     5.270    
    SLICE_X31Y349        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.332    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[25]
  -------------------------------------------------------------------
                         required time                         -5.332    
                         arrival time                           5.397    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.263ns  (logic 0.131ns (10.372%)  route 1.132ns (89.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.628ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.454ns (routing 1.162ns, distribution 1.292ns)
  Clock Net Delay (Destination): 3.368ns (routing 2.064ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.454     4.260    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X39Y301        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y301        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.319 f  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[1]/Q
                         net (fo=2, routed)           0.690     5.009    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X39Y302        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.037     5.046 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_i_3/O
                         net (fo=7, routed)           0.406     5.452    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X41Y302        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.035     5.487 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_i_2/O
                         net (fo=1, routed)           0.036     5.523    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_set
    SLICE_X41Y302        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.368     4.628    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X41Y302        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_reg/C
                         clock pessimism              0.584     5.212    
                         clock uncertainty            0.180     5.391    
    SLICE_X41Y302        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     5.451    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_start_mask_reg
  -------------------------------------------------------------------
                         required time                         -5.451    
                         arrival time                           5.523    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.083ns (8.435%)  route 0.901ns (91.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.486ns
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.522ns (routing 1.162ns, distribution 1.360ns)
  Clock Net Delay (Destination): 3.226ns (routing 2.064ns, distribution 1.162ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     1.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.522     4.328    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X29Y347        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y347        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     4.388 f  project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[4]/Q
                         net (fo=6, routed)           0.404     4.792    project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg_n_0_[4]
    SLICE_X29Y347        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.815 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1/O
                         net (fo=32, routed)          0.497     5.312    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1_n_0
    SLICE_X30Y350        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.232    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.260 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.226     4.486    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X30Y350        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[48]/C
                         clock pessimism              0.584     5.070    
                         clock uncertainty            0.180     5.249    
    SLICE_X30Y350        FDRE (Hold_DFF2_SLICEM_C_CE)
                                                     -0.013     5.236    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[48]
  -------------------------------------------------------------------
                         required time                         -5.236    
                         arrival time                           5.312    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out3_project_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.600ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.425ns  (logic 0.079ns (18.588%)  route 0.346ns (81.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29                                      0.000     0.000 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X24Y29         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.346     0.425    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X24Y29         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y29         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  9.600    

Slack (MET) :             9.643ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.382ns  (logic 0.081ns (21.204%)  route 0.301ns (78.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130                                     0.000     0.000 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X25Y130        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.301     0.382    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X25Y130        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y130        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  9.643    

Slack (MET) :             9.672ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.353ns  (logic 0.079ns (22.380%)  route 0.274ns (77.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18                                      0.000     0.000 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X29Y18         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.274     0.353    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X29Y18         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y18         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  9.672    

Slack (MET) :             9.672ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.353ns  (logic 0.078ns (22.096%)  route 0.275ns (77.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18                                      0.000     0.000 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X30Y18         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.275     0.353    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X30Y18         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y18         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  9.672    

Slack (MET) :             9.722ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.303ns  (logic 0.076ns (25.083%)  route 0.227ns (74.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y28                                      0.000     0.000 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X24Y28         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.227     0.303    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X24Y28         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y28         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  9.722    

Slack (MET) :             9.726ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.299ns  (logic 0.079ns (26.421%)  route 0.220ns (73.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y130                                     0.000     0.000 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X25Y130        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.220     0.299    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X25Y134        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y134        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  9.726    

Slack (MET) :             9.738ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.287ns  (logic 0.081ns (28.223%)  route 0.206ns (71.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17                                      0.000     0.000 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X26Y17         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.206     0.287    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X26Y16         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y16         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    10.025    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  9.738    

Slack (MET) :             9.740ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.285ns  (logic 0.079ns (27.719%)  route 0.206ns (72.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14                                      0.000     0.000 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X26Y14         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.206     0.285    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X26Y14         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y14         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    10.025    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  9.740    

Slack (MET) :             9.740ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.285ns  (logic 0.079ns (27.719%)  route 0.206ns (72.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21                                      0.000     0.000 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y21         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.206     0.285    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X29Y21         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y21         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  9.740    

Slack (MET) :             9.740ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.285ns  (logic 0.079ns (27.719%)  route 0.206ns (72.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y132                                     0.000     0.000 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X25Y132        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.206     0.285    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X25Y132        FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y132        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  9.740    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_project_1_clk_wiz_0
  To Clock:  clk_out3_project_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.920ns  (logic 0.177ns (9.219%)  route 1.743ns (90.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.503ns = ( 11.170 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.243ns (routing 2.064ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.443ns (routing 1.162ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.243    11.170    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y302        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y302        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    11.248 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[16]/Q
                         net (fo=3, routed)           1.671    12.919    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[31]_0[16]
    SLICE_X41Y305        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099    13.018 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[16]_i_1/O
                         net (fo=1, routed)           0.072    13.090    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[16]_i_1_n_0
    SLICE_X41Y305        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.443    14.249    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X41Y305        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[16]/C
                         clock pessimism             -0.584    13.665    
                         clock uncertainty           -0.180    13.485    
    SLICE_X41Y305        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    13.510    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         13.510    
                         arrival time                         -13.090    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.541ns  (logic 0.130ns (8.436%)  route 1.411ns (91.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 14.252 - 10.000 ) 
    Source Clock Delay      (SCD):    4.644ns = ( 11.311 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.384ns (routing 2.064ns, distribution 1.320ns)
  Clock Net Delay (Destination): 2.446ns (routing 1.162ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.384    11.311    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X39Y311        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y311        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080    11.391 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[4]/Q
                         net (fo=1, routed)           1.361    12.752    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V[4]
    SLICE_X38Y312        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    12.802 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[4]_i_1/O
                         net (fo=1, routed)           0.050    12.852    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[4]_i_1_n_0
    SLICE_X38Y312        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.446    14.252    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X38Y312        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[4]/C
                         clock pessimism             -0.584    13.668    
                         clock uncertainty           -0.180    13.488    
    SLICE_X38Y312        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.513    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         13.513    
                         arrival time                         -12.852    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.624ns  (logic 0.280ns (17.241%)  route 1.344ns (82.759%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.309ns = ( 14.309 - 10.000 ) 
    Source Clock Delay      (SCD):    4.525ns = ( 11.192 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.265ns (routing 2.064ns, distribution 1.201ns)
  Clock Net Delay (Destination): 2.503ns (routing 1.162ns, distribution 1.341ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.265    11.192    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X36Y353        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y353        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    11.273 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V_reg[36]/Q
                         net (fo=2, routed)           0.235    11.508    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V_reg[39]_0[36]
    SLICE_X36Y353        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049    11.557 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[4]_i_6/O
                         net (fo=1, routed)           0.469    12.026    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[4]_i_6_n_0
    SLICE_X38Y353        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050    12.076 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[4]_i_2/O
                         net (fo=1, routed)           0.581    12.657    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[4]_i_2_n_0
    SLICE_X35Y350        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100    12.757 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[4]_i_1/O
                         net (fo=1, routed)           0.059    12.816    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[4]
    SLICE_X35Y350        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.503    14.309    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X35Y350        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[4]/C
                         clock pessimism             -0.584    13.725    
                         clock uncertainty           -0.180    13.545    
    SLICE_X35Y350        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    13.570    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         13.570    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_inv_sigma_sq_V_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.554ns  (logic 0.285ns (18.340%)  route 1.269ns (81.660%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns = ( 14.298 - 10.000 ) 
    Source Clock Delay      (SCD):    4.503ns = ( 11.170 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.243ns (routing 2.064ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.492ns (routing 1.162ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.243    11.170    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y353        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_inv_sigma_sq_V_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y353        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    11.248 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_inv_sigma_sq_V_reg[7]/Q
                         net (fo=3, routed)           0.718    11.966    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_inv_sigma_sq_V_reg[16]_0[7]
    SLICE_X38Y352        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050    12.016 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[7]_i_6/O
                         net (fo=1, routed)           0.502    12.518    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[7]_i_6_n_0
    SLICE_X37Y352        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090    12.608 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[7]_i_3/O
                         net (fo=1, routed)           0.017    12.625    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[7]_i_3_n_0
    SLICE_X37Y352        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067    12.692 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.032    12.724    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[7]
    SLICE_X37Y352        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.492    14.298    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y352        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[7]/C
                         clock pessimism             -0.584    13.714    
                         clock uncertainty           -0.180    13.534    
    SLICE_X37Y352        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    13.559    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         13.559    
                         arrival time                         -12.724    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.470ns  (logic 0.079ns (5.374%)  route 1.391ns (94.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 14.338 - 10.000 ) 
    Source Clock Delay      (SCD):    4.502ns = ( 11.169 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.242ns (routing 2.064ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.532ns (routing 1.162ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.242    11.169    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X37Y301        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y301        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    11.248 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=162, routed)         1.391    12.639    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_1_alias
    SLICE_X29Y305        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.532    14.338    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X29Y305        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                         clock pessimism             -0.584    13.754    
                         clock uncertainty           -0.180    13.574    
    SLICE_X29Y305        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    13.500    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]
  -------------------------------------------------------------------
                         required time                         13.500    
                         arrival time                         -12.639    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.422ns  (logic 0.079ns (5.556%)  route 1.343ns (94.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 14.305 - 10.000 ) 
    Source Clock Delay      (SCD):    4.502ns = ( 11.169 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.242ns (routing 2.064ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.499ns (routing 1.162ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.242    11.169    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X37Y301        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y301        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    11.248 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=162, routed)         1.343    12.591    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_1_alias
    SLICE_X36Y300        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.499    14.305    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X36Y300        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]/C
                         clock pessimism             -0.584    13.721    
                         clock uncertainty           -0.180    13.541    
    SLICE_X36Y300        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.074    13.467    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[1]
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.422ns  (logic 0.079ns (5.556%)  route 1.343ns (94.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.305ns = ( 14.305 - 10.000 ) 
    Source Clock Delay      (SCD):    4.502ns = ( 11.169 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.242ns (routing 2.064ns, distribution 1.178ns)
  Clock Net Delay (Destination): 2.499ns (routing 1.162ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.242    11.169    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X37Y301        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y301        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    11.248 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=162, routed)         1.343    12.591    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_1_alias
    SLICE_X36Y300        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.499    14.305    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X36Y300        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]/C
                         clock pessimism             -0.584    13.721    
                         clock uncertainty           -0.180    13.541    
    SLICE_X36Y300        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.074    13.467    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_rstate_reg[2]
  -------------------------------------------------------------------
                         required time                         13.467    
                         arrival time                         -12.591    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.373ns  (logic 0.170ns (12.382%)  route 1.203ns (87.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.252ns = ( 14.252 - 10.000 ) 
    Source Clock Delay      (SCD):    4.594ns = ( 11.261 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.334ns (routing 2.064ns, distribution 1.270ns)
  Clock Net Delay (Destination): 2.446ns (routing 1.162ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.334    11.261    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y310        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y310        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080    11.341 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[5]/Q
                         net (fo=3, routed)           1.154    12.495    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[31]_0[5]
    SLICE_X38Y312        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090    12.585 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[5]_i_1/O
                         net (fo=1, routed)           0.049    12.634    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[5]_i_1_n_0
    SLICE_X38Y312        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.446    14.252    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X38Y312        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[5]/C
                         clock pessimism             -0.584    13.668    
                         clock uncertainty           -0.180    13.488    
    SLICE_X38Y312        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    13.513    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         13.513    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_words_V_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.495ns  (logic 0.273ns (18.261%)  route 1.222ns (81.739%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 14.301 - 10.000 ) 
    Source Clock Delay      (SCD):    4.503ns = ( 11.170 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.243ns (routing 2.064ns, distribution 1.179ns)
  Clock Net Delay (Destination): 2.495ns (routing 1.162ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.243    11.170    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y354        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_words_V_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y354        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    11.248 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_words_V_reg[6]/Q
                         net (fo=3, routed)           1.030    12.278    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_words_V_reg[11]_0[6]
    SLICE_X36Y355        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    12.375 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[6]_i_7/O
                         net (fo=1, routed)           0.153    12.528    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[6]_i_7_n_0
    SLICE_X36Y355        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035    12.563 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[6]_i_3/O
                         net (fo=1, routed)           0.008    12.571    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[6]_i_3_n_0
    SLICE_X36Y355        MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063    12.634 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.031    12.665    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[6]
    SLICE_X36Y355        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.495    14.301    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X36Y355        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[6]/C
                         clock pessimism             -0.584    13.717    
                         clock uncertainty           -0.180    13.537    
    SLICE_X36Y355        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    13.562    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         13.562    
                         arrival time                         -12.665    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.492ns  (logic 0.221ns (14.812%)  route 1.271ns (85.188%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.295ns = ( 14.295 - 10.000 ) 
    Source Clock Delay      (SCD):    4.491ns = ( 11.158 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.584ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.231ns (routing 2.064ns, distribution 1.167ns)
  Clock Net Delay (Destination): 2.489ns (routing 1.162ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     6.667    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.329 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.379    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.379 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.776    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.649 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     7.899    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.927 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       3.231    11.158    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y347        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y347        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    11.238 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[19]/Q
                         net (fo=3, routed)           0.704    11.942    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[31]_0[19]
    SLICE_X38Y348        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    11.993 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[19]_i_2/O
                         net (fo=1, routed)           0.509    12.502    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[19]_i_2_n_0
    SLICE_X37Y347        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090    12.592 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[19]_i_1/O
                         net (fo=1, routed)           0.058    12.650    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[19]
    SLICE_X37Y347        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.489    14.295    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y347        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[19]/C
                         clock pessimism             -0.584    13.711    
                         clock uncertainty           -0.180    13.531    
    SLICE_X37Y347        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    13.556    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                         -12.650    
  -------------------------------------------------------------------
                         slack                                  0.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.053ns (39.552%)  route 0.081ns (60.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    2.791ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.825ns (routing 1.125ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.779ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       1.825     2.791    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y313        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y313        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.830 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[14]/Q
                         net (fo=3, routed)           0.055     2.885    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[31]_0[14]
    SLICE_X39Y313        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     2.899 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[14]_i_1/O
                         net (fo=1, routed)           0.026     2.925    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[14]_i_1_n_0
    SLICE_X39Y313        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.678     2.281    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X39Y313        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[14]/C
                         clock pessimism              0.383     2.664    
                         clock uncertainty            0.180     2.843    
    SLICE_X39Y313        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.889    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.889    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.053ns (43.802%)  route 0.068ns (56.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.836ns (routing 1.125ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.779ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       1.836     2.802    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X40Y317        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y317        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.841 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[21]/Q
                         net (fo=1, routed)           0.051     2.892    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V[21]
    SLICE_X40Y317        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     2.906 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[21]_i_1/O
                         net (fo=1, routed)           0.017     2.923    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[21]_i_1_n_0
    SLICE_X40Y317        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.672     2.275    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X40Y317        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[21]/C
                         clock pessimism              0.383     2.658    
                         clock uncertainty            0.180     2.837    
    SLICE_X40Y317        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.883    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.062ns (50.000%)  route 0.062ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.837ns (routing 1.125ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.779ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       1.837     2.803    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X40Y304        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y304        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.842 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[6]/Q
                         net (fo=1, routed)           0.047     2.889    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V[6]
    SLICE_X40Y305        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     2.912 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[6]_i_1/O
                         net (fo=1, routed)           0.015     2.927    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[6]_i_1_n_0
    SLICE_X40Y305        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.675     2.278    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X40Y305        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[6]/C
                         clock pessimism              0.383     2.661    
                         clock uncertainty            0.180     2.840    
    SLICE_X40Y305        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.886    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.053ns (42.064%)  route 0.073ns (57.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    2.808ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.842ns (routing 1.125ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.779ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       1.842     2.808    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X39Y306        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y306        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.847 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[23]/Q
                         net (fo=1, routed)           0.049     2.896    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V[23]
    SLICE_X39Y307        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     2.910 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[23]_i_1/O
                         net (fo=1, routed)           0.024     2.934    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[23]_i_1_n_0
    SLICE_X39Y307        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.680     2.283    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X39Y307        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[23]/C
                         clock pessimism              0.383     2.666    
                         clock uncertainty            0.180     2.845    
    SLICE_X39Y307        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.891    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.061ns (48.413%)  route 0.065ns (51.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.837ns (routing 1.125ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.779ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       1.837     2.803    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X40Y306        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y306        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.842 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[15]/Q
                         net (fo=1, routed)           0.048     2.890    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V[15]
    SLICE_X40Y305        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     2.912 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[15]_i_1/O
                         net (fo=1, routed)           0.017     2.929    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[15]_i_1_n_0
    SLICE_X40Y305        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.675     2.278    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X40Y305        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[15]/C
                         clock pessimism              0.383     2.661    
                         clock uncertainty            0.180     2.840    
    SLICE_X40Y305        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.886    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.061ns (48.032%)  route 0.066ns (51.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    2.806ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.840ns (routing 1.125ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.779ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       1.840     2.806    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X39Y312        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y312        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.845 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[27]/Q
                         net (fo=1, routed)           0.050     2.895    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V[27]
    SLICE_X38Y312        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.917 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[27]_i_1/O
                         net (fo=1, routed)           0.016     2.933    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[27]_i_1_n_0
    SLICE_X38Y312        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.679     2.282    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X38Y312        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[27]/C
                         clock pessimism              0.383     2.665    
                         clock uncertainty            0.180     2.844    
    SLICE_X38Y312        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.890    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.080ns (32.258%)  route 0.168ns (67.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    2.735ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.769ns (routing 1.125ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.779ns, distribution 0.950ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       1.769     2.735    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X23Y313        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y313        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.774 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[13]/Q
                         net (fo=3, routed)           0.152     2.926    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[31]_0[13]
    SLICE_X26Y313        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041     2.967 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[13]_i_1/O
                         net (fo=1, routed)           0.016     2.983    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[13]_i_1_n_0
    SLICE_X26Y313        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.729     2.332    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X26Y313        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[13]/C
                         clock pessimism              0.383     2.715    
                         clock uncertainty            0.180     2.894    
    SLICE_X26Y313        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.940    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.109ns (48.879%)  route 0.114ns (51.121%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.749ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.783ns (routing 1.125ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.779ns, distribution 0.938ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       1.783     2.749    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X36Y354        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y354        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.788 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[6]/Q
                         net (fo=2, routed)           0.099     2.887    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[63]_0[6]
    SLICE_X36Y355        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.060     2.947 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[6]_i_2/O
                         net (fo=1, routed)           0.008     2.955    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[6]_i_2_n_0
    SLICE_X36Y355        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.010     2.965 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.007     2.972    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[6]
    SLICE_X36Y355        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.717     2.320    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X36Y355        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[6]/C
                         clock pessimism              0.383     2.703    
                         clock uncertainty            0.180     2.882    
    SLICE_X36Y355        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.928    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.235%)  route 0.147ns (61.765%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.774ns (routing 1.125ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.779ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       1.774     2.740    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X34Y352        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y352        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.779 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[9]/Q
                         net (fo=2, routed)           0.124     2.903    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_source_keep_V_reg[15]_0[9]
    SLICE_X34Y353        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041     2.944 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[9]_i_2/O
                         net (fo=1, routed)           0.016     2.960    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[9]_i_2_n_0
    SLICE_X34Y353        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     2.971 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.007     2.978    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[9]
    SLICE_X34Y353        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.721     2.324    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X34Y353        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[9]/C
                         clock pessimism              0.383     2.707    
                         clock uncertainty            0.180     2.886    
    SLICE_X34Y353        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.932    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.052ns (41.270%)  route 0.074ns (58.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    2.812ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.846ns (routing 1.125ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.679ns (routing 0.779ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.949    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y8          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.966 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y5 (CLOCK_ROOT)    net (fo=25412, routed)       1.846     2.812    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X39Y311        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y311        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.850 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[12]/Q
                         net (fo=1, routed)           0.050     2.900    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V[12]
    SLICE_X39Y312        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     2.914 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[12]_i_1/O
                         net (fo=1, routed)           0.024     2.938    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[12]_i_1_n_0
    SLICE_X39Y312        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.679     2.282    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X39Y312        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[12]/C
                         clock pessimism              0.383     2.665    
                         clock uncertainty            0.180     2.844    
    SLICE_X39Y312        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.890    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.890    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_project_1_clk_wiz_0
  To Clock:  clk_out3_project_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.833ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.170ns (16.882%)  route 0.837ns (83.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.794ns (routing 1.278ns, distribution 1.516ns)
  Clock Net Delay (Destination): 2.498ns (routing 1.162ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.794     4.051    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y28         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.132 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     4.356    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y28         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.445 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.613     5.058    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y29         FDCE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.498    14.304    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y29         FDCE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.287    14.017    
                         clock uncertainty           -0.060    13.957    
    SLICE_X28Y29         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    13.891    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.891    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  8.833    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.170ns (16.932%)  route 0.834ns (83.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 14.303 - 10.000 ) 
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.794ns (routing 1.278ns, distribution 1.516ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.162ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.794     4.051    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y28         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.132 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     4.356    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y28         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.445 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.610     5.055    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y29         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.497    14.303    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y29         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.287    14.016    
                         clock uncertainty           -0.060    13.956    
    SLICE_X28Y29         FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    13.890    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.170ns (16.932%)  route 0.834ns (83.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 14.303 - 10.000 ) 
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.794ns (routing 1.278ns, distribution 1.516ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.162ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.794     4.051    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y28         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.132 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     4.356    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y28         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.445 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.610     5.055    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y29         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.497    14.303    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y29         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.287    14.016    
                         clock uncertainty           -0.060    13.956    
    SLICE_X28Y29         FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066    13.890    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.170ns (16.932%)  route 0.834ns (83.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 14.303 - 10.000 ) 
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.794ns (routing 1.278ns, distribution 1.516ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.162ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.794     4.051    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y28         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.132 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     4.356    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y28         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.445 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.610     5.055    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y29         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.497    14.303    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y29         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.287    14.016    
                         clock uncertainty           -0.060    13.956    
    SLICE_X28Y29         FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066    13.890    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.170ns (16.932%)  route 0.834ns (83.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 14.303 - 10.000 ) 
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.794ns (routing 1.278ns, distribution 1.516ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.162ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.794     4.051    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y28         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.132 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     4.356    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y28         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.445 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.610     5.055    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y29         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.497    14.303    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y29         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.287    14.016    
                         clock uncertainty           -0.060    13.956    
    SLICE_X28Y29         FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.066    13.890    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.170ns (16.932%)  route 0.834ns (83.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 14.303 - 10.000 ) 
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.794ns (routing 1.278ns, distribution 1.516ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.162ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.794     4.051    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y28         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.132 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     4.356    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y28         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.445 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.610     5.055    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y29         FDCE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.497    14.303    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y29         FDCE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.287    14.016    
                         clock uncertainty           -0.060    13.956    
    SLICE_X28Y29         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    13.890    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.170ns (16.932%)  route 0.834ns (83.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 14.303 - 10.000 ) 
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.794ns (routing 1.278ns, distribution 1.516ns)
  Clock Net Delay (Destination): 2.497ns (routing 1.162ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.794     4.051    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y28         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.132 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     4.356    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y28         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.445 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.610     5.055    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y29         FDCE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.497    14.303    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y29         FDCE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.287    14.016    
                         clock uncertainty           -0.060    13.956    
    SLICE_X28Y29         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    13.890    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.170ns (17.137%)  route 0.822ns (82.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.794ns (routing 1.278ns, distribution 1.516ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.162ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.794     4.051    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y28         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.132 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     4.356    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y28         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.445 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.598     5.043    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X29Y29         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.494    14.300    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y29         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.287    14.013    
                         clock uncertainty           -0.060    13.953    
    SLICE_X29Y29         FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.066    13.887    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  8.844    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.170ns (17.137%)  route 0.822ns (82.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.794ns (routing 1.278ns, distribution 1.516ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.162ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.794     4.051    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y28         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.132 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     4.356    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y28         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.445 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.598     5.043    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X29Y29         FDCE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.494    14.300    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y29         FDCE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.287    14.013    
                         clock uncertainty           -0.060    13.953    
    SLICE_X29Y29         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    13.887    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  8.844    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.170ns (17.137%)  route 0.822ns (82.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.051ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.794ns (routing 1.278ns, distribution 1.516ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.162ns, distribution 1.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.662 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.712    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.109    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     0.982 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.229    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.257 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.794     4.051    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y28         FDRE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.132 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.224     4.356    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y28         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     4.445 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.598     5.043    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X29Y29         FDCE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.552 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.592    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.592 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.936    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.566 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    11.782    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.806 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        2.494    14.300    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y29         FDCE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.287    14.013    
                         clock uncertainty           -0.060    13.953    
    SLICE_X29Y29         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    13.887    project_1_i/PS_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.887    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  8.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Net Delay (Source):      1.548ns (routing 0.700ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.779ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.548     2.512    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y18         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.551 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.079     2.630    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y18         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.744     2.347    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X28Y18         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.180     2.527    
    SLICE_X28Y18         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     2.507    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.507    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      1.539ns (routing 0.700ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.779ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.539     2.503    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.543 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.093     2.636    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y27         FDCE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.735     2.338    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X26Y27         FDCE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.185     2.523    
    SLICE_X26Y27         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.503    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      1.539ns (routing 0.700ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.779ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.539     2.503    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.543 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.093     2.636    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y27         FDCE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.735     2.338    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X26Y27         FDCE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.185     2.523    
    SLICE_X26Y27         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.503    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    -0.185ns
  Clock Net Delay (Source):      1.539ns (routing 0.700ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.779ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.539     2.503    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.543 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.093     2.636    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X26Y27         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.731     2.334    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X26Y27         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.185     2.519    
    SLICE_X26Y27         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.499    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      1.548ns (routing 0.700ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.779ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.548     2.512    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y18         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.551 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.106     2.657    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y17         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.745     2.348    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X28Y17         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.186     2.534    
    SLICE_X28Y17         FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     2.514    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      1.548ns (routing 0.700ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.779ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.548     2.512    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y18         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.551 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.106     2.657    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y17         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.745     2.348    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X28Y17         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.186     2.534    
    SLICE_X28Y17         FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     2.514    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      1.548ns (routing 0.700ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.779ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.548     2.512    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y18         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.551 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.106     2.657    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y17         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.745     2.348    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X28Y17         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.186     2.534    
    SLICE_X28Y17         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     2.514    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      1.548ns (routing 0.700ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.779ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.548     2.512    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y18         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.551 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.106     2.657    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y17         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.745     2.348    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X28Y17         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.186     2.534    
    SLICE_X28Y17         FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     2.514    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      1.548ns (routing 0.700ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.779ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.548     2.512    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y18         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.551 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.105     2.656    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y17         FDCE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.743     2.346    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X28Y17         FDCE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.186     2.532    
    SLICE_X28Y17         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.512    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      1.548ns (routing 0.700ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.779ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.328 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.801 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     0.947    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.964 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.548     2.512    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y18         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.551 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.105     2.656    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y17         FDCE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.483    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.483 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.713    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.418 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.584    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.603 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=6599, routed)        1.743     2.346    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X28Y17         FDCE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.186     2.532    
    SLICE_X28Y17         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.512    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.170ns (18.260%)  route 0.761ns (81.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.467ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.422ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.754     1.980    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y98         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.061 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.203     2.264    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y98         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.353 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.558     2.911    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y97         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.557    11.739    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y97         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.163    11.902    
                         clock uncertainty           -0.176    11.727    
    SLICE_X24Y97         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.661    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.661    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.170ns (18.260%)  route 0.761ns (81.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.467ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.422ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.754     1.980    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y98         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.061 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.203     2.264    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y98         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.353 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.558     2.911    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y97         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.557    11.739    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y97         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.163    11.902    
                         clock uncertainty           -0.176    11.727    
    SLICE_X24Y97         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.661    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.661    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.170ns (18.260%)  route 0.761ns (81.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.467ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.422ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.754     1.980    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y98         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.061 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.203     2.264    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y98         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.353 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.558     2.911    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y97         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.557    11.739    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y97         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.163    11.902    
                         clock uncertainty           -0.176    11.727    
    SLICE_X24Y97         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.661    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.661    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.750ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.170ns (18.260%)  route 0.761ns (81.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.467ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.422ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.754     1.980    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y98         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.061 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.203     2.264    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y98         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.353 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.558     2.911    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X24Y97         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.557    11.739    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X24Y97         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.163    11.902    
                         clock uncertainty           -0.176    11.727    
    SLICE_X24Y97         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.661    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.661    
                         arrival time                          -2.911    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.170ns (18.559%)  route 0.746ns (81.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.467ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.422ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.754     1.980    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y98         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.061 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.203     2.264    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y98         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.353 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.543     2.896    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X25Y97         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.553    11.735    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y97         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.163    11.898    
                         clock uncertainty           -0.176    11.723    
    SLICE_X25Y97         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.657    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             8.761ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.170ns (18.559%)  route 0.746ns (81.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.735ns = ( 11.735 - 10.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.467ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.422ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.754     1.980    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y98         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.061 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.203     2.264    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y98         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.353 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.543     2.896    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X25Y97         FDPE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.553    11.735    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y97         FDPE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.163    11.898    
                         clock uncertainty           -0.176    11.723    
    SLICE_X25Y97         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066    11.657    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                          -2.896    
  -------------------------------------------------------------------
                         slack                                  8.761    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.170ns (18.579%)  route 0.745ns (81.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 11.737 - 10.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.467ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.422ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.754     1.980    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y98         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.061 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.203     2.264    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y98         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.353 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.542     2.895    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X25Y97         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.555    11.737    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y97         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.163    11.900    
                         clock uncertainty           -0.176    11.725    
    SLICE_X25Y97         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    11.659    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                  8.764    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.170ns (18.579%)  route 0.745ns (81.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 11.737 - 10.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.467ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.422ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.754     1.980    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y98         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.061 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.203     2.264    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y98         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.353 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.542     2.895    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X25Y97         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.555    11.737    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y97         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.163    11.900    
                         clock uncertainty           -0.176    11.725    
    SLICE_X25Y97         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    11.659    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                  8.764    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.170ns (18.579%)  route 0.745ns (81.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 11.737 - 10.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.467ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.422ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.754     1.980    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y98         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.061 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.203     2.264    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y98         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.353 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.542     2.895    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X25Y97         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.555    11.737    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y97         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.163    11.900    
                         clock uncertainty           -0.176    11.725    
    SLICE_X25Y97         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    11.659    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                  8.764    

Slack (MET) :             8.764ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.170ns (18.579%)  route 0.745ns (81.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.737ns = ( 11.737 - 10.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.467ns, distribution 1.287ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.422ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.754     1.980    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y98         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.061 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.203     2.264    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y98         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.353 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.542     2.895    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X25Y97         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.555    11.737    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y97         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.163    11.900    
                         clock uncertainty           -0.176    11.725    
    SLICE_X25Y97         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    11.659    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                  8.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.325%)  route 0.115ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.977ns (routing 0.252ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.282ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       0.977     1.097    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.136 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.115     1.251    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y26         FDCE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.120     1.267    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X25Y26         FDCE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.110     1.157    
    SLICE_X25Y26         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.137    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.325%)  route 0.115ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.977ns (routing 0.252ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.282ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       0.977     1.097    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.136 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.115     1.251    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y26         FDCE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.120     1.267    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X25Y26         FDCE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.110     1.157    
    SLICE_X25Y26         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.137    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.325%)  route 0.115ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.977ns (routing 0.252ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.282ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       0.977     1.097    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.136 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.115     1.251    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y26         FDCE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.120     1.267    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X25Y26         FDCE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.110     1.157    
    SLICE_X25Y26         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.137    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.325%)  route 0.115ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.977ns (routing 0.252ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.282ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       0.977     1.097    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.136 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.115     1.251    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y26         FDCE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.120     1.267    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X25Y26         FDCE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.110     1.157    
    SLICE_X25Y26         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.137    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.325%)  route 0.115ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.977ns (routing 0.252ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.282ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       0.977     1.097    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.136 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.115     1.251    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y26         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.116     1.263    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X25Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.110     1.153    
    SLICE_X25Y26         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.133    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.325%)  route 0.115ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.977ns (routing 0.252ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.282ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       0.977     1.097    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.136 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.115     1.251    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y26         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.116     1.263    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X25Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.110     1.153    
    SLICE_X25Y26         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.133    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.325%)  route 0.115ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.977ns (routing 0.252ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.282ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       0.977     1.097    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.136 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.115     1.251    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y26         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.116     1.263    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X25Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.110     1.153    
    SLICE_X25Y26         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.133    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.325%)  route 0.115ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.977ns (routing 0.252ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.282ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       0.977     1.097    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.136 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.115     1.251    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y26         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.116     1.263    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X25Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.110     1.153    
    SLICE_X25Y26         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.133    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.039ns (25.325%)  route 0.115ns (74.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.977ns (routing 0.252ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.282ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       0.977     1.097    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y26         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.136 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.115     1.251    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y26         FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.116     1.263    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X25Y26         FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.110     1.153    
    SLICE_X25Y26         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.133    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.955ns (routing 0.252ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.080ns (routing 0.282ns, distribution 0.798ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       0.955     1.075    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X26Y128        FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y128        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.115 f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.092     1.207    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X26Y129        FDPE                                         f  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/PS_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/PS_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y59        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/PS_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=10008, routed)       1.080     1.227    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X26Y129        FDPE                                         r  project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.130     1.097    
    SLICE_X26Y129        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.077    project_1_i/PS_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.130    





