<stg><name>fir_Pipeline_MAC</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %acc = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i8 127, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i19 0, i19 %acc

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc13:0 %i = load i8 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc13:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc13:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc13:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc13:4 %br_ln35 = br i1 %tmp, void %for.inc13.split, void %for.end15.exitStub

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="8">
<![CDATA[
for.inc13.split:1 %i_1_cast = zext i8 %i

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc13.split:3 %fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="fir_int_int_c_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="7">
<![CDATA[
for.inc13.split:4 %fir_int_int_c_load = load i7 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc13.split:7 %shift_reg_V_addr = getelementptr i8 %shift_reg_V, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="shift_reg_V_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="7">
<![CDATA[
for.inc13.split:8 %shift_reg_V_load = load i7 %shift_reg_V_addr

]]></Node>
<StgValue><ssdm name="shift_reg_V_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc13.split:13 %add_ln35 = add i8 %i, i8 255

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc13.split:14 %store_ln35 = store i8 %add_ln35, i8 %i_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="7">
<![CDATA[
for.inc13.split:4 %fir_int_int_c_load = load i7 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="32">
<![CDATA[
for.inc13.split:5 %trunc_ln1679 = trunc i32 %fir_int_int_c_load

]]></Node>
<StgValue><ssdm name="trunc_ln1679"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="5">
<![CDATA[
for.inc13.split:6 %sext_ln1679 = sext i5 %trunc_ln1679

]]></Node>
<StgValue><ssdm name="sext_ln1679"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="7">
<![CDATA[
for.inc13.split:8 %shift_reg_V_load = load i7 %shift_reg_V_addr

]]></Node>
<StgValue><ssdm name="shift_reg_V_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="8">
<![CDATA[
for.inc13.split:9 %sext_ln36 = sext i8 %shift_reg_V_load

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc13.split:10 %mul_ln36 = mul i13 %sext_ln1679, i13 %sext_ln36

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc13.split:10 %mul_ln36 = mul i13 %sext_ln1679, i13 %sext_ln36

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.inc13.split:0 %acc_load = load i19 %acc

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc13.split:10 %mul_ln36 = mul i13 %sext_ln1679, i13 %sext_ln36

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="19" op_0_bw="13">
<![CDATA[
for.inc13.split:11 %sext_ln36_1 = sext i13 %mul_ln36

]]></Node>
<StgValue><ssdm name="sext_ln36_1"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc13.split:12 %acc_1 = add i19 %sext_ln36_1, i19 %acc_load

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
for.end15.exitStub:0 %acc_load_1 = load i19 %acc

]]></Node>
<StgValue><ssdm name="acc_load_1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="19">
<![CDATA[
for.end15.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i19P0A, i19 %acc_out, i19 %acc_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
for.end15.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc13.split:2 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc13.split:12 %acc_1 = add i19 %sext_ln36_1, i19 %acc_load

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc13.split:15 %store_ln35 = store i19 %acc_1, i19 %acc

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
for.inc13.split:16 %br_ln35 = br void %for.inc13

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="acc_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="acc_out"/></StgValue>
</port>
<port id="59" name="fir_int_int_c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="fir_int_int_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="shift_reg_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="62" from="StgValue_61" to="acc" fromId="61" toId="8">
</dataflow>
<dataflow id="63" from="StgValue_61" to="i_1" fromId="61" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_64" to="store_ln0" fromId="64" toId="10">
</dataflow>
<dataflow id="66" from="i_1" to="store_ln0" fromId="9" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="store_ln0" fromId="67" toId="11">
</dataflow>
<dataflow id="69" from="acc" to="store_ln0" fromId="8" toId="11">
</dataflow>
<dataflow id="70" from="i_1" to="i" fromId="9" toId="13">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="71" toId="14">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specpipeline_ln0" fromId="73" toId="14">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specpipeline_ln0" fromId="75" toId="14">
</dataflow>
<dataflow id="77" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="14">
</dataflow>
<dataflow id="78" from="StgValue_75" to="specpipeline_ln0" fromId="75" toId="14">
</dataflow>
<dataflow id="80" from="p_str" to="specpipeline_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="82" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="81" toId="15">
</dataflow>
<dataflow id="83" from="i" to="tmp" fromId="13" toId="15">
</dataflow>
<dataflow id="85" from="StgValue_84" to="tmp" fromId="84" toId="15">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="86" toId="16">
</dataflow>
<dataflow id="89" from="StgValue_88" to="empty" fromId="88" toId="16">
</dataflow>
<dataflow id="90" from="StgValue_88" to="empty" fromId="88" toId="16">
</dataflow>
<dataflow id="91" from="StgValue_88" to="empty" fromId="88" toId="16">
</dataflow>
<dataflow id="92" from="tmp" to="br_ln35" fromId="15" toId="17">
</dataflow>
<dataflow id="93" from="i" to="i_1_cast" fromId="13" toId="18">
</dataflow>
<dataflow id="94" from="fir_int_int_c" to="fir_int_int_c_addr" fromId="59" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_95" to="fir_int_int_c_addr" fromId="95" toId="19">
</dataflow>
<dataflow id="97" from="i_1_cast" to="fir_int_int_c_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="98" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="19" toId="20">
</dataflow>
<dataflow id="99" from="shift_reg_V" to="shift_reg_V_addr" fromId="60" toId="21">
</dataflow>
<dataflow id="100" from="StgValue_95" to="shift_reg_V_addr" fromId="95" toId="21">
</dataflow>
<dataflow id="101" from="i_1_cast" to="shift_reg_V_addr" fromId="18" toId="21">
</dataflow>
<dataflow id="102" from="shift_reg_V_addr" to="shift_reg_V_load" fromId="21" toId="22">
</dataflow>
<dataflow id="103" from="i" to="add_ln35" fromId="13" toId="23">
</dataflow>
<dataflow id="105" from="StgValue_104" to="add_ln35" fromId="104" toId="23">
</dataflow>
<dataflow id="106" from="add_ln35" to="store_ln35" fromId="23" toId="24">
</dataflow>
<dataflow id="107" from="i_1" to="store_ln35" fromId="9" toId="24">
</dataflow>
<dataflow id="108" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="19" toId="25">
</dataflow>
<dataflow id="109" from="fir_int_int_c_load" to="trunc_ln1679" fromId="25" toId="26">
</dataflow>
<dataflow id="110" from="trunc_ln1679" to="sext_ln1679" fromId="26" toId="27">
</dataflow>
<dataflow id="111" from="shift_reg_V_addr" to="shift_reg_V_load" fromId="21" toId="28">
</dataflow>
<dataflow id="112" from="shift_reg_V_load" to="sext_ln36" fromId="28" toId="29">
</dataflow>
<dataflow id="113" from="sext_ln1679" to="mul_ln36" fromId="27" toId="30">
</dataflow>
<dataflow id="114" from="sext_ln36" to="mul_ln36" fromId="29" toId="30">
</dataflow>
<dataflow id="115" from="sext_ln1679" to="mul_ln36" fromId="27" toId="31">
</dataflow>
<dataflow id="116" from="sext_ln36" to="mul_ln36" fromId="29" toId="31">
</dataflow>
<dataflow id="117" from="acc" to="acc_load" fromId="8" toId="32">
</dataflow>
<dataflow id="118" from="sext_ln1679" to="mul_ln36" fromId="27" toId="33">
</dataflow>
<dataflow id="119" from="sext_ln36" to="mul_ln36" fromId="29" toId="33">
</dataflow>
<dataflow id="120" from="mul_ln36" to="sext_ln36_1" fromId="33" toId="34">
</dataflow>
<dataflow id="121" from="sext_ln36_1" to="acc_1" fromId="34" toId="35">
</dataflow>
<dataflow id="122" from="acc_load" to="acc_1" fromId="32" toId="35">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="123" toId="36">
</dataflow>
<dataflow id="126" from="empty_2" to="specloopname_ln24" fromId="125" toId="36">
</dataflow>
<dataflow id="127" from="sext_ln36_1" to="acc_1" fromId="34" toId="37">
</dataflow>
<dataflow id="128" from="acc_load" to="acc_1" fromId="32" toId="37">
</dataflow>
<dataflow id="129" from="acc_1" to="store_ln35" fromId="37" toId="38">
</dataflow>
<dataflow id="130" from="acc" to="store_ln35" fromId="8" toId="38">
</dataflow>
<dataflow id="131" from="acc" to="acc_load_1" fromId="8" toId="40">
</dataflow>
<dataflow id="133" from="_ssdm_op_Write.ap_auto.i19P0A" to="write_ln0" fromId="132" toId="41">
</dataflow>
<dataflow id="134" from="acc_out" to="write_ln0" fromId="58" toId="41">
</dataflow>
<dataflow id="135" from="acc_load_1" to="write_ln0" fromId="40" toId="41">
</dataflow>
<dataflow id="136" from="tmp" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="137" from="tmp" to="StgValue_5" fromId="15" toId="5">
</dataflow>
</dataflows>


</stg>
