============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 11:26:13 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(129)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(177)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 25 trigger nets, 25 data nets.
KIT-1004 : Chipwatcher code = 0001011001111111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=25,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=88) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=88) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=25,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=25,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=25,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=88)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=88)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=25,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=25,BUS_CTRL_NUM=66,BUS_WIDTH='{32'sb01000,32'sb01000,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010000,32'sb011000},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0101000,32'sb0111100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2041/20 useful/useless nets, 1148/9 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1032 : 1790/18 useful/useless nets, 1486/14 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 304 better
SYN-1014 : Optimize round 2
SYN-1032 : 1545/45 useful/useless nets, 1241/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1553/83 useful/useless nets, 1260/29 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2571 : Optimize after map_dsp, round 1, 118 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 50 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1955/4 useful/useless nets, 1662/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 182 (3.68), #lev = 5 (1.81)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 213 (3.62), #lev = 4 (1.78)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 429 instances into 213 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 297 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.098204s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (92.5%)

RUN-1004 : used memory is 146 MB, reserved memory is 110 MB, peak memory is 149 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net pll_list/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (196 clock/control pins, 0 other pins).
SYN-4027 : Net fifo_list/fifo_list/ram_inst/clkb is clkc2 of pll pll_list/pll_inst.
SYN-4019 : Net clk_in_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_in_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo_list/fifo_list/ram_inst/clkb as clock net
SYN-4025 : Tag rtl::Net pll_list/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1179 instances
RUN-0007 : 469 luts, 505 seqs, 103 mslices, 61 lslices, 18 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1483 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 835 nets have 2 pins
RUN-1001 : 500 nets have [3 - 5] pins
RUN-1001 : 91 nets have [6 - 10] pins
RUN-1001 : 33 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     254     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     243     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1177 instances, 469 luts, 505 seqs, 164 slices, 26 macros(164 instances: 103 mslices 61 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 342699
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1177.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 234540, overlap = 45
PHY-3002 : Step(2): len = 168694, overlap = 45
PHY-3002 : Step(3): len = 123741, overlap = 42.75
PHY-3002 : Step(4): len = 109478, overlap = 36
PHY-3002 : Step(5): len = 83938.1, overlap = 40.5
PHY-3002 : Step(6): len = 72924.8, overlap = 36
PHY-3002 : Step(7): len = 62709.5, overlap = 40.5
PHY-3002 : Step(8): len = 59979.4, overlap = 42.75
PHY-3002 : Step(9): len = 54887.5, overlap = 45
PHY-3002 : Step(10): len = 54212.6, overlap = 45
PHY-3002 : Step(11): len = 46337, overlap = 45
PHY-3002 : Step(12): len = 42726.5, overlap = 45
PHY-3002 : Step(13): len = 41186.6, overlap = 45
PHY-3002 : Step(14): len = 38401.8, overlap = 45
PHY-3002 : Step(15): len = 37770.8, overlap = 45
PHY-3002 : Step(16): len = 35596.1, overlap = 45.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.9882e-06
PHY-3002 : Step(17): len = 37247.4, overlap = 38.4375
PHY-3002 : Step(18): len = 38283, overlap = 40.875
PHY-3002 : Step(19): len = 39377.9, overlap = 41.0625
PHY-3002 : Step(20): len = 38183.8, overlap = 45.75
PHY-3002 : Step(21): len = 35642.8, overlap = 45.6875
PHY-3002 : Step(22): len = 35526.6, overlap = 45.6875
PHY-3002 : Step(23): len = 36832.5, overlap = 43.6875
PHY-3002 : Step(24): len = 37204.6, overlap = 41.4375
PHY-3002 : Step(25): len = 35337.5, overlap = 39.4375
PHY-3002 : Step(26): len = 34086.9, overlap = 37.25
PHY-3002 : Step(27): len = 33811.8, overlap = 39.6875
PHY-3002 : Step(28): len = 34274.7, overlap = 39.9375
PHY-3002 : Step(29): len = 34403.2, overlap = 40
PHY-3002 : Step(30): len = 32923, overlap = 40.0625
PHY-3002 : Step(31): len = 32725.6, overlap = 35.75
PHY-3002 : Step(32): len = 33234.9, overlap = 38
PHY-3002 : Step(33): len = 33328.9, overlap = 38
PHY-3002 : Step(34): len = 33194.9, overlap = 38.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.9764e-06
PHY-3002 : Step(35): len = 34258.8, overlap = 38.125
PHY-3002 : Step(36): len = 34343.5, overlap = 38.125
PHY-3002 : Step(37): len = 34285.3, overlap = 38.125
PHY-3002 : Step(38): len = 34262.2, overlap = 38.125
PHY-3002 : Step(39): len = 33865.4, overlap = 38.25
PHY-3002 : Step(40): len = 34023.2, overlap = 38.25
PHY-3002 : Step(41): len = 34370.3, overlap = 42.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.99528e-05
PHY-3002 : Step(42): len = 34854.8, overlap = 42.8125
PHY-3002 : Step(43): len = 34937.7, overlap = 42.8125
PHY-3002 : Step(44): len = 34962.1, overlap = 42.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017268s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(45): len = 40327.7, overlap = 15.9375
PHY-3002 : Step(46): len = 40390.6, overlap = 15.875
PHY-3002 : Step(47): len = 38411.4, overlap = 19.4375
PHY-3002 : Step(48): len = 38576.8, overlap = 18.7812
PHY-3002 : Step(49): len = 37873, overlap = 20.25
PHY-3002 : Step(50): len = 37404, overlap = 21.7812
PHY-3002 : Step(51): len = 35831.3, overlap = 21.5
PHY-3002 : Step(52): len = 35886.2, overlap = 22.3125
PHY-3002 : Step(53): len = 35604.7, overlap = 22.6562
PHY-3002 : Step(54): len = 35209.4, overlap = 26.625
PHY-3002 : Step(55): len = 34675, overlap = 23.75
PHY-3002 : Step(56): len = 34541.7, overlap = 21.5938
PHY-3002 : Step(57): len = 34331.8, overlap = 16.3125
PHY-3002 : Step(58): len = 34058.8, overlap = 17
PHY-3002 : Step(59): len = 33394.7, overlap = 19.375
PHY-3002 : Step(60): len = 33392.1, overlap = 19.125
PHY-3002 : Step(61): len = 33207.3, overlap = 18.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.02945e-05
PHY-3002 : Step(62): len = 33248, overlap = 20.9062
PHY-3002 : Step(63): len = 33311.2, overlap = 20.9688
PHY-3002 : Step(64): len = 33465.6, overlap = 22.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000140589
PHY-3002 : Step(65): len = 33083, overlap = 23.3125
PHY-3002 : Step(66): len = 33125.9, overlap = 24.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.26205e-05
PHY-3002 : Step(67): len = 34331.3, overlap = 61.7188
PHY-3002 : Step(68): len = 34331.3, overlap = 61.7188
PHY-3002 : Step(69): len = 33531.9, overlap = 61.9688
PHY-3002 : Step(70): len = 33666.4, overlap = 62
PHY-3002 : Step(71): len = 34186.1, overlap = 59.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.5241e-05
PHY-3002 : Step(72): len = 34545.7, overlap = 59.3438
PHY-3002 : Step(73): len = 34751.7, overlap = 59.6562
PHY-3002 : Step(74): len = 35567.6, overlap = 53.5312
PHY-3002 : Step(75): len = 35776.4, overlap = 42.0938
PHY-3002 : Step(76): len = 35048.4, overlap = 41.5938
PHY-3002 : Step(77): len = 35013.9, overlap = 41.6875
PHY-3002 : Step(78): len = 35065.3, overlap = 37.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.0482e-05
PHY-3002 : Step(79): len = 34968.1, overlap = 33.5938
PHY-3002 : Step(80): len = 34968.1, overlap = 33.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000100964
PHY-3002 : Step(81): len = 35299.2, overlap = 29.5625
PHY-3002 : Step(82): len = 35299.2, overlap = 29.5625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 76.84 peak overflow 4.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1483.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41112, over cnt = 146(0%), over = 567, worst = 16
PHY-1001 : End global iterations;  0.097523s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.0%)

PHY-1001 : Congestion index: top1 = 34.05, top5 = 17.89, top10 = 11.43, top15 = 8.25.
PHY-1001 : End incremental global routing;  0.164741s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (19.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 6043, tnet num: 1481, tinst num: 1177, tnode num: 8008, tedge num: 10079.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.175232s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (107.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.364814s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (64.2%)

OPT-1001 : Current memory(MB): used = 200, reserve = 164, peak = 200.
OPT-1001 : End physical optimization;  0.379893s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (65.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 469 LUT to BLE ...
SYN-4008 : Packed 469 LUT and 205 SEQ to BLE.
SYN-4003 : Packing 300 remaining SEQ's ...
SYN-4005 : Packed 178 SEQ with LUT/SLICE
SYN-4006 : 112 single LUT's are left
SYN-4006 : 122 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 591/930 primitive instances ...
PHY-3001 : End packing;  0.047769s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 535 instances
RUN-1001 : 247 mslices, 247 lslices, 18 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1283 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 617 nets have 2 pins
RUN-1001 : 512 nets have [3 - 5] pins
RUN-1001 : 97 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 533 instances, 494 slices, 26 macros(164 instances: 103 mslices 61 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 36001, Over = 39
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.61279e-05
PHY-3002 : Step(83): len = 35317, overlap = 39
PHY-3002 : Step(84): len = 35344.3, overlap = 39
PHY-3002 : Step(85): len = 35246.7, overlap = 37.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.22558e-05
PHY-3002 : Step(86): len = 35334, overlap = 37
PHY-3002 : Step(87): len = 35513.6, overlap = 36.25
PHY-3002 : Step(88): len = 35668.5, overlap = 36
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.45116e-05
PHY-3002 : Step(89): len = 36019.4, overlap = 32.5
PHY-3002 : Step(90): len = 36245.1, overlap = 30.75
PHY-3002 : Step(91): len = 36245.1, overlap = 30.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.173798s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (27.0%)

PHY-3001 : Trial Legalized: Len = 48033.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000923886
PHY-3002 : Step(92): len = 43648.5, overlap = 5
PHY-3002 : Step(93): len = 42242, overlap = 7.25
PHY-3002 : Step(94): len = 39597.6, overlap = 12.75
PHY-3002 : Step(95): len = 39322.2, overlap = 14.25
PHY-3002 : Step(96): len = 38595.5, overlap = 16
PHY-3002 : Step(97): len = 38517.5, overlap = 17
PHY-3002 : Step(98): len = 38420.3, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00184777
PHY-3002 : Step(99): len = 38406.5, overlap = 16.5
PHY-3002 : Step(100): len = 38406.5, overlap = 16.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00369554
PHY-3002 : Step(101): len = 38394.7, overlap = 16.25
PHY-3002 : Step(102): len = 38394.7, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005170s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 44153.4, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005667s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 2, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 44341.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 87/1283.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 53680, over cnt = 169(0%), over = 262, worst = 6
PHY-1002 : len = 54936, over cnt = 67(0%), over = 90, worst = 5
PHY-1002 : len = 55768, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 56064, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 56080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.205422s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (15.2%)

PHY-1001 : Congestion index: top1 = 29.35, top5 = 20.86, top10 = 15.17, top15 = 11.35.
PHY-1001 : End incremental global routing;  0.271825s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (17.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5223, tnet num: 1281, tinst num: 533, tnode num: 6681, tedge num: 9058.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.198226s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (86.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.494148s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (50.6%)

OPT-1001 : Current memory(MB): used = 202, reserve = 167, peak = 202.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001864s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1096/1283.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 56080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007886s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 29.35, top5 = 20.86, top10 = 15.17, top15 = 11.35.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002330s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.579292s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (53.9%)

RUN-1003 : finish command "place" in  4.722997s wall, 1.500000s user + 1.093750s system = 2.593750s CPU (54.9%)

RUN-1004 : used memory is 182 MB, reserved memory is 147 MB, peak memory is 203 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 535 instances
RUN-1001 : 247 mslices, 247 lslices, 18 pads, 16 brams, 0 dsps
RUN-1001 : There are total 1283 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 617 nets have 2 pins
RUN-1001 : 512 nets have [3 - 5] pins
RUN-1001 : 97 nets have [6 - 10] pins
RUN-1001 : 32 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 5223, tnet num: 1281, tinst num: 533, tnode num: 6681, tedge num: 9058.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 247 mslices, 247 lslices, 18 pads, 16 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1281 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 702 clock pins, and constraint 1458 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 53280, over cnt = 175(0%), over = 274, worst = 6
PHY-1002 : len = 54592, over cnt = 69(0%), over = 94, worst = 5
PHY-1002 : len = 55576, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 55720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.202041s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (30.9%)

PHY-1001 : Congestion index: top1 = 29.78, top5 = 20.74, top10 = 15.08, top15 = 11.27.
PHY-1001 : End global routing;  0.267173s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (46.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 233, reserve = 198, peak = 246.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 499, reserve = 468, peak = 499.
PHY-1001 : End build detailed router design. 3.956321s wall, 3.546875s user + 0.046875s system = 3.593750s CPU (90.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 26160, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.456847s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (97.6%)

PHY-1001 : Current memory(MB): used = 531, reserve = 501, peak = 531.
PHY-1001 : End phase 1; 1.468678s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (97.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 189952, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 532, reserve = 502, peak = 532.
PHY-1001 : End initial routed; 3.569960s wall, 2.750000s user + 0.031250s system = 2.781250s CPU (77.9%)

PHY-1001 : Current memory(MB): used = 532, reserve = 502, peak = 532.
PHY-1001 : End phase 2; 3.570016s wall, 2.750000s user + 0.031250s system = 2.781250s CPU (77.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 189880, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.040909s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 189976, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.028963s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (53.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 3 feed throughs used by 3 nets
PHY-1001 : End commit to database; 0.177622s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.8%)

PHY-1001 : Current memory(MB): used = 544, reserve = 515, peak = 544.
PHY-1001 : End phase 3; 0.385004s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (77.1%)

PHY-1003 : Routed, final wirelength = 189976
PHY-1001 : Current memory(MB): used = 545, reserve = 515, peak = 545.
PHY-1001 : End export database. 0.014700s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.3%)

PHY-1001 : End detail routing;  9.648476s wall, 8.203125s user + 0.125000s system = 8.328125s CPU (86.3%)

RUN-1003 : finish command "route" in  10.236880s wall, 8.640625s user + 0.125000s system = 8.765625s CPU (85.6%)

RUN-1004 : used memory is 477 MB, reserved memory is 447 MB, peak memory is 545 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      820   out of  19600    4.18%
#reg                      526   out of  19600    2.68%
#le                       942
  #lut only               416   out of    942   44.16%
  #reg only               122   out of    942   12.95%
  #lut&reg                404   out of    942   42.89%
#dsp                        0   out of     29    0.00%
#bram                      12   out of     64   18.75%
  #bram9k                  12
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                      Fanout
#1        fifo_list/fifo_list/ram_inst/clkb    GCLK               pll                pll_list/pll_inst.clkc2     227
#2        config_inst_syn_9                    GCLK               config             config_inst.jtck            116
#3        adc/clk_adc                          GCLK               mslice             adc/clk_adc_reg_syn_5.q0    8
#4        clk_in_dup_3                         GeneralRouting     io                 clk_in_syn_4.di             1
#5        pll_list/clk0_buf                    GCLK               pll                pll_list/pll_inst.clkc0     0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    clk_in        INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      IREG    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |942    |656     |164     |541     |16      |0       |
|  adc                               |adc_ctrl       |11     |11      |0       |10      |0       |0       |
|  anjian_list                       |anjian         |44     |36      |6       |23      |0       |0       |
|  fifo_list                         |fifo_ctrl      |140    |89      |45      |58      |4       |0       |
|    fifo_list                       |fifo           |105    |63      |36      |46      |4       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |55     |49      |6       |34      |0       |0       |
|  tx                                |uart_tx        |71     |49      |8       |39      |0       |0       |
|  type                              |type_choice    |108    |100     |8       |64      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |510    |319     |91      |296     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |510    |319     |91      |296     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |186    |107     |0       |177     |0       |0       |
|        reg_inst                    |register       |185    |106     |0       |176     |0       |0       |
|        tap_inst                    |tap            |1      |1       |0       |1       |0       |0       |
|      trigger_inst                  |trigger        |324    |212     |91      |119     |0       |0       |
|        bus_inst                    |bus_top        |92     |53      |30      |26      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |26     |15      |10      |5       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |37     |19      |10      |10      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |27     |17      |10      |9       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |131    |102     |29      |64      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       597   
    #2          2       373   
    #3          3        90   
    #4          4        49   
    #5        5-10       99   
    #6        11-50      38   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.84            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: a35b41782ea0b227425cc81495b0c19019c1beb5d4b299ef1f2a5113ab8f2b07 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 533
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1283, pip num: 12794
BIT-1002 : Init feedthrough completely, num: 3
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1347 valid insts, and 34410 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010110000001011001111111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.484997s wall, 13.625000s user + 0.109375s system = 13.734375s CPU (552.7%)

RUN-1004 : used memory is 478 MB, reserved memory is 452 MB, peak memory is 677 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_112613.log"
