Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar  5 20:09:01 2024
| Host         : SurfaceQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.856        0.000                      0                  389        0.144        0.000                      0                  389        3.000        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       30.856        0.000                      0                  389        0.144        0.000                      0                  389       19.500        0.000                       0                   211  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.856ns  (required time - arrival time)
  Source:                 engry/energycounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            engry/energycounter/c3/ff_02/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.589ns (29.358%)  route 6.230ns (70.642%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.630    -0.882    engry/energycounter/c1/clk
    SLICE_X4Y14          FDRE                                         r  engry/energycounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  engry/energycounter/c1/ff_02/Q
                         net (fo=10, routed)          1.263     0.838    engry/energycounter/c1/currentval[3]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.124     0.962 r  engry/energycounter/c1/energy1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.962    engry/energycounter/c1/energy1_carry_i_12_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.512 r  engry/energycounter/c1/energy1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.512    engry/energycounter/c2/energy1_carry_i_5[0]
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.626 r  engry/energycounter/c2/energy1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.626    engry/energycounter/c3/CO[0]
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.939 f  engry/energycounter/c3/energy1_carry__0_i_10/O[3]
                         net (fo=3, routed)           0.967     2.905    engry/energycounter/c1/topbar[3]
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.306     3.211 f  engry/energycounter/c1/ff_01_i_8__2/O
                         net (fo=2, routed)           0.814     4.025    engry/energycounter/c3/ff_01_4
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     4.149 f  engry/energycounter/c3/ff_01_i_5__5/O
                         net (fo=13, routed)          1.036     5.185    engry/energycounter/c1/ff_04_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.150     5.335 f  engry/energycounter/c1/ff_01_i_8__0/O
                         net (fo=2, routed)           0.827     6.162    engry/energycounter/c1/ff_01_i_8__0_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.328     6.490 r  engry/energycounter/c1/ff_01_i_4__9/O
                         net (fo=6, routed)           0.839     7.329    engry/energycounter/c2/ff_03_1
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.124     7.453 r  engry/energycounter/c2/ff_01_i_1__23/O
                         net (fo=5, routed)           0.484     7.937    engry/energycounter/c3/CE03_out
    SLICE_X4Y15          FDRE                                         r  engry/energycounter/c3/ff_02/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.511    38.516    engry/energycounter/c3/clk
    SLICE_X4Y15          FDRE                                         r  engry/energycounter/c3/ff_02/C
                         clock pessimism              0.577    39.092    
                         clock uncertainty           -0.094    38.998    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.205    38.793    engry/energycounter/c3/ff_02
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 30.856    

Slack (MET) :             30.856ns  (required time - arrival time)
  Source:                 engry/energycounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            engry/energycounter/c3/ff_03/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.589ns (29.358%)  route 6.230ns (70.642%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.630    -0.882    engry/energycounter/c1/clk
    SLICE_X4Y14          FDRE                                         r  engry/energycounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  engry/energycounter/c1/ff_02/Q
                         net (fo=10, routed)          1.263     0.838    engry/energycounter/c1/currentval[3]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.124     0.962 r  engry/energycounter/c1/energy1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.962    engry/energycounter/c1/energy1_carry_i_12_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.512 r  engry/energycounter/c1/energy1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.512    engry/energycounter/c2/energy1_carry_i_5[0]
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.626 r  engry/energycounter/c2/energy1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.626    engry/energycounter/c3/CO[0]
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.939 f  engry/energycounter/c3/energy1_carry__0_i_10/O[3]
                         net (fo=3, routed)           0.967     2.905    engry/energycounter/c1/topbar[3]
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.306     3.211 f  engry/energycounter/c1/ff_01_i_8__2/O
                         net (fo=2, routed)           0.814     4.025    engry/energycounter/c3/ff_01_4
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     4.149 f  engry/energycounter/c3/ff_01_i_5__5/O
                         net (fo=13, routed)          1.036     5.185    engry/energycounter/c1/ff_04_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.150     5.335 f  engry/energycounter/c1/ff_01_i_8__0/O
                         net (fo=2, routed)           0.827     6.162    engry/energycounter/c1/ff_01_i_8__0_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.328     6.490 r  engry/energycounter/c1/ff_01_i_4__9/O
                         net (fo=6, routed)           0.839     7.329    engry/energycounter/c2/ff_03_1
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.124     7.453 r  engry/energycounter/c2/ff_01_i_1__23/O
                         net (fo=5, routed)           0.484     7.937    engry/energycounter/c3/CE03_out
    SLICE_X4Y15          FDRE                                         r  engry/energycounter/c3/ff_03/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.511    38.516    engry/energycounter/c3/clk
    SLICE_X4Y15          FDRE                                         r  engry/energycounter/c3/ff_03/C
                         clock pessimism              0.577    39.092    
                         clock uncertainty           -0.094    38.998    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.205    38.793    engry/energycounter/c3/ff_03
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 30.856    

Slack (MET) :             30.856ns  (required time - arrival time)
  Source:                 engry/energycounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            engry/energycounter/c3/ff_04/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.589ns (29.358%)  route 6.230ns (70.642%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.630    -0.882    engry/energycounter/c1/clk
    SLICE_X4Y14          FDRE                                         r  engry/energycounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  engry/energycounter/c1/ff_02/Q
                         net (fo=10, routed)          1.263     0.838    engry/energycounter/c1/currentval[3]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.124     0.962 r  engry/energycounter/c1/energy1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.962    engry/energycounter/c1/energy1_carry_i_12_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.512 r  engry/energycounter/c1/energy1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.512    engry/energycounter/c2/energy1_carry_i_5[0]
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.626 r  engry/energycounter/c2/energy1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.626    engry/energycounter/c3/CO[0]
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.939 f  engry/energycounter/c3/energy1_carry__0_i_10/O[3]
                         net (fo=3, routed)           0.967     2.905    engry/energycounter/c1/topbar[3]
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.306     3.211 f  engry/energycounter/c1/ff_01_i_8__2/O
                         net (fo=2, routed)           0.814     4.025    engry/energycounter/c3/ff_01_4
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     4.149 f  engry/energycounter/c3/ff_01_i_5__5/O
                         net (fo=13, routed)          1.036     5.185    engry/energycounter/c1/ff_04_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.150     5.335 f  engry/energycounter/c1/ff_01_i_8__0/O
                         net (fo=2, routed)           0.827     6.162    engry/energycounter/c1/ff_01_i_8__0_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.328     6.490 r  engry/energycounter/c1/ff_01_i_4__9/O
                         net (fo=6, routed)           0.839     7.329    engry/energycounter/c2/ff_03_1
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.124     7.453 r  engry/energycounter/c2/ff_01_i_1__23/O
                         net (fo=5, routed)           0.484     7.937    engry/energycounter/c3/CE03_out
    SLICE_X4Y15          FDRE                                         r  engry/energycounter/c3/ff_04/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.511    38.516    engry/energycounter/c3/clk
    SLICE_X4Y15          FDRE                                         r  engry/energycounter/c3/ff_04/C
                         clock pessimism              0.577    39.092    
                         clock uncertainty           -0.094    38.998    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.205    38.793    engry/energycounter/c3/ff_04
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 30.856    

Slack (MET) :             30.856ns  (required time - arrival time)
  Source:                 engry/energycounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            engry/energycounter/c3/ff_05/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 2.589ns (29.358%)  route 6.230ns (70.642%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.630    -0.882    engry/energycounter/c1/clk
    SLICE_X4Y14          FDRE                                         r  engry/energycounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  engry/energycounter/c1/ff_02/Q
                         net (fo=10, routed)          1.263     0.838    engry/energycounter/c1/currentval[3]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.124     0.962 r  engry/energycounter/c1/energy1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.962    engry/energycounter/c1/energy1_carry_i_12_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.512 r  engry/energycounter/c1/energy1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.512    engry/energycounter/c2/energy1_carry_i_5[0]
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.626 r  engry/energycounter/c2/energy1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.626    engry/energycounter/c3/CO[0]
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.939 f  engry/energycounter/c3/energy1_carry__0_i_10/O[3]
                         net (fo=3, routed)           0.967     2.905    engry/energycounter/c1/topbar[3]
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.306     3.211 f  engry/energycounter/c1/ff_01_i_8__2/O
                         net (fo=2, routed)           0.814     4.025    engry/energycounter/c3/ff_01_4
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     4.149 f  engry/energycounter/c3/ff_01_i_5__5/O
                         net (fo=13, routed)          1.036     5.185    engry/energycounter/c1/ff_04_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.150     5.335 f  engry/energycounter/c1/ff_01_i_8__0/O
                         net (fo=2, routed)           0.827     6.162    engry/energycounter/c1/ff_01_i_8__0_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.328     6.490 r  engry/energycounter/c1/ff_01_i_4__9/O
                         net (fo=6, routed)           0.839     7.329    engry/energycounter/c2/ff_03_1
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.124     7.453 r  engry/energycounter/c2/ff_01_i_1__23/O
                         net (fo=5, routed)           0.484     7.937    engry/energycounter/c3/CE03_out
    SLICE_X4Y15          FDRE                                         r  engry/energycounter/c3/ff_05/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.511    38.516    engry/energycounter/c3/clk
    SLICE_X4Y15          FDRE                                         r  engry/energycounter/c3/ff_05/C
                         clock pessimism              0.577    39.092    
                         clock uncertainty           -0.094    38.998    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.205    38.793    engry/energycounter/c3/ff_05
  -------------------------------------------------------------------
                         required time                         38.793    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 30.856    

Slack (MET) :             30.890ns  (required time - arrival time)
  Source:                 engry/energycounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            engry/energycounter/c3/ff_01/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 2.589ns (29.387%)  route 6.221ns (70.613%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.630    -0.882    engry/energycounter/c1/clk
    SLICE_X4Y14          FDRE                                         r  engry/energycounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  engry/energycounter/c1/ff_02/Q
                         net (fo=10, routed)          1.263     0.838    engry/energycounter/c1/currentval[3]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.124     0.962 r  engry/energycounter/c1/energy1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.962    engry/energycounter/c1/energy1_carry_i_12_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.512 r  engry/energycounter/c1/energy1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.512    engry/energycounter/c2/energy1_carry_i_5[0]
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.626 r  engry/energycounter/c2/energy1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.626    engry/energycounter/c3/CO[0]
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.939 f  engry/energycounter/c3/energy1_carry__0_i_10/O[3]
                         net (fo=3, routed)           0.967     2.905    engry/energycounter/c1/topbar[3]
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.306     3.211 f  engry/energycounter/c1/ff_01_i_8__2/O
                         net (fo=2, routed)           0.814     4.025    engry/energycounter/c3/ff_01_4
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     4.149 f  engry/energycounter/c3/ff_01_i_5__5/O
                         net (fo=13, routed)          1.036     5.185    engry/energycounter/c1/ff_04_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.150     5.335 f  engry/energycounter/c1/ff_01_i_8__0/O
                         net (fo=2, routed)           0.827     6.162    engry/energycounter/c1/ff_01_i_8__0_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.328     6.490 r  engry/energycounter/c1/ff_01_i_4__9/O
                         net (fo=6, routed)           0.839     7.329    engry/energycounter/c2/ff_03_1
    SLICE_X1Y14          LUT4 (Prop_lut4_I3_O)        0.124     7.453 r  engry/energycounter/c2/ff_01_i_1__23/O
                         net (fo=5, routed)           0.476     7.928    engry/energycounter/c3/CE03_out
    SLICE_X2Y15          FDRE                                         r  engry/energycounter/c3/ff_01/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.513    38.518    engry/energycounter/c3/clk
    SLICE_X2Y15          FDRE                                         r  engry/energycounter/c3/ff_01/C
                         clock pessimism              0.564    39.081    
                         clock uncertainty           -0.094    38.987    
    SLICE_X2Y15          FDRE (Setup_fdre_C_CE)      -0.169    38.818    engry/energycounter/c3/ff_01
  -------------------------------------------------------------------
                         required time                         38.818    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                 30.890    

Slack (MET) :             30.953ns  (required time - arrival time)
  Source:                 engry/energycounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            engry/energycounter/c2/ff_01/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 2.589ns (29.719%)  route 6.123ns (70.281%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.630    -0.882    engry/energycounter/c1/clk
    SLICE_X4Y14          FDRE                                         r  engry/energycounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  engry/energycounter/c1/ff_02/Q
                         net (fo=10, routed)          1.263     0.838    engry/energycounter/c1/currentval[3]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.124     0.962 r  engry/energycounter/c1/energy1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.962    engry/energycounter/c1/energy1_carry_i_12_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.512 r  engry/energycounter/c1/energy1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.512    engry/energycounter/c2/energy1_carry_i_5[0]
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.626 r  engry/energycounter/c2/energy1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.626    engry/energycounter/c3/CO[0]
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.939 f  engry/energycounter/c3/energy1_carry__0_i_10/O[3]
                         net (fo=3, routed)           0.967     2.905    engry/energycounter/c1/topbar[3]
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.306     3.211 f  engry/energycounter/c1/ff_01_i_8__2/O
                         net (fo=2, routed)           0.814     4.025    engry/energycounter/c3/ff_01_4
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     4.149 f  engry/energycounter/c3/ff_01_i_5__5/O
                         net (fo=13, routed)          1.036     5.185    engry/energycounter/c1/ff_04_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.150     5.335 f  engry/energycounter/c1/ff_01_i_8__0/O
                         net (fo=2, routed)           0.827     6.162    engry/energycounter/c1/ff_01_i_8__0_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.328     6.490 r  engry/energycounter/c1/ff_01_i_4__9/O
                         net (fo=6, routed)           0.625     7.115    engry/energycounter/c1/ff_02_1
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.239 r  engry/energycounter/c1/ff_01_i_1__24/O
                         net (fo=5, routed)           0.591     7.830    engry/energycounter/c2/CE0_0
    SLICE_X1Y14          FDRE                                         r  engry/energycounter/c2/ff_01/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.514    38.519    engry/energycounter/c2/clk
    SLICE_X1Y14          FDRE                                         r  engry/energycounter/c2/ff_01/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.094    38.988    
    SLICE_X1Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.783    engry/energycounter/c2/ff_01
  -------------------------------------------------------------------
                         required time                         38.783    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                 30.953    

Slack (MET) :             31.142ns  (required time - arrival time)
  Source:                 engry/energycounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            engry/energycounter/c2/ff_02/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 2.589ns (30.379%)  route 5.933ns (69.621%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.630    -0.882    engry/energycounter/c1/clk
    SLICE_X4Y14          FDRE                                         r  engry/energycounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  engry/energycounter/c1/ff_02/Q
                         net (fo=10, routed)          1.263     0.838    engry/energycounter/c1/currentval[3]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.124     0.962 r  engry/energycounter/c1/energy1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.962    engry/energycounter/c1/energy1_carry_i_12_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.512 r  engry/energycounter/c1/energy1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.512    engry/energycounter/c2/energy1_carry_i_5[0]
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.626 r  engry/energycounter/c2/energy1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.626    engry/energycounter/c3/CO[0]
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.939 f  engry/energycounter/c3/energy1_carry__0_i_10/O[3]
                         net (fo=3, routed)           0.967     2.905    engry/energycounter/c1/topbar[3]
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.306     3.211 f  engry/energycounter/c1/ff_01_i_8__2/O
                         net (fo=2, routed)           0.814     4.025    engry/energycounter/c3/ff_01_4
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     4.149 f  engry/energycounter/c3/ff_01_i_5__5/O
                         net (fo=13, routed)          1.036     5.185    engry/energycounter/c1/ff_04_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.150     5.335 f  engry/energycounter/c1/ff_01_i_8__0/O
                         net (fo=2, routed)           0.827     6.162    engry/energycounter/c1/ff_01_i_8__0_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.328     6.490 r  engry/energycounter/c1/ff_01_i_4__9/O
                         net (fo=6, routed)           0.625     7.115    engry/energycounter/c1/ff_02_1
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.239 r  engry/energycounter/c1/ff_01_i_1__24/O
                         net (fo=5, routed)           0.402     7.641    engry/energycounter/c2/CE0_0
    SLICE_X0Y14          FDRE                                         r  engry/energycounter/c2/ff_02/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.514    38.519    engry/energycounter/c2/clk
    SLICE_X0Y14          FDRE                                         r  engry/energycounter/c2/ff_02/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.094    38.988    
    SLICE_X0Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.783    engry/energycounter/c2/ff_02
  -------------------------------------------------------------------
                         required time                         38.783    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                 31.142    

Slack (MET) :             31.142ns  (required time - arrival time)
  Source:                 engry/energycounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            engry/energycounter/c2/ff_03/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 2.589ns (30.379%)  route 5.933ns (69.621%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.630    -0.882    engry/energycounter/c1/clk
    SLICE_X4Y14          FDRE                                         r  engry/energycounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  engry/energycounter/c1/ff_02/Q
                         net (fo=10, routed)          1.263     0.838    engry/energycounter/c1/currentval[3]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.124     0.962 r  engry/energycounter/c1/energy1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.962    engry/energycounter/c1/energy1_carry_i_12_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.512 r  engry/energycounter/c1/energy1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.512    engry/energycounter/c2/energy1_carry_i_5[0]
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.626 r  engry/energycounter/c2/energy1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.626    engry/energycounter/c3/CO[0]
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.939 f  engry/energycounter/c3/energy1_carry__0_i_10/O[3]
                         net (fo=3, routed)           0.967     2.905    engry/energycounter/c1/topbar[3]
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.306     3.211 f  engry/energycounter/c1/ff_01_i_8__2/O
                         net (fo=2, routed)           0.814     4.025    engry/energycounter/c3/ff_01_4
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     4.149 f  engry/energycounter/c3/ff_01_i_5__5/O
                         net (fo=13, routed)          1.036     5.185    engry/energycounter/c1/ff_04_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.150     5.335 f  engry/energycounter/c1/ff_01_i_8__0/O
                         net (fo=2, routed)           0.827     6.162    engry/energycounter/c1/ff_01_i_8__0_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.328     6.490 r  engry/energycounter/c1/ff_01_i_4__9/O
                         net (fo=6, routed)           0.625     7.115    engry/energycounter/c1/ff_02_1
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.239 r  engry/energycounter/c1/ff_01_i_1__24/O
                         net (fo=5, routed)           0.402     7.641    engry/energycounter/c2/CE0_0
    SLICE_X0Y14          FDRE                                         r  engry/energycounter/c2/ff_03/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.514    38.519    engry/energycounter/c2/clk
    SLICE_X0Y14          FDRE                                         r  engry/energycounter/c2/ff_03/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.094    38.988    
    SLICE_X0Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.783    engry/energycounter/c2/ff_03
  -------------------------------------------------------------------
                         required time                         38.783    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                 31.142    

Slack (MET) :             31.142ns  (required time - arrival time)
  Source:                 engry/energycounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            engry/energycounter/c2/ff_04/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 2.589ns (30.379%)  route 5.933ns (69.621%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.630    -0.882    engry/energycounter/c1/clk
    SLICE_X4Y14          FDRE                                         r  engry/energycounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  engry/energycounter/c1/ff_02/Q
                         net (fo=10, routed)          1.263     0.838    engry/energycounter/c1/currentval[3]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.124     0.962 r  engry/energycounter/c1/energy1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.962    engry/energycounter/c1/energy1_carry_i_12_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.512 r  engry/energycounter/c1/energy1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.512    engry/energycounter/c2/energy1_carry_i_5[0]
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.626 r  engry/energycounter/c2/energy1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.626    engry/energycounter/c3/CO[0]
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.939 f  engry/energycounter/c3/energy1_carry__0_i_10/O[3]
                         net (fo=3, routed)           0.967     2.905    engry/energycounter/c1/topbar[3]
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.306     3.211 f  engry/energycounter/c1/ff_01_i_8__2/O
                         net (fo=2, routed)           0.814     4.025    engry/energycounter/c3/ff_01_4
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     4.149 f  engry/energycounter/c3/ff_01_i_5__5/O
                         net (fo=13, routed)          1.036     5.185    engry/energycounter/c1/ff_04_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.150     5.335 f  engry/energycounter/c1/ff_01_i_8__0/O
                         net (fo=2, routed)           0.827     6.162    engry/energycounter/c1/ff_01_i_8__0_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.328     6.490 r  engry/energycounter/c1/ff_01_i_4__9/O
                         net (fo=6, routed)           0.625     7.115    engry/energycounter/c1/ff_02_1
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.239 r  engry/energycounter/c1/ff_01_i_1__24/O
                         net (fo=5, routed)           0.402     7.641    engry/energycounter/c2/CE0_0
    SLICE_X0Y14          FDRE                                         r  engry/energycounter/c2/ff_04/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.514    38.519    engry/energycounter/c2/clk
    SLICE_X0Y14          FDRE                                         r  engry/energycounter/c2/ff_04/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.094    38.988    
    SLICE_X0Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.783    engry/energycounter/c2/ff_04
  -------------------------------------------------------------------
                         required time                         38.783    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                 31.142    

Slack (MET) :             31.142ns  (required time - arrival time)
  Source:                 engry/energycounter/c1/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            engry/energycounter/c2/ff_05/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 2.589ns (30.379%)  route 5.933ns (69.621%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.630    -0.882    engry/energycounter/c1/clk
    SLICE_X4Y14          FDRE                                         r  engry/energycounter/c1/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.456    -0.426 f  engry/energycounter/c1/ff_02/Q
                         net (fo=10, routed)          1.263     0.838    engry/energycounter/c1/currentval[3]
    SLICE_X3Y13          LUT1 (Prop_lut1_I0_O)        0.124     0.962 r  engry/energycounter/c1/energy1_carry_i_12/O
                         net (fo=1, routed)           0.000     0.962    engry/energycounter/c1/energy1_carry_i_12_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.512 r  engry/energycounter/c1/energy1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.512    engry/energycounter/c2/energy1_carry_i_5[0]
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.626 r  engry/energycounter/c2/energy1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.626    engry/energycounter/c3/CO[0]
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.939 f  engry/energycounter/c3/energy1_carry__0_i_10/O[3]
                         net (fo=3, routed)           0.967     2.905    engry/energycounter/c1/topbar[3]
    SLICE_X5Y13          LUT3 (Prop_lut3_I0_O)        0.306     3.211 f  engry/energycounter/c1/ff_01_i_8__2/O
                         net (fo=2, routed)           0.814     4.025    engry/energycounter/c3/ff_01_4
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     4.149 f  engry/energycounter/c3/ff_01_i_5__5/O
                         net (fo=13, routed)          1.036     5.185    engry/energycounter/c1/ff_04_2
    SLICE_X2Y14          LUT2 (Prop_lut2_I1_O)        0.150     5.335 f  engry/energycounter/c1/ff_01_i_8__0/O
                         net (fo=2, routed)           0.827     6.162    engry/energycounter/c1/ff_01_i_8__0_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.328     6.490 r  engry/energycounter/c1/ff_01_i_4__9/O
                         net (fo=6, routed)           0.625     7.115    engry/energycounter/c1/ff_02_1
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     7.239 r  engry/energycounter/c1/ff_01_i_1__24/O
                         net (fo=5, routed)           0.402     7.641    engry/energycounter/c2/CE0_0
    SLICE_X0Y14          FDRE                                         r  engry/energycounter/c2/ff_05/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         1.514    38.519    engry/energycounter/c2/clk
    SLICE_X0Y14          FDRE                                         r  engry/energycounter/c2/ff_05/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.094    38.988    
    SLICE_X0Y14          FDRE (Setup_fdre_C_CE)      -0.205    38.783    engry/energycounter/c2/ff_05
  -------------------------------------------------------------------
                         required time                         38.783    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                 31.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 BUS_Right/Random/sh_00/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Right/Random/sh_17[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.566    -0.615    BUS_Right/Random/clk
    SLICE_X11Y4          FDRE                                         r  BUS_Right/Random/sh_00/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  BUS_Right/Random/sh_00/Q
                         net (fo=3, routed)           0.078    -0.396    BUS_Right/Random/rnd[0]
    SLICE_X11Y4          FDRE                                         r  BUS_Right/Random/sh_17[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.836    -0.854    BUS_Right/Random/clk
    SLICE_X11Y4          FDRE                                         r  BUS_Right/Random/sh_17[1]/C
                         clock pessimism              0.238    -0.615    
    SLICE_X11Y4          FDRE (Hold_fdre_C_D)         0.075    -0.540    BUS_Right/Random/sh_17[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 BUS_Mid/Random/sh_00/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Mid/Random/sh_17[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.563    -0.618    BUS_Mid/Random/clk
    SLICE_X13Y12         FDRE                                         r  BUS_Mid/Random/sh_00/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  BUS_Mid/Random/sh_00/Q
                         net (fo=3, routed)           0.079    -0.398    BUS_Mid/Random/rnd[0]
    SLICE_X13Y12         FDRE                                         r  BUS_Mid/Random/sh_17[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.832    -0.858    BUS_Mid/Random/clk
    SLICE_X13Y12         FDRE                                         r  BUS_Mid/Random/sh_17[1]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X13Y12         FDRE (Hold_fdre_C_D)         0.075    -0.543    BUS_Mid/Random/sh_17[1]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.398    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 BUS_Right/Random/sh_00/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Right/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.489%)  route 0.113ns (44.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.566    -0.615    BUS_Right/Random/clk
    SLICE_X11Y4          FDRE                                         r  BUS_Right/Random/sh_00/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  BUS_Right/Random/sh_00/Q
                         net (fo=3, routed)           0.113    -0.361    BUS_Right/rnd[0]
    SLICE_X10Y4          FDRE                                         r  BUS_Right/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.836    -0.854    BUS_Right/clk
    SLICE_X10Y4          FDRE                                         r  BUS_Right/ff_01/C
                         clock pessimism              0.251    -0.602    
    SLICE_X10Y4          FDRE (Hold_fdre_C_D)         0.085    -0.517    BUS_Right/ff_01
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 engry/energycounter/c2/ff_03/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            engry/energycounter/c2/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.845%)  route 0.088ns (32.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.591    -0.590    engry/energycounter/c2/clk
    SLICE_X0Y14          FDRE                                         r  engry/energycounter/c2/ff_03/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  engry/energycounter/c2/ff_03/Q
                         net (fo=6, routed)           0.088    -0.361    engry/energycounter/c2/currentval[7]
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.045    -0.316 r  engry/energycounter/c2/ff_01_i_2__18/O
                         net (fo=1, routed)           0.000    -0.316    engry/energycounter/c2/B_4
    SLICE_X1Y14          FDRE                                         r  engry/energycounter/c2/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.861    -0.829    engry/energycounter/c2/clk
    SLICE_X1Y14          FDRE                                         r  engry/energycounter/c2/ff_01/C
                         clock pessimism              0.251    -0.577    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.091    -0.486    engry/energycounter/c2/ff_01
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 BUS_Mid/Random/sh_17[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Mid/ff_03/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.563    -0.618    BUS_Mid/Random/clk
    SLICE_X13Y12         FDRE                                         r  BUS_Mid/Random/sh_17[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  BUS_Mid/Random/sh_17[2]/Q
                         net (fo=2, routed)           0.112    -0.365    BUS_Mid/rnd[2]
    SLICE_X14Y12         FDRE                                         r  BUS_Mid/ff_03/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.832    -0.858    BUS_Mid/clk
    SLICE_X14Y12         FDRE                                         r  BUS_Mid/ff_03/C
                         clock pessimism              0.254    -0.603    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.063    -0.540    BUS_Mid/ff_03
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 BUS_Mid/Random/sh_17[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Mid/ff_04/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.563    -0.618    BUS_Mid/Random/clk
    SLICE_X13Y12         FDRE                                         r  BUS_Mid/Random/sh_17[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  BUS_Mid/Random/sh_17[3]/Q
                         net (fo=2, routed)           0.114    -0.363    BUS_Mid/rnd[3]
    SLICE_X14Y12         FDRE                                         r  BUS_Mid/ff_04/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.832    -0.858    BUS_Mid/clk
    SLICE_X14Y12         FDRE                                         r  BUS_Mid/ff_04/C
                         clock pessimism              0.254    -0.603    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.063    -0.540    BUS_Mid/ff_04
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 BUS_Left/Random/sh_17[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left/ff_03/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.566    -0.615    BUS_Left/Random/clk
    SLICE_X13Y6          FDRE                                         r  BUS_Left/Random/sh_17[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  BUS_Left/Random/sh_17[2]/Q
                         net (fo=2, routed)           0.124    -0.350    BUS_Left/rnd[2]
    SLICE_X13Y7          FDRE                                         r  BUS_Left/ff_03/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.835    -0.855    BUS_Left/clk
    SLICE_X13Y7          FDRE                                         r  BUS_Left/ff_03/C
                         clock pessimism              0.254    -0.600    
    SLICE_X13Y7          FDRE (Hold_fdre_C_D)         0.070    -0.530    BUS_Left/ff_03
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 BUS_Left/Random/sh_17[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left/ff_04/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.566    -0.615    BUS_Left/Random/clk
    SLICE_X13Y6          FDRE                                         r  BUS_Left/Random/sh_17[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  BUS_Left/Random/sh_17[3]/Q
                         net (fo=2, routed)           0.123    -0.351    BUS_Left/rnd[3]
    SLICE_X13Y7          FDRE                                         r  BUS_Left/ff_04/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.835    -0.855    BUS_Left/clk
    SLICE_X13Y7          FDRE                                         r  BUS_Left/ff_04/C
                         clock pessimism              0.254    -0.600    
    SLICE_X13Y7          FDRE (Hold_fdre_C_D)         0.066    -0.534    BUS_Left/ff_04
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 BUS_Left/Random/sh_00/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left/Random/sh_17[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.434%)  route 0.079ns (32.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.565    -0.616    BUS_Left/Random/clk
    SLICE_X14Y7          FDRE                                         r  BUS_Left/Random/sh_00/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  BUS_Left/Random/sh_00/Q
                         net (fo=3, routed)           0.079    -0.373    BUS_Left/Random/rnd[0]
    SLICE_X14Y7          FDRE                                         r  BUS_Left/Random/sh_17[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.835    -0.855    BUS_Left/Random/clk
    SLICE_X14Y7          FDRE                                         r  BUS_Left/Random/sh_17[1]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.060    -0.556    BUS_Left/Random/sh_17[1]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 BUS_Left/Movement_bot/c1/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left/Movement_bot/c1/ff_04/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.212ns (66.575%)  route 0.106ns (33.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.564    -0.617    BUS_Left/Movement_bot/c1/clk
    SLICE_X12Y11         FDRE                                         r  BUS_Left/Movement_bot/c1/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  BUS_Left/Movement_bot/c1/ff_05/Q
                         net (fo=12, routed)          0.106    -0.347    BUS_Left/Movement_bot/c1/ff_05_0
    SLICE_X13Y11         LUT4 (Prop_lut4_I0_O)        0.048    -0.299 r  BUS_Left/Movement_bot/c1/ff_04_i_1__1/O
                         net (fo=1, routed)           0.000    -0.299    BUS_Left/Movement_bot/c1/B_1
    SLICE_X13Y11         FDRE                                         r  BUS_Left/Movement_bot/c1/ff_04/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_out1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=209, routed)         0.834    -0.856    BUS_Left/Movement_bot/c1/clk
    SLICE_X13Y11         FDRE                                         r  BUS_Left/Movement_bot/c1/ff_04/C
                         clock pessimism              0.251    -0.604    
    SLICE_X13Y11         FDRE (Hold_fdre_C_D)         0.107    -0.497    BUS_Left/Movement_bot/c1/ff_04
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y10     BUS_Left/Movement_bot/c1/ff_01/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y14      BUS_Left/Movement_top/c1/ff_04/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y14      BUS_Left/Movement_top/c1/ff_05/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y15     BUS_Left/Movement_top/c2/ff_01/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y15      BUS_Left/Movement_top/c2/ff_02/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y15      BUS_Left/Movement_top/c2/ff_03/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y12     BUS_Mid/Movement_bot/c1/ff_01/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y16     BUS_Mid/Movement_top/c2/ff_02/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y15      engry/energycounter/c3/ff_01/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y14      BUS_Left/Movement_top/c1/ff_04/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y14      BUS_Left/Movement_top/c1/ff_05/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y15     BUS_Left/Movement_top/c2/ff_01/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y12     BUS_Mid/Movement_bot/c1/ff_01/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y16     BUS_Mid/Movement_top/c2/ff_02/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y16     BUS_Mid/Movement_top/c2/ff_02/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y16     BUS_Mid/Movement_top/c2/ff_05/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y16     BUS_Mid/Movement_top/c2/ff_05/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y16     BUS_Mid/Movement_top/c3/ff_01/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y10     BUS_Left/Movement_bot/c1/ff_01/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y14      BUS_Left/Movement_top/c1/ff_04/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y14      BUS_Left/Movement_top/c1/ff_04/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y14      BUS_Left/Movement_top/c1/ff_05/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y14      BUS_Left/Movement_top/c1/ff_05/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y15     BUS_Left/Movement_top/c2/ff_01/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y15     BUS_Left/Movement_top/c2/ff_01/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y15      BUS_Left/Movement_top/c2/ff_02/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y15      BUS_Left/Movement_top/c2/ff_02/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y15      BUS_Left/Movement_top/c2/ff_03/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



