input {
  gate: logic
  delay: virtual_cv
  }

output logic
