#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Mar 26 2013 14:54:34

#File Generated:     Dec 3 2014 08:46:25

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\bin/sjplacer.exe --proj-name Enhed --netlist-vh2 Enhed_p.vh2 --arch-file C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\dev/psoc4/psoc4a/placer.ark --rrg-file C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\dev/psoc4/psoc4a/route_arch-rrg.cydata --irq-file C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\dev/psoc4/psoc4a/irqconn.cydata --dsi-conn-file C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\dev/psoc4/psoc4a/dsiconn.cydata --pins-file pins_44-TQFP.xml --lib-file Enhed_p.lib --sdc-file Enhed.sdc --io-pcf Enhed.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Jul 22 2013	11:20:09

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - Enhed_p.vh2
Architecture file         - C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\dev/psoc4/psoc4a/placer.ark
Package                   - 
Defparam file             - 
SDC file                  - Enhed.sdc
Output directory          - .
Timing library            - Enhed_p.lib
IO Placement file         - Enhed.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "Enhed_p.vh2"
D2065: Reading arch file : "C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\dev/psoc4/psoc4a/placer.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	2
    Number of Sequential MCs    	:	2
    Number of DPs               	:	4
    Number of Controls          	:	2
    Number of Status            	:	2
    Number of SyncCells         	:	0
    Number of count7cells       	:	0

Device Utilization Summary after Packing
    Macrocells                  :	4/32
    UDBS                        :	4/4
    IOs                         :	11/36


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 9
Clock: ADC_SAR_Seq_0_intClock | Frequency: N/A       | Target:   3.0 MHz
Clock: ADC_SAR_Seq_0_intClock(FFB) | Frequency: N/A       | Target:   3.0 MHz
Clock: CyHFCLK              | Frequency:  41.7 MHz | Target:   6.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   6.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:   6.0 MHz
Clock: SPIS_1_SCBCLK        | Frequency: N/A       | Target:   6.0 MHz
Clock: SPIS_1_SCBCLK(FFB)   | Frequency: N/A       | Target:   6.0 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 9
Clock: ADC_SAR_Seq_0_intClock | Frequency: N/A       | Target:   3.0 MHz
Clock: ADC_SAR_Seq_0_intClock(FFB) | Frequency: N/A       | Target:   3.0 MHz
Clock: CyHFCLK              | Frequency:  41.7 MHz | Target:   6.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   6.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:   6.0 MHz
Clock: SPIS_1_SCBCLK        | Frequency: N/A       | Target:   6.0 MHz
Clock: SPIS_1_SCBCLK(FFB)   | Frequency: N/A       | Target:   6.0 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.1 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	2
    Number of Sequential MCs    	:	2
    Number of DPs               	:	4
    Number of Controls          	:	2
    Number of Status            	:	2
    Number of SyncCells         	:	0
    Number of count7cells       	:	0
    Number of IOs       	:	11

Device Utilization Summary
    Macrocells                  :	4/32
    IOs                         :	11/36



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 9
Clock: ADC_SAR_Seq_0_intClock | Frequency: N/A       | Target:   3.0 MHz
Clock: ADC_SAR_Seq_0_intClock(FFB) | Frequency: N/A       | Target:   3.0 MHz
Clock: CyHFCLK              | Frequency:  41.7 MHz | Target:   6.6 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   6.0 MHz
Clock: CyLFCLK              | Frequency: N/A       | Target:   0.0 MHz
Clock: CySYSCLK             | Frequency: N/A       | Target:   6.0 MHz
Clock: SPIS_1_SCBCLK        | Frequency: N/A       | Target:   6.0 MHz
Clock: SPIS_1_SCBCLK(FFB)   | Frequency: N/A       | Target:   6.0 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 0.5 sec.

