Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Mon Nov  5 13:04:34 2018
| Host         : a10p18 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file digicode_chenillard_timing_summary_routed.rpt -pb digicode_chenillard_timing_summary_routed.pb -rpx digicode_chenillard_timing_summary_routed.rpx -warn_on_violation
| Design       : digicode_chenillard
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: cmp_chenillard/clock/clk_4hz_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cmp_clock/clk_4hz_reg__0/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cmp_digicode/cmp_clock/q_reg[18]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.180        0.000                      0                  118        0.263        0.000                      0                  118        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.180        0.000                      0                  118        0.263        0.000                      0                  118        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 cmp_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_clock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 2.272ns (42.611%)  route 3.060ns (57.389%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  cmp_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cmp_clock/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    cmp_clock/counter_reg[0]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  cmp_clock/counter_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     6.676    cmp_clock/counter_reg[0]_i_8__0_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  cmp_clock/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.793    cmp_clock/counter_reg[0]_i_9__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  cmp_clock/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.910    cmp_clock/counter_reg[0]_i_12__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cmp_clock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.027    cmp_clock/counter_reg[0]_i_11__0_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cmp_clock/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.144    cmp_clock/counter_reg[0]_i_13__0_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 f  cmp_clock/counter_reg[0]_i_10__0/O[1]
                         net (fo=1, routed)           0.976     8.444    cmp_clock/counter_reg[0]_i_10__0_n_6
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.306     8.750 r  cmp_clock/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.502     9.252    cmp_clock/counter[0]_i_4__0_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     9.376 r  cmp_clock/counter[0]_i_1__0/O
                         net (fo=24, routed)          1.042    10.418    cmp_clock/counter[0]_i_1__0_n_0
    SLICE_X39Y49         FDRE                                         r  cmp_clock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  cmp_clock/counter_reg[20]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    cmp_clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 cmp_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_clock/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 2.272ns (42.611%)  route 3.060ns (57.389%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  cmp_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cmp_clock/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    cmp_clock/counter_reg[0]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  cmp_clock/counter_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     6.676    cmp_clock/counter_reg[0]_i_8__0_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  cmp_clock/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.793    cmp_clock/counter_reg[0]_i_9__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  cmp_clock/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.910    cmp_clock/counter_reg[0]_i_12__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cmp_clock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.027    cmp_clock/counter_reg[0]_i_11__0_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cmp_clock/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.144    cmp_clock/counter_reg[0]_i_13__0_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 f  cmp_clock/counter_reg[0]_i_10__0/O[1]
                         net (fo=1, routed)           0.976     8.444    cmp_clock/counter_reg[0]_i_10__0_n_6
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.306     8.750 r  cmp_clock/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.502     9.252    cmp_clock/counter[0]_i_4__0_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     9.376 r  cmp_clock/counter[0]_i_1__0/O
                         net (fo=24, routed)          1.042    10.418    cmp_clock/counter[0]_i_1__0_n_0
    SLICE_X39Y49         FDRE                                         r  cmp_clock/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  cmp_clock/counter_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    cmp_clock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 cmp_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_clock/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 2.272ns (42.611%)  route 3.060ns (57.389%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  cmp_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cmp_clock/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    cmp_clock/counter_reg[0]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  cmp_clock/counter_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     6.676    cmp_clock/counter_reg[0]_i_8__0_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  cmp_clock/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.793    cmp_clock/counter_reg[0]_i_9__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  cmp_clock/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.910    cmp_clock/counter_reg[0]_i_12__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cmp_clock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.027    cmp_clock/counter_reg[0]_i_11__0_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cmp_clock/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.144    cmp_clock/counter_reg[0]_i_13__0_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 f  cmp_clock/counter_reg[0]_i_10__0/O[1]
                         net (fo=1, routed)           0.976     8.444    cmp_clock/counter_reg[0]_i_10__0_n_6
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.306     8.750 r  cmp_clock/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.502     9.252    cmp_clock/counter[0]_i_4__0_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     9.376 r  cmp_clock/counter[0]_i_1__0/O
                         net (fo=24, routed)          1.042    10.418    cmp_clock/counter[0]_i_1__0_n_0
    SLICE_X39Y49         FDRE                                         r  cmp_clock/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  cmp_clock/counter_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    cmp_clock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 cmp_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_clock/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.332ns  (logic 2.272ns (42.611%)  route 3.060ns (57.389%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  cmp_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cmp_clock/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    cmp_clock/counter_reg[0]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  cmp_clock/counter_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     6.676    cmp_clock/counter_reg[0]_i_8__0_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  cmp_clock/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.793    cmp_clock/counter_reg[0]_i_9__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  cmp_clock/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.910    cmp_clock/counter_reg[0]_i_12__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cmp_clock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.027    cmp_clock/counter_reg[0]_i_11__0_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cmp_clock/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.144    cmp_clock/counter_reg[0]_i_13__0_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 f  cmp_clock/counter_reg[0]_i_10__0/O[1]
                         net (fo=1, routed)           0.976     8.444    cmp_clock/counter_reg[0]_i_10__0_n_6
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.306     8.750 r  cmp_clock/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.502     9.252    cmp_clock/counter[0]_i_4__0_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     9.376 r  cmp_clock/counter[0]_i_1__0/O
                         net (fo=24, routed)          1.042    10.418    cmp_clock/counter[0]_i_1__0_n_0
    SLICE_X39Y49         FDRE                                         r  cmp_clock/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  cmp_clock/counter_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    cmp_clock/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 cmp_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_clock/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 2.272ns (43.776%)  route 2.918ns (56.224%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  cmp_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cmp_clock/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    cmp_clock/counter_reg[0]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  cmp_clock/counter_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     6.676    cmp_clock/counter_reg[0]_i_8__0_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  cmp_clock/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.793    cmp_clock/counter_reg[0]_i_9__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  cmp_clock/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.910    cmp_clock/counter_reg[0]_i_12__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cmp_clock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.027    cmp_clock/counter_reg[0]_i_11__0_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cmp_clock/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.144    cmp_clock/counter_reg[0]_i_13__0_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 f  cmp_clock/counter_reg[0]_i_10__0/O[1]
                         net (fo=1, routed)           0.976     8.444    cmp_clock/counter_reg[0]_i_10__0_n_6
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.306     8.750 r  cmp_clock/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.502     9.252    cmp_clock/counter[0]_i_4__0_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     9.376 r  cmp_clock/counter[0]_i_1__0/O
                         net (fo=24, routed)          0.900    10.276    cmp_clock/counter[0]_i_1__0_n_0
    SLICE_X39Y48         FDRE                                         r  cmp_clock/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  cmp_clock/counter_reg[16]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    cmp_clock/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 cmp_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_clock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 2.272ns (43.776%)  route 2.918ns (56.224%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  cmp_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cmp_clock/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    cmp_clock/counter_reg[0]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  cmp_clock/counter_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     6.676    cmp_clock/counter_reg[0]_i_8__0_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  cmp_clock/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.793    cmp_clock/counter_reg[0]_i_9__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  cmp_clock/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.910    cmp_clock/counter_reg[0]_i_12__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cmp_clock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.027    cmp_clock/counter_reg[0]_i_11__0_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cmp_clock/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.144    cmp_clock/counter_reg[0]_i_13__0_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 f  cmp_clock/counter_reg[0]_i_10__0/O[1]
                         net (fo=1, routed)           0.976     8.444    cmp_clock/counter_reg[0]_i_10__0_n_6
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.306     8.750 r  cmp_clock/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.502     9.252    cmp_clock/counter[0]_i_4__0_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     9.376 r  cmp_clock/counter[0]_i_1__0/O
                         net (fo=24, routed)          0.900    10.276    cmp_clock/counter[0]_i_1__0_n_0
    SLICE_X39Y48         FDRE                                         r  cmp_clock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  cmp_clock/counter_reg[17]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    cmp_clock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 cmp_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_clock/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 2.272ns (43.776%)  route 2.918ns (56.224%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  cmp_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cmp_clock/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    cmp_clock/counter_reg[0]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  cmp_clock/counter_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     6.676    cmp_clock/counter_reg[0]_i_8__0_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  cmp_clock/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.793    cmp_clock/counter_reg[0]_i_9__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  cmp_clock/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.910    cmp_clock/counter_reg[0]_i_12__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cmp_clock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.027    cmp_clock/counter_reg[0]_i_11__0_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cmp_clock/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.144    cmp_clock/counter_reg[0]_i_13__0_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 f  cmp_clock/counter_reg[0]_i_10__0/O[1]
                         net (fo=1, routed)           0.976     8.444    cmp_clock/counter_reg[0]_i_10__0_n_6
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.306     8.750 r  cmp_clock/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.502     9.252    cmp_clock/counter[0]_i_4__0_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     9.376 r  cmp_clock/counter[0]_i_1__0/O
                         net (fo=24, routed)          0.900    10.276    cmp_clock/counter[0]_i_1__0_n_0
    SLICE_X39Y48         FDRE                                         r  cmp_clock/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  cmp_clock/counter_reg[18]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    cmp_clock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 cmp_clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_clock/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 2.272ns (43.776%)  route 2.918ns (56.224%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  cmp_clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cmp_clock/counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.081    cmp_clock/counter_reg[0]
    SLICE_X38Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  cmp_clock/counter_reg[0]_i_8__0/CO[3]
                         net (fo=1, routed)           0.000     6.676    cmp_clock/counter_reg[0]_i_8__0_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  cmp_clock/counter_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.793    cmp_clock/counter_reg[0]_i_9__0_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  cmp_clock/counter_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     6.910    cmp_clock/counter_reg[0]_i_12__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  cmp_clock/counter_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.027    cmp_clock/counter_reg[0]_i_11__0_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  cmp_clock/counter_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     7.144    cmp_clock/counter_reg[0]_i_13__0_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 f  cmp_clock/counter_reg[0]_i_10__0/O[1]
                         net (fo=1, routed)           0.976     8.444    cmp_clock/counter_reg[0]_i_10__0_n_6
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.306     8.750 r  cmp_clock/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.502     9.252    cmp_clock/counter[0]_i_4__0_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I1_O)        0.124     9.376 r  cmp_clock/counter[0]_i_1__0/O
                         net (fo=24, routed)          0.900    10.276    cmp_clock/counter[0]_i_1__0_n_0
    SLICE_X39Y48         FDRE                                         r  cmp_clock/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  cmp_clock/counter_reg[19]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    cmp_clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 cmp_chenillard/clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chenillard/clock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.157ns (41.820%)  route 3.001ns (58.180%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    cmp_chenillard/clock/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  cmp_chenillard/clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cmp_chenillard/clock/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.084    cmp_chenillard/clock/counter_reg[0]
    SLICE_X30Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  cmp_chenillard/clock/counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.679    cmp_chenillard/clock/counter_reg[0]_i_8_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  cmp_chenillard/clock/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.796    cmp_chenillard/clock/counter_reg[0]_i_9_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  cmp_chenillard/clock/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.913    cmp_chenillard/clock/counter_reg[0]_i_12_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  cmp_chenillard/clock/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.030    cmp_chenillard/clock/counter_reg[0]_i_11_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  cmp_chenillard/clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.147    cmp_chenillard/clock/counter_reg[0]_i_13_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.366 r  cmp_chenillard/clock/counter_reg[0]_i_10/O[0]
                         net (fo=1, routed)           0.834     8.199    cmp_chenillard/clock/counter_reg[0]_i_10_n_7
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.295     8.494 r  cmp_chenillard/clock/counter[0]_i_5/O
                         net (fo=2, routed)           0.605     9.099    cmp_chenillard/clock/counter[0]_i_5_n_0
    SLICE_X29Y45         LUT4 (Prop_lut4_I2_O)        0.124     9.223 r  cmp_chenillard/clock/counter[0]_i_1/O
                         net (fo=24, routed)          1.021    10.244    cmp_chenillard/clock/clear
    SLICE_X31Y48         FDRE                                         r  cmp_chenillard/clock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    cmp_chenillard/clock/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  cmp_chenillard/clock/counter_reg[20]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    cmp_chenillard/clock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 cmp_chenillard/clock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chenillard/clock/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.157ns (41.820%)  route 3.001ns (58.180%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    cmp_chenillard/clock/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  cmp_chenillard/clock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  cmp_chenillard/clock/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.084    cmp_chenillard/clock/counter_reg[0]
    SLICE_X30Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.679 r  cmp_chenillard/clock/counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.679    cmp_chenillard/clock/counter_reg[0]_i_8_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.796 r  cmp_chenillard/clock/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.796    cmp_chenillard/clock/counter_reg[0]_i_9_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.913 r  cmp_chenillard/clock/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.913    cmp_chenillard/clock/counter_reg[0]_i_12_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.030 r  cmp_chenillard/clock/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.030    cmp_chenillard/clock/counter_reg[0]_i_11_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  cmp_chenillard/clock/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.147    cmp_chenillard/clock/counter_reg[0]_i_13_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.366 r  cmp_chenillard/clock/counter_reg[0]_i_10/O[0]
                         net (fo=1, routed)           0.834     8.199    cmp_chenillard/clock/counter_reg[0]_i_10_n_7
    SLICE_X29Y47         LUT6 (Prop_lut6_I1_O)        0.295     8.494 r  cmp_chenillard/clock/counter[0]_i_5/O
                         net (fo=2, routed)           0.605     9.099    cmp_chenillard/clock/counter[0]_i_5_n_0
    SLICE_X29Y45         LUT4 (Prop_lut4_I2_O)        0.124     9.223 r  cmp_chenillard/clock/counter[0]_i_1/O
                         net (fo=24, routed)          1.021    10.244    cmp_chenillard/clock/clear
    SLICE_X31Y48         FDRE                                         r  cmp_chenillard/clock/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    cmp_chenillard/clock/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  cmp_chenillard/clock/counter_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X31Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    cmp_chenillard/clock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  4.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmp_chenillard/clock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chenillard/clock/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.563     1.446    cmp_chenillard/clock/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  cmp_chenillard/clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cmp_chenillard/clock/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.706    cmp_chenillard/clock/counter_reg[11]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  cmp_chenillard/clock/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    cmp_chenillard/clock/counter_reg[8]_i_1_n_4
    SLICE_X31Y45         FDRE                                         r  cmp_chenillard/clock/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    cmp_chenillard/clock/clk_IBUF_BUFG
    SLICE_X31Y45         FDRE                                         r  cmp_chenillard/clock/counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    cmp_chenillard/clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmp_chenillard/clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chenillard/clock/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.563     1.446    cmp_chenillard/clock/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  cmp_chenillard/clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cmp_chenillard/clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.706    cmp_chenillard/clock/counter_reg[15]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  cmp_chenillard/clock/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    cmp_chenillard/clock/counter_reg[12]_i_1_n_4
    SLICE_X31Y46         FDRE                                         r  cmp_chenillard/clock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    cmp_chenillard/clock/clk_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  cmp_chenillard/clock/counter_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    cmp_chenillard/clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmp_chenillard/clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chenillard/clock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.563     1.446    cmp_chenillard/clock/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  cmp_chenillard/clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cmp_chenillard/clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.706    cmp_chenillard/clock/counter_reg[3]
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  cmp_chenillard/clock/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.814    cmp_chenillard/clock/counter_reg[0]_i_2_n_4
    SLICE_X31Y43         FDRE                                         r  cmp_chenillard/clock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    cmp_chenillard/clock/clk_IBUF_BUFG
    SLICE_X31Y43         FDRE                                         r  cmp_chenillard/clock/counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    cmp_chenillard/clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmp_chenillard/clock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_chenillard/clock/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.563     1.446    cmp_chenillard/clock/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  cmp_chenillard/clock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cmp_chenillard/clock/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.706    cmp_chenillard/clock/counter_reg[7]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  cmp_chenillard/clock/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    cmp_chenillard/clock/counter_reg[4]_i_1_n_4
    SLICE_X31Y44         FDRE                                         r  cmp_chenillard/clock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    cmp_chenillard/clock/clk_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  cmp_chenillard/clock/counter_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    cmp_chenillard/clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmp_clock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_clock/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.563     1.446    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  cmp_clock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cmp_clock/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.706    cmp_clock/counter_reg[11]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  cmp_clock/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    cmp_clock/counter_reg[8]_i_1__0_n_4
    SLICE_X39Y46         FDRE                                         r  cmp_clock/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  cmp_clock/counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    cmp_clock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmp_clock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_clock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.563     1.446    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  cmp_clock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cmp_clock/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.706    cmp_clock/counter_reg[3]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  cmp_clock/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.814    cmp_clock/counter_reg[0]_i_2__0_n_4
    SLICE_X39Y44         FDRE                                         r  cmp_clock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  cmp_clock/counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    cmp_clock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmp_clock/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_clock/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.563     1.446    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  cmp_clock/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cmp_clock/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.706    cmp_clock/counter_reg[7]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  cmp_clock/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    cmp_clock/counter_reg[4]_i_1__0_n_4
    SLICE_X39Y45         FDRE                                         r  cmp_clock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.832     1.959    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  cmp_clock/counter_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    cmp_clock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmp_clock/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_clock/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  cmp_clock/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cmp_clock/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.707    cmp_clock/counter_reg[15]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  cmp_clock/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.815    cmp_clock/counter_reg[12]_i_1__0_n_4
    SLICE_X39Y47         FDRE                                         r  cmp_clock/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.833     1.960    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  cmp_clock/counter_reg[15]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    cmp_clock/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmp_clock/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_clock/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  cmp_clock/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cmp_clock/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.707    cmp_clock/counter_reg[19]
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  cmp_clock/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.815    cmp_clock/counter_reg[16]_i_1__0_n_4
    SLICE_X39Y48         FDRE                                         r  cmp_clock/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.833     1.960    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  cmp_clock/counter_reg[19]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    cmp_clock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cmp_clock/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmp_clock/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  cmp_clock/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cmp_clock/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    cmp_clock/counter_reg[23]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  cmp_clock/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.815    cmp_clock/counter_reg[20]_i_1__0_n_4
    SLICE_X39Y49         FDRE                                         r  cmp_clock/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.833     1.960    cmp_clock/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  cmp_clock/counter_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    cmp_clock/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y45   cmp_chenillard/clock/clk_4hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y43   cmp_chenillard/clock/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   cmp_chenillard/clock/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y45   cmp_chenillard/clock/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y46   cmp_chenillard/clock/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y46   cmp_chenillard/clock/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y46   cmp_chenillard/clock/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y46   cmp_chenillard/clock/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   cmp_chenillard/clock/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y45   cmp_chenillard/clock/clk_4hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   cmp_chenillard/clock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   cmp_chenillard/clock/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   cmp_chenillard/clock/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   cmp_chenillard/clock/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   cmp_chenillard/clock/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   cmp_chenillard/clock/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   cmp_chenillard/clock/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   cmp_chenillard/clock/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   cmp_chenillard/clock/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   cmp_chenillard/clock/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   cmp_chenillard/clock/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y45   cmp_chenillard/clock/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   cmp_chenillard/clock/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   cmp_chenillard/clock/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   cmp_chenillard/clock/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   cmp_chenillard/clock/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   cmp_chenillard/clock/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   cmp_chenillard/clock/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y43   cmp_chenillard/clock/counter_reg[3]/C



