{
  "Top": "kernel_mhsa",
  "RtlTop": "kernel_mhsa",
  "RtlPrefix": "",
  "RtlSubPrefix": "kernel_mhsa_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "versal",
    "Device": "xcv80",
    "Package": "-lsva4737",
    "Speed": "-2MHP-e-S",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "current_token": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "current_token_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "current_token_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "position": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "position",
          "usage": "data",
          "direction": "in"
        }]
    },
    "wq": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "wq_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "wq_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "wk": {
      "index": "3",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem5",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "wk_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "wk_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "wv": {
      "index": "4",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem6",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "wv_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "wv_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "wo": {
      "index": "5",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem7",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "wo_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "wo_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "key_cache": {
      "index": "6",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "key_cache_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "key_cache_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "value_cache": {
      "index": "7",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem3",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "value_cache_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "value_cache_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "layer": {
      "index": "8",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "layer",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kernel_mhsa"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_mhsa",
    "Version": "1.0",
    "DisplayName": "Kernel_mhsa",
    "Revision": "2114286447",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kernel_mhsa_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/kernel_MHSA.cpp",
      "..\/..\/kernel_MHSA.hpp",
      "..\/..\/kernel_Rope.cpp",
      "..\/..\/kernel_Rope.hpp",
      "..\/..\/kernel_MatMul.cpp",
      "..\/..\/kernel_MatMul.hpp",
      "..\/..\/kernel_Softmax.cpp",
      "..\/..\/kernel_Softmax.hpp",
      "..\/..\/kernel_RMS_Norm.cpp",
      "..\/..\/kernel_RMS_Norm.hpp",
      "..\/..\/tensor.hpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/kernel_mhsa_att_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_mhsa_att_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/kernel_mhsa_Block_entry_att_0_wr_proc.vhd",
      "impl\/vhdl\/kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2.vhd",
      "impl\/vhdl\/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD.vhd",
      "impl\/vhdl\/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE.vhd",
      "impl\/vhdl\/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1.vhd",
      "impl\/vhdl\/kernel_mhsa_Block_entry_gmem0_rd_proc.vhd",
      "impl\/vhdl\/kernel_mhsa_Block_entry_proc.vhd",
      "impl\/vhdl\/kernel_mhsa_Block_entry_xb_0_wr_proc.vhd",
      "impl\/vhdl\/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK.vhd",
      "impl\/vhdl\/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3.vhd",
      "impl\/vhdl\/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.vhd",
      "impl\/vhdl\/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT.vhd",
      "impl\/vhdl\/kernel_mhsa_Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_vec_mat.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_vec_mat_4.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_vec_mat_7.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_vec_mat_10.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_vec_mat_Pipeline_VITIS_LOOP_48_1.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.vhd",
      "impl\/vhdl\/kernel_mhsa_compute_vec_mat_vec_local_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/kernel_mhsa_control_s_axi.vhd",
      "impl\/vhdl\/kernel_mhsa_ctlz_30_30_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_ctlz_32_32_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_entry_proc.vhd",
      "impl\/vhdl\/kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_x.vhd",
      "impl\/vhdl\/kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d4_S.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d64_A.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d64_A_x.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d64_A_x0.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d64_A_x1.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d128_A.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d128_A_x.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d128_A_x0.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d128_A_x1.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d256_A.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d256_A_x.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d256_A_x0.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w32_d256_A_x1.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w33_d2_S.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w33_d4_S.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/kernel_mhsa_fifo_w64_d7_S.vhd",
      "impl\/vhdl\/kernel_mhsa_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/kernel_mhsa_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_gmem0_m_axi.vhd",
      "impl\/vhdl\/kernel_mhsa_gmem1_m_axi.vhd",
      "impl\/vhdl\/kernel_mhsa_gmem2_m_axi.vhd",
      "impl\/vhdl\/kernel_mhsa_gmem3_m_axi.vhd",
      "impl\/vhdl\/kernel_mhsa_gmem5_m_axi.vhd",
      "impl\/vhdl\/kernel_mhsa_gmem6_m_axi.vhd",
      "impl\/vhdl\/kernel_mhsa_gmem7_m_axi.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_softmax.vhd",
      "impl\/vhdl\/kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_mhsa_load_mat_burst.vhd",
      "impl\/vhdl\/kernel_mhsa_load_mat_burst_3.vhd",
      "impl\/vhdl\/kernel_mhsa_load_mat_burst_6.vhd",
      "impl\/vhdl\/kernel_mhsa_load_mat_burst_9.vhd",
      "impl\/vhdl\/kernel_mhsa_load_vec.vhd",
      "impl\/vhdl\/kernel_mhsa_load_vec_2.vhd",
      "impl\/vhdl\/kernel_mhsa_load_vec_5.vhd",
      "impl\/vhdl\/kernel_mhsa_load_vec_8.vhd",
      "impl\/vhdl\/kernel_mhsa_Loop_CACHE_STORE_proc.vhd",
      "impl\/vhdl\/kernel_mhsa_Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE.vhd",
      "impl\/vhdl\/kernel_mhsa_Loop_OUTPUT_WRITE_proc.vhd",
      "impl\/vhdl\/kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1.vhd",
      "impl\/vhdl\/kernel_mhsa_matmul_1.vhd",
      "impl\/vhdl\/kernel_mhsa_matmul_1_Loop_VITIS_LOOP_113_1_proc.vhd",
      "impl\/vhdl\/kernel_mhsa_matmul_216_1.vhd",
      "impl\/vhdl\/kernel_mhsa_matmul_216_1_Loop_VITIS_LOOP_113_1_proc.vhd",
      "impl\/vhdl\/kernel_mhsa_matmul_216_218_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc.vhd",
      "impl\/vhdl\/kernel_mhsa_matmul_216_219_1.vhd",
      "impl\/vhdl\/kernel_mhsa_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_10s_36s_36_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_15ns_13s_28_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_15ns_14ns_29_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_15ns_15ns_30_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_22ns_21s_43_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_22ns_22ns_44_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_25s_39ns_63_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_29ns_28ns_57_2_1.vhd",
      "impl\/vhdl\/kernel_mhsa_mul_80s_24ns_80_2_1.vhd",
      "impl\/vhdl\/kernel_mhsa_out_q_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/kernel_mhsa_out_q_RAM_2P_BRAM_1R1W_memcore.vhd",
      "impl\/vhdl\/kernel_mhsa_out_q_rope_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_mhsa_out_q_rope_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/kernel_mhsa_pow_generic_float_s.vhd",
      "impl\/vhdl\/kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb.vhd",
      "impl\/vhdl\/kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_1.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_1_Pipeline_VITIS_LOOP_16_1.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/kernel_mhsa_sitofp_32ns_32_3_no_dsp_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_11_4_32_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_17_3_1_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_17_3_32_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_17_4_32_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_25_4_32_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_33_4_1_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_33_4_32_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_sparsemux_33_6_32_1_1.vhd",
      "impl\/vhdl\/kernel_mhsa_start_for_compute_vec_mat_4_U0.vhd",
      "impl\/vhdl\/kernel_mhsa_start_for_compute_vec_mat_7_U0.vhd",
      "impl\/vhdl\/kernel_mhsa_start_for_compute_vec_mat_10_U0.vhd",
      "impl\/vhdl\/kernel_mhsa_start_for_compute_vec_mat_U0.vhd",
      "impl\/vhdl\/kernel_mhsa_start_for_matmul_1_Loop_VITIS_LOOP_113_1_proc_U0.vhd",
      "impl\/vhdl\/kernel_mhsa_start_for_matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0.vhd",
      "impl\/vhdl\/kernel_mhsa_start_for_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0.vhd",
      "impl\/vhdl\/kernel_mhsa_start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0.vhd",
      "impl\/vhdl\/kernel_mhsa.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_mhsa_att_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_mhsa_att_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/kernel_mhsa_Block_entry_att_0_wr_proc.v",
      "impl\/verilog\/kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/kernel_mhsa_Block_entry_att_0_wr_proc_k_cache_local_7_i_i_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2.v",
      "impl\/verilog\/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD.v",
      "impl\/verilog\/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE.v",
      "impl\/verilog\/kernel_mhsa_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1.v",
      "impl\/verilog\/kernel_mhsa_Block_entry_gmem0_rd_proc.v",
      "impl\/verilog\/kernel_mhsa_Block_entry_proc.v",
      "impl\/verilog\/kernel_mhsa_Block_entry_xb_0_wr_proc.v",
      "impl\/verilog\/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK.v",
      "impl\/verilog\/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3.v",
      "impl\/verilog\/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.v",
      "impl\/verilog\/kernel_mhsa_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT.v",
      "impl\/verilog\/kernel_mhsa_Block_entry_xb_0_wr_proc_v_cache_local_7_i_i_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_mhsa_compute_vec_mat.v",
      "impl\/verilog\/kernel_mhsa_compute_vec_mat_4.v",
      "impl\/verilog\/kernel_mhsa_compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1.v",
      "impl\/verilog\/kernel_mhsa_compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.v",
      "impl\/verilog\/kernel_mhsa_compute_vec_mat_7.v",
      "impl\/verilog\/kernel_mhsa_compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1.v",
      "impl\/verilog\/kernel_mhsa_compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.v",
      "impl\/verilog\/kernel_mhsa_compute_vec_mat_10.v",
      "impl\/verilog\/kernel_mhsa_compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1.v",
      "impl\/verilog\/kernel_mhsa_compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.v",
      "impl\/verilog\/kernel_mhsa_compute_vec_mat_Pipeline_VITIS_LOOP_48_1.v",
      "impl\/verilog\/kernel_mhsa_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4.v",
      "impl\/verilog\/kernel_mhsa_compute_vec_mat_vec_local_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/kernel_mhsa_control_s_axi.v",
      "impl\/verilog\/kernel_mhsa_ctlz_30_30_1_1.v",
      "impl\/verilog\/kernel_mhsa_ctlz_32_32_1_1.v",
      "impl\/verilog\/kernel_mhsa_entry_proc.v",
      "impl\/verilog\/kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_x.v",
      "impl\/verilog\/kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d2_S.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d3_S.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d4_S.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d64_A.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d64_A_x.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d64_A_x0.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d64_A_x1.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d128_A.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d128_A_x.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d128_A_x0.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d128_A_x1.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d256_A.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d256_A_x.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d256_A_x0.v",
      "impl\/verilog\/kernel_mhsa_fifo_w32_d256_A_x1.v",
      "impl\/verilog\/kernel_mhsa_fifo_w33_d2_S.v",
      "impl\/verilog\/kernel_mhsa_fifo_w33_d4_S.v",
      "impl\/verilog\/kernel_mhsa_fifo_w64_d2_S.v",
      "impl\/verilog\/kernel_mhsa_fifo_w64_d3_S.v",
      "impl\/verilog\/kernel_mhsa_fifo_w64_d7_S.v",
      "impl\/verilog\/kernel_mhsa_flow_control_loop_pipe.v",
      "impl\/verilog\/kernel_mhsa_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_gmem0_m_axi.v",
      "impl\/verilog\/kernel_mhsa_gmem1_m_axi.v",
      "impl\/verilog\/kernel_mhsa_gmem2_m_axi.v",
      "impl\/verilog\/kernel_mhsa_gmem3_m_axi.v",
      "impl\/verilog\/kernel_mhsa_gmem5_m_axi.v",
      "impl\/verilog\/kernel_mhsa_gmem6_m_axi.v",
      "impl\/verilog\/kernel_mhsa_gmem7_m_axi.v",
      "impl\/verilog\/kernel_mhsa_kernel_softmax.v",
      "impl\/verilog\/kernel_mhsa_kernel_softmax_vec_local_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_mhsa_load_mat_burst.v",
      "impl\/verilog\/kernel_mhsa_load_mat_burst_3.v",
      "impl\/verilog\/kernel_mhsa_load_mat_burst_6.v",
      "impl\/verilog\/kernel_mhsa_load_mat_burst_9.v",
      "impl\/verilog\/kernel_mhsa_load_vec.v",
      "impl\/verilog\/kernel_mhsa_load_vec_2.v",
      "impl\/verilog\/kernel_mhsa_load_vec_5.v",
      "impl\/verilog\/kernel_mhsa_load_vec_8.v",
      "impl\/verilog\/kernel_mhsa_Loop_CACHE_STORE_proc.v",
      "impl\/verilog\/kernel_mhsa_Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE.v",
      "impl\/verilog\/kernel_mhsa_Loop_OUTPUT_WRITE_proc.v",
      "impl\/verilog\/kernel_mhsa_mac_muladd_13s_12ns_16s_25_4_1.v",
      "impl\/verilog\/kernel_mhsa_mac_muladd_18ns_18ns_44ns_44_4_1.v",
      "impl\/verilog\/kernel_mhsa_matmul_1.v",
      "impl\/verilog\/kernel_mhsa_matmul_1_Loop_VITIS_LOOP_113_1_proc.v",
      "impl\/verilog\/kernel_mhsa_matmul_216_1.v",
      "impl\/verilog\/kernel_mhsa_matmul_216_1_Loop_VITIS_LOOP_113_1_proc.v",
      "impl\/verilog\/kernel_mhsa_matmul_216_218_1_1.v",
      "impl\/verilog\/kernel_mhsa_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc.v",
      "impl\/verilog\/kernel_mhsa_matmul_216_219_1.v",
      "impl\/verilog\/kernel_mhsa_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc.v",
      "impl\/verilog\/kernel_mhsa_mul_10s_36s_36_1_1.v",
      "impl\/verilog\/kernel_mhsa_mul_15ns_13s_28_1_1.v",
      "impl\/verilog\/kernel_mhsa_mul_15ns_14ns_29_1_1.v",
      "impl\/verilog\/kernel_mhsa_mul_15ns_15ns_30_1_1.v",
      "impl\/verilog\/kernel_mhsa_mul_22ns_21s_43_1_1.v",
      "impl\/verilog\/kernel_mhsa_mul_22ns_22ns_44_1_1.v",
      "impl\/verilog\/kernel_mhsa_mul_25s_39ns_63_1_1.v",
      "impl\/verilog\/kernel_mhsa_mul_29ns_28ns_57_2_1.v",
      "impl\/verilog\/kernel_mhsa_mul_80s_24ns_80_2_1.v",
      "impl\/verilog\/kernel_mhsa_out_q_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/kernel_mhsa_out_q_RAM_2P_BRAM_1R1W_memcore.v",
      "impl\/verilog\/kernel_mhsa_out_q_rope_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_mhsa_out_q_rope_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/kernel_mhsa_pow_generic_float_s.v",
      "impl\/verilog\/kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb.dat",
      "impl\/verilog\/kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb.v",
      "impl\/verilog\/kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud.dat",
      "impl\/verilog\/kernel_mhsa_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud.v",
      "impl\/verilog\/kernel_mhsa_RoPE.v",
      "impl\/verilog\/kernel_mhsa_RoPE_1.v",
      "impl\/verilog\/kernel_mhsa_RoPE_1_Pipeline_VITIS_LOOP_16_1.v",
      "impl\/verilog\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1.v",
      "impl\/verilog\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_cos_K2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/kernel_mhsa_RoPE_Pipeline_VITIS_LOOP_16_1_second_order_float_sin_K2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/kernel_mhsa_sitofp_32ns_32_3_no_dsp_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_11_4_32_1_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_17_3_1_1_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_17_3_32_1_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_17_4_32_1_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_25_4_32_1_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_33_4_1_1_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_33_4_32_1_1.v",
      "impl\/verilog\/kernel_mhsa_sparsemux_33_6_32_1_1.v",
      "impl\/verilog\/kernel_mhsa_start_for_compute_vec_mat_4_U0.v",
      "impl\/verilog\/kernel_mhsa_start_for_compute_vec_mat_7_U0.v",
      "impl\/verilog\/kernel_mhsa_start_for_compute_vec_mat_10_U0.v",
      "impl\/verilog\/kernel_mhsa_start_for_compute_vec_mat_U0.v",
      "impl\/verilog\/kernel_mhsa_start_for_matmul_1_Loop_VITIS_LOOP_113_1_proc_U0.v",
      "impl\/verilog\/kernel_mhsa_start_for_matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0.v",
      "impl\/verilog\/kernel_mhsa_start_for_matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0.v",
      "impl\/verilog\/kernel_mhsa_start_for_matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0.v",
      "impl\/verilog\/kernel_mhsa.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/data\/kernel_mhsa.mdd",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/data\/kernel_mhsa.tcl",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/data\/kernel_mhsa.yaml",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/src\/xkernel_mhsa.c",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/src\/xkernel_mhsa.h",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/src\/xkernel_mhsa_hw.h",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/src\/xkernel_mhsa_linux.c",
      "impl\/misc\/drivers\/kernel_mhsa_v1_0\/src\/xkernel_mhsa_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_x_ip.tcl",
      "impl\/misc\/kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1_ip.tcl",
      "impl\/misc\/kernel_mhsa_sitofp_32ns_32_3_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kernel_mhsa.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_x_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_fadd_32ns_32ns_32_1_primitive_dsp_1_x_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name kernel_mhsa_fcmp_32ns_32ns_1_1_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_fdiv_32ns_32ns_32_11_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage Medium_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_fexp_32ns_32ns_32_9_med_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Operation_Type Unfused_Multiply_Add CONFIG.Add_Sub_Value Add CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.Has_ACLKEN true CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_latency 1 CONFIG.Has_RESULT_TREADY false CONFIG.C_Rate 1"
      },
      {
        "Name": "kernel_mhsa_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Operation_Type Unfused_Multiply_Add CONFIG.Add_Sub_Value Subtract CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.Has_ACLKEN true CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_latency 1 CONFIG.Has_RESULT_TREADY false CONFIG.C_Rate 1"
      },
      {
        "Name": "kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_fmul_32ns_32ns_32_1_primitive_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Primitive_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_fsub_32ns_32ns_32_1_primitive_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_mhsa_sitofp_32ns_32_3_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_mhsa_sitofp_32ns_32_3_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "current_token_1",
          "access": "W",
          "description": "Data signal of current_token",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "current_token",
              "access": "W",
              "description": "Bit 31 to 0 of current_token"
            }]
        },
        {
          "offset": "0x14",
          "name": "current_token_2",
          "access": "W",
          "description": "Data signal of current_token",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "current_token",
              "access": "W",
              "description": "Bit 63 to 32 of current_token"
            }]
        },
        {
          "offset": "0x1c",
          "name": "position",
          "access": "W",
          "description": "Data signal of position",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "position",
              "access": "W",
              "description": "Bit 31 to 0 of position"
            }]
        },
        {
          "offset": "0x24",
          "name": "wq_1",
          "access": "W",
          "description": "Data signal of wq",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "wq",
              "access": "W",
              "description": "Bit 31 to 0 of wq"
            }]
        },
        {
          "offset": "0x28",
          "name": "wq_2",
          "access": "W",
          "description": "Data signal of wq",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "wq",
              "access": "W",
              "description": "Bit 63 to 32 of wq"
            }]
        },
        {
          "offset": "0x30",
          "name": "wk_1",
          "access": "W",
          "description": "Data signal of wk",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "wk",
              "access": "W",
              "description": "Bit 31 to 0 of wk"
            }]
        },
        {
          "offset": "0x34",
          "name": "wk_2",
          "access": "W",
          "description": "Data signal of wk",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "wk",
              "access": "W",
              "description": "Bit 63 to 32 of wk"
            }]
        },
        {
          "offset": "0x3c",
          "name": "wv_1",
          "access": "W",
          "description": "Data signal of wv",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "wv",
              "access": "W",
              "description": "Bit 31 to 0 of wv"
            }]
        },
        {
          "offset": "0x40",
          "name": "wv_2",
          "access": "W",
          "description": "Data signal of wv",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "wv",
              "access": "W",
              "description": "Bit 63 to 32 of wv"
            }]
        },
        {
          "offset": "0x48",
          "name": "wo_1",
          "access": "W",
          "description": "Data signal of wo",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "wo",
              "access": "W",
              "description": "Bit 31 to 0 of wo"
            }]
        },
        {
          "offset": "0x4c",
          "name": "wo_2",
          "access": "W",
          "description": "Data signal of wo",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "wo",
              "access": "W",
              "description": "Bit 63 to 32 of wo"
            }]
        },
        {
          "offset": "0x54",
          "name": "key_cache_1",
          "access": "W",
          "description": "Data signal of key_cache",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "key_cache",
              "access": "W",
              "description": "Bit 31 to 0 of key_cache"
            }]
        },
        {
          "offset": "0x58",
          "name": "key_cache_2",
          "access": "W",
          "description": "Data signal of key_cache",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "key_cache",
              "access": "W",
              "description": "Bit 63 to 32 of key_cache"
            }]
        },
        {
          "offset": "0x60",
          "name": "value_cache_1",
          "access": "W",
          "description": "Data signal of value_cache",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "value_cache",
              "access": "W",
              "description": "Bit 31 to 0 of value_cache"
            }]
        },
        {
          "offset": "0x64",
          "name": "value_cache_2",
          "access": "W",
          "description": "Data signal of value_cache",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "value_cache",
              "access": "W",
              "description": "Bit 63 to 32 of value_cache"
            }]
        },
        {
          "offset": "0x6c",
          "name": "layer",
          "access": "W",
          "description": "Data signal of layer",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "layer",
              "access": "W",
              "description": "Bit 31 to 0 of layer"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "current_token"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "position"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "36",
          "argName": "wq"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "wk"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "wv"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "wo"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "84",
          "argName": "key_cache"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "96",
          "argName": "value_cache"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "108",
          "argName": "layer"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:m_axi_gmem5:m_axi_gmem6:m_axi_gmem7",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "current_token"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "current_token"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "wq"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "wq"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "key_cache"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "key_cache"
        }
      ]
    },
    "m_axi_gmem3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem3_",
      "paramPrefix": "C_M_AXI_GMEM3_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem3_ARADDR",
        "m_axi_gmem3_ARBURST",
        "m_axi_gmem3_ARCACHE",
        "m_axi_gmem3_ARID",
        "m_axi_gmem3_ARLEN",
        "m_axi_gmem3_ARLOCK",
        "m_axi_gmem3_ARPROT",
        "m_axi_gmem3_ARQOS",
        "m_axi_gmem3_ARREADY",
        "m_axi_gmem3_ARREGION",
        "m_axi_gmem3_ARSIZE",
        "m_axi_gmem3_ARUSER",
        "m_axi_gmem3_ARVALID",
        "m_axi_gmem3_AWADDR",
        "m_axi_gmem3_AWBURST",
        "m_axi_gmem3_AWCACHE",
        "m_axi_gmem3_AWID",
        "m_axi_gmem3_AWLEN",
        "m_axi_gmem3_AWLOCK",
        "m_axi_gmem3_AWPROT",
        "m_axi_gmem3_AWQOS",
        "m_axi_gmem3_AWREADY",
        "m_axi_gmem3_AWREGION",
        "m_axi_gmem3_AWSIZE",
        "m_axi_gmem3_AWUSER",
        "m_axi_gmem3_AWVALID",
        "m_axi_gmem3_BID",
        "m_axi_gmem3_BREADY",
        "m_axi_gmem3_BRESP",
        "m_axi_gmem3_BUSER",
        "m_axi_gmem3_BVALID",
        "m_axi_gmem3_RDATA",
        "m_axi_gmem3_RID",
        "m_axi_gmem3_RLAST",
        "m_axi_gmem3_RREADY",
        "m_axi_gmem3_RRESP",
        "m_axi_gmem3_RUSER",
        "m_axi_gmem3_RVALID",
        "m_axi_gmem3_WDATA",
        "m_axi_gmem3_WID",
        "m_axi_gmem3_WLAST",
        "m_axi_gmem3_WREADY",
        "m_axi_gmem3_WSTRB",
        "m_axi_gmem3_WUSER",
        "m_axi_gmem3_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "value_cache"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "value_cache"
        }
      ]
    },
    "m_axi_gmem5": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem5_",
      "paramPrefix": "C_M_AXI_GMEM5_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem5_ARADDR",
        "m_axi_gmem5_ARBURST",
        "m_axi_gmem5_ARCACHE",
        "m_axi_gmem5_ARID",
        "m_axi_gmem5_ARLEN",
        "m_axi_gmem5_ARLOCK",
        "m_axi_gmem5_ARPROT",
        "m_axi_gmem5_ARQOS",
        "m_axi_gmem5_ARREADY",
        "m_axi_gmem5_ARREGION",
        "m_axi_gmem5_ARSIZE",
        "m_axi_gmem5_ARUSER",
        "m_axi_gmem5_ARVALID",
        "m_axi_gmem5_AWADDR",
        "m_axi_gmem5_AWBURST",
        "m_axi_gmem5_AWCACHE",
        "m_axi_gmem5_AWID",
        "m_axi_gmem5_AWLEN",
        "m_axi_gmem5_AWLOCK",
        "m_axi_gmem5_AWPROT",
        "m_axi_gmem5_AWQOS",
        "m_axi_gmem5_AWREADY",
        "m_axi_gmem5_AWREGION",
        "m_axi_gmem5_AWSIZE",
        "m_axi_gmem5_AWUSER",
        "m_axi_gmem5_AWVALID",
        "m_axi_gmem5_BID",
        "m_axi_gmem5_BREADY",
        "m_axi_gmem5_BRESP",
        "m_axi_gmem5_BUSER",
        "m_axi_gmem5_BVALID",
        "m_axi_gmem5_RDATA",
        "m_axi_gmem5_RID",
        "m_axi_gmem5_RLAST",
        "m_axi_gmem5_RREADY",
        "m_axi_gmem5_RRESP",
        "m_axi_gmem5_RUSER",
        "m_axi_gmem5_RVALID",
        "m_axi_gmem5_WDATA",
        "m_axi_gmem5_WID",
        "m_axi_gmem5_WLAST",
        "m_axi_gmem5_WREADY",
        "m_axi_gmem5_WSTRB",
        "m_axi_gmem5_WUSER",
        "m_axi_gmem5_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "wk"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "wk"
        }
      ]
    },
    "m_axi_gmem6": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem6_",
      "paramPrefix": "C_M_AXI_GMEM6_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem6_ARADDR",
        "m_axi_gmem6_ARBURST",
        "m_axi_gmem6_ARCACHE",
        "m_axi_gmem6_ARID",
        "m_axi_gmem6_ARLEN",
        "m_axi_gmem6_ARLOCK",
        "m_axi_gmem6_ARPROT",
        "m_axi_gmem6_ARQOS",
        "m_axi_gmem6_ARREADY",
        "m_axi_gmem6_ARREGION",
        "m_axi_gmem6_ARSIZE",
        "m_axi_gmem6_ARUSER",
        "m_axi_gmem6_ARVALID",
        "m_axi_gmem6_AWADDR",
        "m_axi_gmem6_AWBURST",
        "m_axi_gmem6_AWCACHE",
        "m_axi_gmem6_AWID",
        "m_axi_gmem6_AWLEN",
        "m_axi_gmem6_AWLOCK",
        "m_axi_gmem6_AWPROT",
        "m_axi_gmem6_AWQOS",
        "m_axi_gmem6_AWREADY",
        "m_axi_gmem6_AWREGION",
        "m_axi_gmem6_AWSIZE",
        "m_axi_gmem6_AWUSER",
        "m_axi_gmem6_AWVALID",
        "m_axi_gmem6_BID",
        "m_axi_gmem6_BREADY",
        "m_axi_gmem6_BRESP",
        "m_axi_gmem6_BUSER",
        "m_axi_gmem6_BVALID",
        "m_axi_gmem6_RDATA",
        "m_axi_gmem6_RID",
        "m_axi_gmem6_RLAST",
        "m_axi_gmem6_RREADY",
        "m_axi_gmem6_RRESP",
        "m_axi_gmem6_RUSER",
        "m_axi_gmem6_RVALID",
        "m_axi_gmem6_WDATA",
        "m_axi_gmem6_WID",
        "m_axi_gmem6_WLAST",
        "m_axi_gmem6_WREADY",
        "m_axi_gmem6_WSTRB",
        "m_axi_gmem6_WUSER",
        "m_axi_gmem6_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "wv"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "wv"
        }
      ]
    },
    "m_axi_gmem7": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem7_",
      "paramPrefix": "C_M_AXI_GMEM7_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem7_ARADDR",
        "m_axi_gmem7_ARBURST",
        "m_axi_gmem7_ARCACHE",
        "m_axi_gmem7_ARID",
        "m_axi_gmem7_ARLEN",
        "m_axi_gmem7_ARLOCK",
        "m_axi_gmem7_ARPROT",
        "m_axi_gmem7_ARQOS",
        "m_axi_gmem7_ARREADY",
        "m_axi_gmem7_ARREGION",
        "m_axi_gmem7_ARSIZE",
        "m_axi_gmem7_ARUSER",
        "m_axi_gmem7_ARVALID",
        "m_axi_gmem7_AWADDR",
        "m_axi_gmem7_AWBURST",
        "m_axi_gmem7_AWCACHE",
        "m_axi_gmem7_AWID",
        "m_axi_gmem7_AWLEN",
        "m_axi_gmem7_AWLOCK",
        "m_axi_gmem7_AWPROT",
        "m_axi_gmem7_AWQOS",
        "m_axi_gmem7_AWREADY",
        "m_axi_gmem7_AWREGION",
        "m_axi_gmem7_AWSIZE",
        "m_axi_gmem7_AWUSER",
        "m_axi_gmem7_AWVALID",
        "m_axi_gmem7_BID",
        "m_axi_gmem7_BREADY",
        "m_axi_gmem7_BRESP",
        "m_axi_gmem7_BUSER",
        "m_axi_gmem7_BVALID",
        "m_axi_gmem7_RDATA",
        "m_axi_gmem7_RID",
        "m_axi_gmem7_RLAST",
        "m_axi_gmem7_RREADY",
        "m_axi_gmem7_RRESP",
        "m_axi_gmem7_RUSER",
        "m_axi_gmem7_RVALID",
        "m_axi_gmem7_WDATA",
        "m_axi_gmem7_WID",
        "m_axi_gmem7_WLAST",
        "m_axi_gmem7_WREADY",
        "m_axi_gmem7_WSTRB",
        "m_axi_gmem7_WUSER",
        "m_axi_gmem7_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "wo"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "wo"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem3_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem5_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem5_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem5_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem5_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem5_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem5_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem5_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem5_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem6_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem6_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem6_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem6_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem6_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem6_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem6_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem6_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem6_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem6_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem6_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem6_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem6_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem6_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem6_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem6_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem6_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem6_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem6_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem6_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem7_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem7_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem7_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem7_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem7_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem7_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem7_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem7_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem7_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem7_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem7_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem7_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem7_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem7_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem7_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem7_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem7_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem7_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem7_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem7_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_mhsa",
      "BindInstances": "position_c4_U position_c5_U out_q_U out_q_1_U out_q_2_U out_q_3_U out_q_4_U out_q_5_U out_q_6_U out_q_7_U out_q_8_U out_q_9_U out_q_10_U out_q_11_U out_q_12_U out_q_13_U out_q_14_U out_q_15_U out_k_U out_k_1_U out_k_2_U out_k_3_U out_k_4_U out_k_5_U out_k_6_U out_k_7_U out_k_8_U out_k_9_U out_k_10_U out_k_11_U out_k_12_U out_k_13_U out_k_14_U out_k_15_U out_v_U out_v_1_U out_v_2_U out_v_3_U out_v_4_U out_v_5_U out_v_6_U out_v_7_U out_v_8_U out_v_9_U out_v_10_U out_v_11_U out_v_12_U out_v_13_U out_v_14_U out_v_15_U current_token_c_channel_U out_q_rope_U out_q_rope_1_U out_q_rope_2_U out_q_rope_3_U out_q_rope_4_U out_q_rope_5_U out_q_rope_6_U out_q_rope_7_U position_c3_channel_U out_k_rope_U out_k_rope_1_U out_k_rope_2_U out_k_rope_3_U out_k_rope_4_U out_k_rope_5_U out_k_rope_6_U out_k_rope_7_U key_cache_c6_U value_cache_c7_U p_loc_channel_U p_loc105_channel_U add126_loc_channel_U p_loc106_c1_channel_U mul7_loc_c2_channel_U key_cache_c_U value_cache_c_U att_11_U att_10_U att_9_U att_8_U att_7_U att_6_U att_5_U att_4_U att_3_U att_2_U att_1_U att_U p_loc106_c_channel_U mul7_loc_c_channel_U position_c_channel_U xb_15_U xb_14_U xb_13_U xb_12_U xb_11_U xb_10_U xb_9_U xb_8_U xb_7_U xb_6_U xb_5_U xb_4_U xb_3_U xb_2_U xb_1_U xb_U xb2_U xb2_1_U xb2_2_U xb2_3_U xb2_4_U xb2_5_U xb2_6_U xb2_7_U xb2_8_U xb2_9_U xb2_10_U xb2_11_U xb2_12_U xb2_13_U xb2_14_U xb2_15_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U gmem5_m_axi_U gmem6_m_axi_U gmem7_m_axi_U",
      "Instances": [
        {
          "ModuleName": "entry_proc",
          "InstanceName": "entry_proc_U0"
        },
        {
          "ModuleName": "Block_entry_gmem0_rd_proc",
          "InstanceName": "Block_entry_gmem0_rd_proc_U0",
          "Instances": [
            {
              "ModuleName": "matmul_216_218_1_1",
              "InstanceName": "grp_matmul_216_218_1_1_fu_176",
              "BindInstances": "vec_stream_U mat_stream_U res_stream_U",
              "Instances": [
                {
                  "ModuleName": "load_vec",
                  "InstanceName": "load_vec_U0",
                  "BindInstances": "icmp_ln13_fu_138_p2 add_ln17_fu_156_p2 add_ln15_fu_200_p2 add_ln15_4_fu_214_p2 icmp_ln15_fu_219_p2 add_ln13_fu_225_p2"
                },
                {
                  "ModuleName": "load_mat_burst",
                  "InstanceName": "load_mat_burst_U0",
                  "BindInstances": "add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_204_p2 select_ln25_fu_210_p3 add_ln25_4_fu_218_p2 select_ln25_4_fu_224_p3 sub_ln30_fu_252_p2 add_ln30_fu_314_p2 add_ln30_115_fu_351_p2 add_ln30_116_fu_371_p2 add_ln30_117_fu_401_p2 add_ln30_118_fu_411_p2 add_ln30_119_fu_430_p2 add_ln30_120_fu_460_p2 add_ln30_121_fu_470_p2 add_ln30_122_fu_486_p2 add_ln30_123_fu_516_p2 add_ln30_124_fu_525_p2 add_ln30_125_fu_541_p2 add_ln30_126_fu_578_p2 add_ln30_127_fu_594_p2 add_ln30_128_fu_624_p2 add_ln30_129_fu_639_p2 add_ln30_130_fu_669_p2 add_ln30_131_fu_684_p2 add_ln30_132_fu_714_p2 add_ln30_133_fu_729_p2 add_ln30_134_fu_774_p2 add_ln30_135_fu_793_p2 add_ln30_136_fu_823_p2 add_ln30_137_fu_833_p2 add_ln30_138_fu_849_p2 add_ln30_139_fu_879_p2 add_ln30_140_fu_888_p2 add_ln30_141_fu_904_p2 add_ln30_142_fu_934_p2 add_ln30_143_fu_943_p2 add_ln30_144_fu_962_p2 add_ln30_145_fu_1007_p2 add_ln30_146_fu_1056_p2 add_ln30_147_fu_1012_p2 add_ln30_148_fu_1025_p2 add_ln30_149_fu_1097_p2 add_ln30_150_fu_1030_p2 add_ln30_151_fu_1040_p2 add_ln30_152_fu_1133_p2 add_ln26_fu_278_p2"
                },
                {
                  "ModuleName": "compute_vec_mat",
                  "InstanceName": "compute_vec_mat_U0",
                  "BindInstances": "vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U",
                  "Instances": [
                    {
                      "ModuleName": "compute_vec_mat_Pipeline_VITIS_LOOP_48_1",
                      "InstanceName": "grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96",
                      "BindInstances": "add_ln48_fu_403_p2 icmp_ln48_fu_409_p2"
                    },
                    {
                      "ModuleName": "compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4",
                      "InstanceName": "grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134",
                      "BindInstances": "add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln63_fu_528_p2 select_ln53_fu_534_p3 select_ln53_1_fu_1106_p3 select_ln53_2_fu_1076_p3 select_ln53_3_fu_1046_p3 select_ln53_4_fu_1016_p3 select_ln53_5_fu_986_p3 select_ln53_6_fu_956_p3 select_ln53_7_fu_926_p3 select_ln53_8_fu_896_p3 select_ln53_9_fu_866_p3 select_ln53_10_fu_836_p3 select_ln53_11_fu_806_p3 select_ln53_12_fu_776_p3 select_ln53_13_fu_742_p3 select_ln53_14_fu_712_p3 select_ln53_15_fu_687_p3 select_ln53_16_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U28 add_ln63_fu_636_p2 icmp_ln63_1_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27 fadd_32ns_32ns_32_1_primitive_dsp_1_U27"
                    }
                  ]
                },
                {
                  "ModuleName": "matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc",
                  "InstanceName": "matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc_U0",
                  "BindInstances": "add_ln113_fu_403_p2 icmp_ln113_fu_409_p2"
                }
              ]
            },
            {
              "ModuleName": "matmul_216_219_1",
              "InstanceName": "grp_matmul_216_219_1_fu_220",
              "BindInstances": "vec_stream_U mat_stream_U res_stream_U",
              "Instances": [
                {
                  "ModuleName": "load_vec_2",
                  "InstanceName": "load_vec_2_U0",
                  "BindInstances": "icmp_ln13_fu_138_p2 add_ln17_fu_156_p2 add_ln15_fu_200_p2 add_ln15_3_fu_214_p2 icmp_ln15_fu_219_p2 add_ln13_fu_225_p2"
                },
                {
                  "ModuleName": "load_mat_burst_3",
                  "InstanceName": "load_mat_burst_3_U0",
                  "BindInstances": "add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_204_p2 select_ln25_fu_210_p3 add_ln25_3_fu_218_p2 select_ln25_3_fu_224_p3 sub_ln30_fu_252_p2 add_ln30_fu_314_p2 add_ln30_77_fu_351_p2 add_ln30_78_fu_371_p2 add_ln30_79_fu_401_p2 add_ln30_80_fu_411_p2 add_ln30_81_fu_430_p2 add_ln30_82_fu_460_p2 add_ln30_83_fu_470_p2 add_ln30_84_fu_486_p2 add_ln30_85_fu_516_p2 add_ln30_86_fu_525_p2 add_ln30_87_fu_541_p2 add_ln30_88_fu_578_p2 add_ln30_89_fu_594_p2 add_ln30_90_fu_624_p2 add_ln30_91_fu_639_p2 add_ln30_92_fu_669_p2 add_ln30_93_fu_684_p2 add_ln30_94_fu_714_p2 add_ln30_95_fu_729_p2 add_ln30_96_fu_774_p2 add_ln30_97_fu_793_p2 add_ln30_98_fu_823_p2 add_ln30_99_fu_833_p2 add_ln30_100_fu_849_p2 add_ln30_101_fu_879_p2 add_ln30_102_fu_888_p2 add_ln30_103_fu_904_p2 add_ln30_104_fu_934_p2 add_ln30_105_fu_943_p2 add_ln30_106_fu_962_p2 add_ln30_107_fu_1007_p2 add_ln30_108_fu_1056_p2 add_ln30_109_fu_1012_p2 add_ln30_110_fu_1025_p2 add_ln30_111_fu_1097_p2 add_ln30_112_fu_1030_p2 add_ln30_113_fu_1040_p2 add_ln30_114_fu_1133_p2 add_ln26_fu_278_p2"
                },
                {
                  "ModuleName": "compute_vec_mat_4",
                  "InstanceName": "compute_vec_mat_4_U0",
                  "BindInstances": "vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U",
                  "Instances": [
                    {
                      "ModuleName": "compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1",
                      "InstanceName": "grp_compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1_fu_96",
                      "BindInstances": "add_ln48_fu_403_p2 icmp_ln48_fu_409_p2"
                    },
                    {
                      "ModuleName": "compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4",
                      "InstanceName": "grp_compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134",
                      "BindInstances": "add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln63_fu_528_p2 select_ln53_fu_534_p3 select_ln53_17_fu_1106_p3 select_ln53_18_fu_1076_p3 select_ln53_19_fu_1046_p3 select_ln53_20_fu_1016_p3 select_ln53_21_fu_986_p3 select_ln53_22_fu_956_p3 select_ln53_23_fu_926_p3 select_ln53_24_fu_896_p3 select_ln53_25_fu_866_p3 select_ln53_26_fu_836_p3 select_ln53_27_fu_806_p3 select_ln53_28_fu_776_p3 select_ln53_29_fu_742_p3 select_ln53_30_fu_712_p3 select_ln53_31_fu_687_p3 select_ln53_32_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U119 add_ln63_fu_636_p2 icmp_ln63_2_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118 fadd_32ns_32ns_32_1_primitive_dsp_1_U118"
                    }
                  ]
                },
                {
                  "ModuleName": "matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc",
                  "InstanceName": "matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc_U0",
                  "BindInstances": "add_ln113_fu_403_p2 icmp_ln113_fu_409_p2"
                }
              ]
            },
            {
              "ModuleName": "matmul_216_1",
              "InstanceName": "grp_matmul_216_1_fu_263",
              "BindInstances": "vec_stream_U mat_stream_U res_stream_U",
              "Instances": [
                {
                  "ModuleName": "load_vec_5",
                  "InstanceName": "load_vec_5_U0",
                  "BindInstances": "icmp_ln13_fu_138_p2 add_ln17_fu_156_p2 add_ln15_fu_200_p2 add_ln15_2_fu_214_p2 icmp_ln15_fu_219_p2 add_ln13_fu_225_p2"
                },
                {
                  "ModuleName": "load_mat_burst_6",
                  "InstanceName": "load_mat_burst_6_U0",
                  "BindInstances": "add_ln25_fu_186_p2 icmp_ln25_fu_192_p2 icmp_ln26_fu_204_p2 select_ln25_fu_210_p3 add_ln25_2_fu_218_p2 select_ln25_2_fu_224_p3 sub_ln30_fu_252_p2 add_ln30_fu_314_p2 add_ln30_39_fu_351_p2 add_ln30_40_fu_371_p2 add_ln30_41_fu_401_p2 add_ln30_42_fu_411_p2 add_ln30_43_fu_430_p2 add_ln30_44_fu_460_p2 add_ln30_45_fu_470_p2 add_ln30_46_fu_486_p2 add_ln30_47_fu_516_p2 add_ln30_48_fu_525_p2 add_ln30_49_fu_541_p2 add_ln30_50_fu_578_p2 add_ln30_51_fu_594_p2 add_ln30_52_fu_624_p2 add_ln30_53_fu_639_p2 add_ln30_54_fu_669_p2 add_ln30_55_fu_684_p2 add_ln30_56_fu_714_p2 add_ln30_57_fu_729_p2 add_ln30_58_fu_774_p2 add_ln30_59_fu_793_p2 add_ln30_60_fu_823_p2 add_ln30_61_fu_833_p2 add_ln30_62_fu_849_p2 add_ln30_63_fu_879_p2 add_ln30_64_fu_888_p2 add_ln30_65_fu_904_p2 add_ln30_66_fu_934_p2 add_ln30_67_fu_943_p2 add_ln30_68_fu_962_p2 add_ln30_69_fu_1007_p2 add_ln30_70_fu_1056_p2 add_ln30_71_fu_1012_p2 add_ln30_72_fu_1025_p2 add_ln30_73_fu_1097_p2 add_ln30_74_fu_1030_p2 add_ln30_75_fu_1040_p2 add_ln30_76_fu_1133_p2 add_ln26_fu_278_p2"
                },
                {
                  "ModuleName": "compute_vec_mat_7",
                  "InstanceName": "compute_vec_mat_7_U0",
                  "BindInstances": "vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U",
                  "Instances": [
                    {
                      "ModuleName": "compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1",
                      "InstanceName": "grp_compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1_fu_96",
                      "BindInstances": "add_ln48_fu_403_p2 icmp_ln48_fu_409_p2"
                    },
                    {
                      "ModuleName": "compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4",
                      "InstanceName": "grp_compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134",
                      "BindInstances": "add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln63_fu_528_p2 select_ln53_fu_534_p3 select_ln53_1_fu_1106_p3 select_ln53_2_fu_1076_p3 select_ln53_3_fu_1046_p3 select_ln53_4_fu_1016_p3 select_ln53_5_fu_986_p3 select_ln53_6_fu_956_p3 select_ln53_7_fu_926_p3 select_ln53_8_fu_896_p3 select_ln53_9_fu_866_p3 select_ln53_10_fu_836_p3 select_ln53_11_fu_806_p3 select_ln53_12_fu_776_p3 select_ln53_13_fu_742_p3 select_ln53_14_fu_712_p3 select_ln53_15_fu_687_p3 select_ln53_16_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U207 add_ln63_fu_636_p2 icmp_ln63_1_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206 fadd_32ns_32ns_32_1_primitive_dsp_1_U206"
                    }
                  ]
                },
                {
                  "ModuleName": "matmul_216_1_Loop_VITIS_LOOP_113_1_proc",
                  "InstanceName": "matmul_216_1_Loop_VITIS_LOOP_113_1_proc_U0",
                  "BindInstances": "add_ln113_fu_403_p2 icmp_ln113_fu_409_p2"
                }
              ]
            }
          ]
        },
        {
          "ModuleName": "Block_entry_proc",
          "InstanceName": "Block_entry_proc_U0",
          "BindInstances": "mul7_loc_c2_0_fu_112_p2 add_ln55_fu_157_p2 add_ln55_1_fu_162_p2 add_ln68_fu_167_p2 add126_out_0_fu_173_p2"
        },
        {
          "ModuleName": "RoPE",
          "InstanceName": "RoPE_U0",
          "BindInstances": "sitofp_32ns_32_3_no_dsp_1_U413",
          "Instances": [{
              "ModuleName": "RoPE_Pipeline_VITIS_LOOP_16_1",
              "InstanceName": "grp_RoPE_Pipeline_VITIS_LOOP_16_1_fu_102",
              "BindInstances": "sitofp_32ns_32_3_no_dsp_1_U345 fmul_32ns_32ns_32_1_primitive_dsp_1_U340 fmul_32ns_32ns_32_1_primitive_dsp_1_U341 fmul_32ns_32ns_32_1_primitive_dsp_1_U342 closepath_fu_940_p2 Ex_fu_1088_p2 select_ln453_fu_1093_p3 add_ln376_fu_946_p2 addr_fu_952_p3 shl_ln379_fu_986_p2 mul_80s_24ns_80_2_1_U349 k_fu_1055_p3 Mx_bits_1_fu_1066_p2 Mx_bits_3_fu_1072_p3 ctlz_30_30_1_1_U350 shl_ln504_fu_1119_p2 Ex_1_fu_1128_p2 sub_ln506_fu_1157_p2 select_ln506_fu_1162_p3 lshr_ln506_fu_1175_p2 shl_ln506_fu_1181_p2 select_ln506_1_fu_1187_p3 mul_15ns_15ns_30_1_1_U351 mul_22ns_22ns_44_1_1_U352 mul_15ns_14ns_29_1_1_U353 cos_result_fu_1479_p2 mul_22ns_21s_43_1_1_U354 mul_15ns_13s_28_1_1_U355 add_ln80_fu_1445_p2 add_ln80_1_fu_1455_p2 mul_29ns_28ns_57_2_1_U348 ctlz_32_32_1_1_U356 ctlz_32_32_1_1_U359 shl_ln291_fu_1640_p2 icmp_ln292_fu_1649_p2 shift_1_fu_1654_p2 shl_ln291_1_fu_1664_p2 shift_2_fu_1670_p3 newexp_2_fu_1681_p2 significand_fu_1711_p3 ctlz_32_32_1_1_U357 ctlz_32_32_1_1_U358 shl_ln291_2_fu_1725_p2 icmp_ln292_1_fu_1734_p2 shift_4_fu_1739_p2 shl_ln291_3_fu_1748_p2 shift_5_fu_1753_p3 icmp_ln306_fu_1601_p2 or_ln306_fu_1784_p2 empty_502_fu_1813_p3 sparsemux_33_4_1_1_1_U360 sparsemux_33_4_1_1_1_U361 icmp_ln179_fu_1019_p2 icmp_ln179_1_fu_1024_p2 and_ln179_fu_1029_p2 icmp_ln186_fu_1152_p2 xor_ln186_fu_1971_p2 sin_results_sign_1_fu_1976_p2 select_ln186_fu_1982_p3 or_ln186_fu_1989_p2 sin_results_exp_fu_1994_p3 select_ln186_2_fu_2002_p3 sin_results_sig_fu_2009_p3 cos_results_sign_1_fu_2017_p2 sin_results_sign_2_fu_2023_p3 sin_results_exp_1_fu_2029_p3 sin_results_sig_1_fu_2036_p3 not_and_ln179_fu_2043_p2 cos_results_sign_2_fu_2048_p2 cos_results_exp_3_fu_2054_p3 empty_503_fu_2061_p2 cos_results_exp_1_fu_2065_p3 cos_results_sig_3_cast_fu_2073_p3 cos_results_sig_1_fu_2081_p3 sparsemux_17_3_1_1_1_U362 s_out_2_fu_2182_p3 c_out_2_fu_2189_p3 sparsemux_17_4_32_1_1_U364 sparsemux_17_4_32_1_1_U363 fmul_32ns_32ns_32_1_primitive_dsp_1_U343 fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U347 fmul_32ns_32ns_32_1_primitive_dsp_1_U344 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U346 i_fu_871_p2 icmp_ln16_fu_877_p2 ref_4oPi_table_100_U second_order_float_cos_K0_U second_order_float_cos_K1_U second_order_float_cos_K2_U second_order_float_sin_K0_U second_order_float_sin_K1_U second_order_float_sin_K2_U",
              "Instances": [{
                  "ModuleName": "pow_generic_float_s",
                  "InstanceName": "grp_pow_generic_float_s_fu_749",
                  "BindInstances": "m_exp_fu_277_p2 y_is_0_fu_287_p2 icmp_ln18_fu_292_p2 icmp_ln18_1_fu_236_p2 y_is_inf_fu_297_p2 icmp_ln18_2_fu_242_p2 y_is_NaN_fu_302_p2 or_ln378_fu_307_p2 UnifiedRetVal_fu_923_p2 xor_ln413_fu_731_p2 and_ln438_fu_736_p2 e_frac_1_fu_260_p2 e_frac_2_fu_266_p3 mul_25s_39ns_63_1_1_U328 sub_ln545_fu_333_p2 select_ln545_fu_360_p3 ashr_ln545_fu_374_p2 shl_ln545_fu_380_p2 m_fix_l_fu_394_p3 shl_ln546_fu_508_p2 ashr_ln546_fu_513_p2 m_fix_back_fu_518_p3 shl_ln552_fu_404_p2 select_ln553_fu_410_p3 shl_ln553_fu_423_p2 ashr_ln553_fu_429_p2 select_ln553_1_fu_435_p3 select_ln553_2_fu_442_p3 mac_muladd_13s_12ns_16s_25_4_1_U330 mac_muladd_13s_12ns_16s_25_4_1_U330 icmp_ln563_fu_561_p2 add_ln563_1_fu_567_p2 select_ln563_fu_573_p3 r_exp_fu_581_p3 mul_10s_36s_36_1_1_U327 sub_ln574_fu_611_p2 add_ln160_fu_664_p2 add_ln616_fu_706_p2 mac_muladd_18ns_18ns_44ns_44_4_1_U331 mac_muladd_18ns_18ns_44ns_44_4_1_U331 mac_muladd_18ns_18ns_44ns_44_4_1_U331 r_exp_1_fu_719_p2 r_exp_2_fu_747_p3 icmp_ln628_fu_497_p2 icmp_ln628_1_fu_525_p2 and_ln628_fu_753_p2 icmp_ln628_2_fu_767_p2 or_ln628_fu_773_p2 UnifiedRetVal_fu_923_p6 out_sig_fu_804_p3 out_exp_fu_816_p2 xor_ln378_fu_838_p2 and_ln431_fu_843_p2 and_ln431_1_fu_849_p2 xor_ln431_fu_854_p2 or_ln431_fu_859_p2 xor_ln438_fu_864_p2 and_ln438_1_fu_870_p2 and_ln438_2_fu_876_p2 and_ln628_1_fu_882_p2 xor_ln628_fu_888_p2 icmp_ln645_fu_894_p2 and_ln645_fu_900_p2 and_ln645_1_fu_906_p2 sparsemux_11_4_32_1_1_U329 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
                }]
            }]
        },
        {
          "ModuleName": "RoPE_1",
          "InstanceName": "RoPE_1_U0",
          "BindInstances": "sitofp_32ns_32_3_no_dsp_1_U489",
          "Instances": [{
              "ModuleName": "RoPE_1_Pipeline_VITIS_LOOP_16_1",
              "InstanceName": "grp_RoPE_1_Pipeline_VITIS_LOOP_16_1_fu_104",
              "BindInstances": "sitofp_32ns_32_3_no_dsp_1_U444 fmul_32ns_32ns_32_1_primitive_dsp_1_U439 fmul_32ns_32ns_32_1_primitive_dsp_1_U440 fmul_32ns_32ns_32_1_primitive_dsp_1_U441 closepath_fu_954_p2 Ex_fu_1102_p2 select_ln453_fu_1107_p3 add_ln376_fu_960_p2 addr_fu_966_p3 shl_ln379_fu_1000_p2 mul_80s_24ns_80_2_1_U448 k_fu_1069_p3 Mx_bits_4_fu_1080_p2 Mx_bits_6_fu_1086_p3 ctlz_30_30_1_1_U449 shl_ln504_fu_1133_p2 Ex_2_fu_1142_p2 sub_ln506_fu_1171_p2 select_ln506_fu_1176_p3 lshr_ln506_fu_1189_p2 shl_ln506_fu_1195_p2 select_ln506_2_fu_1201_p3 mul_15ns_15ns_30_1_1_U450 mul_22ns_22ns_44_1_1_U451 mul_15ns_14ns_29_1_1_U452 cos_result_fu_1493_p2 mul_22ns_21s_43_1_1_U453 mul_15ns_13s_28_1_1_U454 add_ln80_fu_1459_p2 add_ln80_1_fu_1469_p2 mul_29ns_28ns_57_2_1_U447 ctlz_32_32_1_1_U455 ctlz_32_32_1_1_U458 shl_ln291_fu_1654_p2 icmp_ln292_fu_1663_p2 shift_6_fu_1668_p2 shl_ln291_1_fu_1678_p2 shift_2_fu_1684_p3 newexp_4_fu_1695_p2 significand_fu_1725_p3 ctlz_32_32_1_1_U456 ctlz_32_32_1_1_U457 shl_ln291_2_fu_1739_p2 icmp_ln292_1_fu_1748_p2 shift_8_fu_1753_p2 shl_ln291_3_fu_1762_p2 shift_5_fu_1767_p3 icmp_ln306_fu_1615_p2 or_ln306_fu_1798_p2 empty_504_fu_1827_p3 sparsemux_33_4_1_1_1_U459 sparsemux_33_4_1_1_1_U460 icmp_ln179_fu_1033_p2 icmp_ln179_1_fu_1038_p2 and_ln179_fu_1043_p2 icmp_ln186_fu_1166_p2 xor_ln186_fu_1985_p2 sin_results_sign_3_fu_1990_p2 select_ln186_fu_1996_p3 or_ln186_fu_2003_p2 sin_results_exp_fu_2008_p3 select_ln186_5_fu_2016_p3 sin_results_sig_fu_2023_p3 cos_results_sign_3_fu_2031_p2 sin_results_sign_2_fu_2037_p3 sin_results_exp_1_fu_2043_p3 sin_results_sig_1_fu_2050_p3 not_and_ln179_fu_2057_p2 cos_results_sign_2_fu_2062_p2 cos_results_exp_1_fu_2068_p3 empty_505_fu_2075_p2 cos_results_exp_2_fu_2079_p3 cos_results_sig_1_cast_fu_2087_p3 cos_results_sig_2_fu_2095_p3 sparsemux_17_3_1_1_1_U461 s_out_4_fu_2196_p3 c_out_4_fu_2203_p3 sparsemux_17_4_32_1_1_U463 sparsemux_17_4_32_1_1_U462 fmul_32ns_32ns_32_1_primitive_dsp_1_U442 fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U446 fmul_32ns_32ns_32_1_primitive_dsp_1_U443 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U445 i_fu_885_p2 icmp_ln16_fu_891_p2 ref_4oPi_table_1001_U cos_K02_U cos_K13_U cos_K24_U sin_K05_U sin_K16_U sin_K27_U",
              "Instances": [{
                  "ModuleName": "pow_generic_float_s",
                  "InstanceName": "grp_pow_generic_float_s_fu_763",
                  "BindInstances": "m_exp_fu_277_p2 y_is_0_fu_287_p2 icmp_ln18_fu_292_p2 icmp_ln18_1_fu_236_p2 y_is_inf_fu_297_p2 icmp_ln18_2_fu_242_p2 y_is_NaN_fu_302_p2 or_ln378_fu_307_p2 UnifiedRetVal_fu_923_p2 xor_ln413_fu_731_p2 and_ln438_fu_736_p2 e_frac_1_fu_260_p2 e_frac_2_fu_266_p3 mul_25s_39ns_63_1_1_U328 sub_ln545_fu_333_p2 select_ln545_fu_360_p3 ashr_ln545_fu_374_p2 shl_ln545_fu_380_p2 m_fix_l_fu_394_p3 shl_ln546_fu_508_p2 ashr_ln546_fu_513_p2 m_fix_back_fu_518_p3 shl_ln552_fu_404_p2 select_ln553_fu_410_p3 shl_ln553_fu_423_p2 ashr_ln553_fu_429_p2 select_ln553_1_fu_435_p3 select_ln553_2_fu_442_p3 mac_muladd_13s_12ns_16s_25_4_1_U330 mac_muladd_13s_12ns_16s_25_4_1_U330 icmp_ln563_fu_561_p2 add_ln563_1_fu_567_p2 select_ln563_fu_573_p3 r_exp_fu_581_p3 mul_10s_36s_36_1_1_U327 sub_ln574_fu_611_p2 add_ln160_fu_664_p2 add_ln616_fu_706_p2 mac_muladd_18ns_18ns_44ns_44_4_1_U331 mac_muladd_18ns_18ns_44ns_44_4_1_U331 mac_muladd_18ns_18ns_44ns_44_4_1_U331 r_exp_1_fu_719_p2 r_exp_2_fu_747_p3 icmp_ln628_fu_497_p2 icmp_ln628_1_fu_525_p2 and_ln628_fu_753_p2 icmp_ln628_2_fu_767_p2 or_ln628_fu_773_p2 UnifiedRetVal_fu_923_p6 out_sig_fu_804_p3 out_exp_fu_816_p2 xor_ln378_fu_838_p2 and_ln431_fu_843_p2 and_ln431_1_fu_849_p2 xor_ln431_fu_854_p2 or_ln431_fu_859_p2 xor_ln438_fu_864_p2 and_ln438_1_fu_870_p2 and_ln438_2_fu_876_p2 and_ln628_1_fu_882_p2 xor_ln628_fu_888_p2 icmp_ln645_fu_894_p2 and_ln645_fu_900_p2 and_ln645_1_fu_906_p2 sparsemux_11_4_32_1_1_U329 pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U"
                }]
            }]
        },
        {
          "ModuleName": "Loop_CACHE_STORE_proc",
          "InstanceName": "Loop_CACHE_STORE_proc_U0",
          "Instances": [{
              "ModuleName": "Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE",
              "InstanceName": "grp_Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE_fu_182",
              "BindInstances": "i_fu_548_p2 sparsemux_17_3_32_1_1_U521 sparsemux_33_4_32_1_1_U522 icmp_ln55_fu_710_p2"
            }]
        },
        {
          "ModuleName": "Block_entry_att_0_wr_proc",
          "InstanceName": "Block_entry_att_0_wr_proc_U0",
          "BindInstances": "k_cache_local_7_i_i_U k_cache_local_6_i_i_U k_cache_local_5_i_i_U k_cache_local_4_i_i_U k_cache_local_3_i_i_U k_cache_local_2_i_i_U k_cache_local_1_i_i_U k_cache_local_0_i_i_U icmp_ln69_fu_778_p2 select_ln69_fu_784_p3 add_ln68_fu_801_p2 icmp_ln68_fu_807_p2 icmp_fu_825_p2 umax_fu_831_p3 add_ln76_fu_858_p2 icmp_ln76_fu_864_p2 add_ln78_fu_882_p2 add_ln111_fu_1164_p2 icmp_ln111_fu_1170_p2",
          "Instances": [
            {
              "ModuleName": "Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1",
              "InstanceName": "grp_Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1_fu_516",
              "BindInstances": "add_ln69_fu_278_p2 icmp_ln69_fu_288_p2"
            },
            {
              "ModuleName": "Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2",
              "InstanceName": "grp_Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2_fu_546",
              "BindInstances": "add_ln83_2_fu_291_p2 icmp_ln83_fu_297_p2 icmp_ln84_fu_313_p2 select_ln83_fu_319_p3 add_ln83_3_fu_327_p2 select_ln83_1_fu_333_p3 first_iter_0_fu_341_p2 add_ln83_1_fu_441_p2 add_ln84_fu_418_p2"
            },
            {
              "ModuleName": "Block_entry_att_0_wr_proc_Pipeline_Q_LOAD",
              "InstanceName": "grp_Block_entry_att_0_wr_proc_Pipeline_Q_LOAD_fu_563",
              "BindInstances": "add_ln90_fu_1152_p2 icmp_ln90_fu_1158_p2 add_ln92_fu_1186_p2 sparsemux_17_3_32_1_1_U613"
            },
            {
              "ModuleName": "Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE",
              "InstanceName": "grp_Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE_fu_648",
              "BindInstances": "add_ln95_fu_1922_p2 icmp_ln95_fu_1782_p2 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U687 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U688 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U689 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U690 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U691 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U692 fmul_32ns_32ns_32_3_max_dsp_1_U695 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U696 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U697 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U698 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U693 fmul_32ns_32ns_32_3_max_dsp_1_U699 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_3_max_dsp_1_U700 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_3_max_dsp_1_U701 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_3_max_dsp_1_U702 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U694 fmul_32ns_32ns_32_1_primitive_dsp_1_U703"
            },
            {
              "ModuleName": "kernel_softmax",
              "InstanceName": "grp_kernel_softmax_fu_750",
              "BindInstances": "vec_local_U add_ln9_fu_256_p2 icmp_ln9_fu_266_p2 icmp_ln16_fu_296_p2 icmp_ln20_fu_370_p2 icmp_ln20_1_fu_376_p2 or_ln20_fu_382_p2 icmp_ln20_2_fu_388_p2 icmp_ln20_3_fu_394_p2 or_ln20_1_fu_400_p2 fcmp_32ns_32ns_1_1_no_dsp_1_U795 and_ln20_fu_414_p2 and_ln20_1_fu_420_p2 max_val_3_fu_432_p3 add_ln16_fu_310_p2 icmp_ln16_1_fu_325_p2 icmp_ln20_4_fu_474_p2 icmp_ln20_5_fu_480_p2 or_ln20_2_fu_486_p2 icmp_ln20_6_fu_492_p2 icmp_ln20_7_fu_498_p2 or_ln20_3_fu_504_p2 fcmp_32ns_32ns_1_1_no_dsp_1_U795 and_ln20_2_fu_517_p2 and_ln20_3_fu_523_p2 max_val_5_fu_529_p3 add_ln16_1_fu_426_p2 add_ln26_fu_536_p2 icmp_ln26_fu_546_p2 fsub_32ns_32ns_32_1_primitive_dsp_1_U792 fexp_32ns_32ns_32_9_med_dsp_1_U796 fadd_32ns_32ns_32_1_primitive_dsp_1_x_U793 add_ln34_fu_586_p2 icmp_ln34_fu_596_p2 fdiv_32ns_32ns_32_11_no_dsp_1_U794"
            }
          ]
        },
        {
          "ModuleName": "Block_entry_xb_0_wr_proc",
          "InstanceName": "Block_entry_xb_0_wr_proc_U0",
          "BindInstances": "v_cache_local_7_i_i_U v_cache_local_6_i_i_U v_cache_local_5_i_i_U v_cache_local_4_i_i_U v_cache_local_3_i_i_U v_cache_local_2_i_i_U v_cache_local_1_i_i_U v_cache_local_0_i_i_U icmp_fu_1585_p2 umax_fu_1591_p3 add_ln123_fu_1618_p2 icmp_ln123_fu_1624_p2 add_ln125_fu_1642_p2",
          "Instances": [
            {
              "ModuleName": "Block_entry_xb_0_wr_proc_Pipeline_XB_INIT",
              "InstanceName": "grp_Block_entry_xb_0_wr_proc_Pipeline_XB_INIT_fu_1236",
              "BindInstances": "add_ln117_fu_406_p2 icmp_ln117_fu_412_p2"
            },
            {
              "ModuleName": "Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3",
              "InstanceName": "grp_Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3_fu_1272",
              "BindInstances": "add_ln130_2_fu_291_p2 icmp_ln130_fu_297_p2 icmp_ln131_fu_313_p2 select_ln130_fu_319_p3 add_ln130_3_fu_327_p2 select_ln130_1_fu_333_p3 first_iter_0_fu_341_p2 add_ln130_1_fu_441_p2 add_ln131_fu_418_p2"
            },
            {
              "ModuleName": "Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC",
              "InstanceName": "grp_Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_1289",
              "BindInstances": "add_ln142_fu_1666_p2 icmp_ln142_fu_1672_p2 select_ln145_fu_1695_p3 add_ln142_1_fu_1703_p2 select_ln142_fu_1709_p3 sparsemux_25_4_32_1_1_U863 icmp_ln148_fu_1759_p2 v_val_fu_1858_p3 fmul_32ns_32ns_32_3_max_dsp_1_U861 sparsemux_33_6_32_1_1_U864 fadd_32ns_32ns_32_1_primitive_dsp_1_U859 select_ln148_fu_1865_p3 fmul_32ns_32ns_32_3_max_dsp_1_U862 select_ln148_1_fu_1968_p3 fmul_32ns_32ns_32_3_max_dsp_1_U861 v_val_1_fu_1975_p3 fmul_32ns_32ns_32_3_max_dsp_1_U862 sparsemux_33_6_32_1_1_U865 fadd_32ns_32ns_32_1_primitive_dsp_1_U860 sparsemux_33_6_32_1_1_U866 fadd_32ns_32ns_32_1_primitive_dsp_1_U859 sparsemux_33_6_32_1_1_U867 fadd_32ns_32ns_32_1_primitive_dsp_1_U860 add_ln145_fu_1872_p2"
            },
            {
              "ModuleName": "Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK",
              "InstanceName": "grp_Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK_fu_1391",
              "BindInstances": "sparsemux_33_6_32_1_1_U956 sparsemux_33_6_32_1_1_U957 sparsemux_33_6_32_1_1_U958 sparsemux_33_6_32_1_1_U959 add_ln154_fu_1372_p2"
            }
          ]
        },
        {
          "ModuleName": "matmul_1",
          "InstanceName": "matmul_1_U0",
          "BindInstances": "vec_stream_U mat_stream_U res_stream_U",
          "Instances": [
            {
              "ModuleName": "load_vec_8",
              "InstanceName": "load_vec_8_U0",
              "BindInstances": "icmp_ln13_fu_371_p2 sparsemux_33_4_32_1_1_U1075 add_ln15_fu_559_p2 add_ln15_1_fu_573_p2 icmp_ln15_fu_578_p2 add_ln13_fu_584_p2"
            },
            {
              "ModuleName": "load_mat_burst_9",
              "InstanceName": "load_mat_burst_9_U0",
              "BindInstances": "add_ln25_1_fu_1164_p2 select_ln25_fu_207_p3 c_fu_215_p3 sub_ln30_fu_243_p2 add_ln30_fu_317_p2 add_ln30_1_fu_354_p2 add_ln30_2_fu_374_p2 add_ln30_3_fu_404_p2 add_ln30_4_fu_414_p2 add_ln30_5_fu_433_p2 add_ln30_6_fu_463_p2 add_ln30_7_fu_473_p2 add_ln30_8_fu_489_p2 add_ln30_9_fu_519_p2 add_ln30_10_fu_528_p2 add_ln30_11_fu_544_p2 add_ln30_12_fu_581_p2 add_ln30_13_fu_597_p2 add_ln30_14_fu_627_p2 add_ln30_15_fu_642_p2 add_ln30_16_fu_672_p2 add_ln30_17_fu_687_p2 add_ln30_18_fu_717_p2 add_ln30_19_fu_732_p2 add_ln30_20_fu_777_p2 add_ln30_21_fu_796_p2 add_ln30_22_fu_826_p2 add_ln30_23_fu_836_p2 add_ln30_24_fu_852_p2 add_ln30_25_fu_882_p2 add_ln30_26_fu_891_p2 add_ln30_27_fu_907_p2 add_ln30_28_fu_937_p2 add_ln30_29_fu_946_p2 add_ln30_30_fu_965_p2 add_ln30_31_fu_1010_p2 add_ln30_32_fu_1059_p2 add_ln30_33_fu_1015_p2 add_ln30_34_fu_1028_p2 add_ln30_35_fu_1100_p2 add_ln30_36_fu_1033_p2 add_ln30_37_fu_1043_p2 add_ln30_38_fu_1136_p2 r_fu_269_p2 icmp_ln26_fu_275_p2 add_ln25_fu_281_p2 icmp_ln25_fu_1173_p2"
            },
            {
              "ModuleName": "compute_vec_mat_10",
              "InstanceName": "compute_vec_mat_10_U0",
              "BindInstances": "vec_local_U vec_local_1_U vec_local_2_U vec_local_3_U vec_local_4_U vec_local_5_U vec_local_6_U vec_local_7_U vec_local_8_U vec_local_9_U vec_local_10_U vec_local_11_U vec_local_12_U vec_local_13_U vec_local_14_U vec_local_15_U",
              "Instances": [
                {
                  "ModuleName": "compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1",
                  "InstanceName": "grp_compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1_fu_96",
                  "BindInstances": "add_ln48_fu_403_p2 icmp_ln48_fu_409_p2"
                },
                {
                  "ModuleName": "compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4",
                  "InstanceName": "grp_compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4_fu_134",
                  "BindInstances": "add_ln53_fu_513_p2 icmp_ln53_fu_519_p2 icmp_ln63_fu_528_p2 select_ln53_fu_534_p3 select_ln53_33_fu_1106_p3 select_ln53_34_fu_1076_p3 select_ln53_35_fu_1046_p3 select_ln53_36_fu_1016_p3 select_ln53_37_fu_986_p3 select_ln53_38_fu_956_p3 select_ln53_39_fu_926_p3 select_ln53_40_fu_896_p3 select_ln53_41_fu_866_p3 select_ln53_42_fu_836_p3 select_ln53_43_fu_806_p3 select_ln53_44_fu_776_p3 select_ln53_45_fu_742_p3 select_ln53_46_fu_712_p3 select_ln53_47_fu_687_p3 select_ln53_48_fu_661_p3 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1114 add_ln63_fu_636_p2 icmp_ln63_3_fu_642_p2 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113 fadd_32ns_32ns_32_1_primitive_dsp_1_U1113"
                }
              ]
            },
            {
              "ModuleName": "matmul_1_Loop_VITIS_LOOP_113_1_proc",
              "InstanceName": "matmul_1_Loop_VITIS_LOOP_113_1_proc_U0",
              "BindInstances": "i_fu_403_p2 icmp_ln113_fu_564_p2"
            }
          ]
        },
        {
          "ModuleName": "Loop_OUTPUT_WRITE_proc",
          "InstanceName": "Loop_OUTPUT_WRITE_proc_U0",
          "BindInstances": "first_iter_0_fu_384_p2 i_fu_390_p2 sparsemux_33_4_32_1_1_U1192 icmp_ln166_fu_494_p2"
        }
      ]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "load_vec": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_mat_burst": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_Pipeline_VITIS_LOOP_48_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_216_218_1_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_vec_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_mat_burst_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_216_219_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_vec_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_mat_burst_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_216_1_Loop_VITIS_LOOP_113_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_216_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_gmem0_rd_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pow_generic_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "RoPE_Pipeline_VITIS_LOOP_16_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "RoPE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "RoPE_1_Pipeline_VITIS_LOOP_16_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "RoPE_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_CACHE_STORE_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_att_0_wr_proc_Pipeline_Q_LOAD": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_softmax": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_att_0_wr_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_xb_0_wr_proc_Pipeline_XB_INIT": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_entry_xb_0_wr_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_vec_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_mat_burst_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_vec_mat_10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_1_Loop_VITIS_LOOP_113_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "matmul_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_OUTPUT_WRITE_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_mhsa": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "0.874"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "5",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_vec": {
        "Latency": {
          "LatencyBest": "9265",
          "LatencyAvg": "9265",
          "LatencyWorst": "9265",
          "PipelineII": "9265",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "48",
            "Latency": "9264",
            "PipelineII": "",
            "PipelineDepth": "193",
            "Loops": [{
                "Name": "VITIS_LOOP_15_2",
                "TripCount": "16",
                "Latency": "191",
                "PipelineII": "",
                "PipelineDepth": "12"
              }]
          }],
        "Area": {
          "FF": "104",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "153",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_mat_burst": {
        "Latency": {
          "LatencyBest": "589837",
          "LatencyAvg": "589837",
          "LatencyWorst": "589837",
          "PipelineII": "589836",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.373"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_1_VITIS_LOOP_26_2",
            "TripCount": "36864",
            "Latency": "589835",
            "PipelineII": "16",
            "PipelineDepth": "28"
          }],
        "Area": {
          "FF": "716",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2441",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_Pipeline_VITIS_LOOP_48_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4": {
        "Latency": {
          "LatencyBest": "589830",
          "LatencyAvg": "589830",
          "LatencyWorst": "589830",
          "PipelineII": "589829",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_53_2_VITIS_LOOP_63_4",
            "TripCount": "36864",
            "Latency": "589828",
            "PipelineII": "16",
            "PipelineDepth": "21"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1284",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1733",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat": {
        "Latency": {
          "LatencyBest": "590603",
          "LatencyAvg": "590603",
          "LatencyWorst": "590603",
          "PipelineII": "590603",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1315",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1841",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_216_218_1_Loop_VITIS_LOOP_113_1_proc": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_113_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "57",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_216_218_1_1": {
        "Latency": {
          "LatencyBest": "590628",
          "LatencyAvg": "590628",
          "LatencyWorst": "590628",
          "PipelineII": "590604",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.373"
        },
        "Area": {
          "BRAM_18K": "17",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2324",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "4787",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_vec_2": {
        "Latency": {
          "LatencyBest": "9265",
          "LatencyAvg": "9265",
          "LatencyWorst": "9265",
          "PipelineII": "9265",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "48",
            "Latency": "9264",
            "PipelineII": "",
            "PipelineDepth": "193",
            "Loops": [{
                "Name": "VITIS_LOOP_15_2",
                "TripCount": "16",
                "Latency": "191",
                "PipelineII": "",
                "PipelineDepth": "12"
              }]
          }],
        "Area": {
          "FF": "104",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "153",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_mat_burst_3": {
        "Latency": {
          "LatencyBest": "589837",
          "LatencyAvg": "589837",
          "LatencyWorst": "589837",
          "PipelineII": "589836",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.373"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_1_VITIS_LOOP_26_2",
            "TripCount": "36864",
            "Latency": "589835",
            "PipelineII": "16",
            "PipelineDepth": "28"
          }],
        "Area": {
          "FF": "716",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2441",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_4_Pipeline_VITIS_LOOP_48_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_4_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4": {
        "Latency": {
          "LatencyBest": "589830",
          "LatencyAvg": "589830",
          "LatencyWorst": "589830",
          "PipelineII": "589829",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_53_2_VITIS_LOOP_63_4",
            "TripCount": "36864",
            "Latency": "589828",
            "PipelineII": "16",
            "PipelineDepth": "21"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1284",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1733",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_4": {
        "Latency": {
          "LatencyBest": "590603",
          "LatencyAvg": "590603",
          "LatencyWorst": "590603",
          "PipelineII": "590603",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1315",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1841",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_216_219_1_Loop_VITIS_LOOP_113_1_proc": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_113_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "57",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_216_219_1": {
        "Latency": {
          "LatencyBest": "590628",
          "LatencyAvg": "590628",
          "LatencyWorst": "590628",
          "PipelineII": "590604",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.373"
        },
        "Area": {
          "BRAM_18K": "17",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2324",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "4787",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_vec_5": {
        "Latency": {
          "LatencyBest": "9265",
          "LatencyAvg": "9265",
          "LatencyWorst": "9265",
          "PipelineII": "9265",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "48",
            "Latency": "9264",
            "PipelineII": "",
            "PipelineDepth": "193",
            "Loops": [{
                "Name": "VITIS_LOOP_15_2",
                "TripCount": "16",
                "Latency": "191",
                "PipelineII": "",
                "PipelineDepth": "12"
              }]
          }],
        "Area": {
          "FF": "104",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "153",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_mat_burst_6": {
        "Latency": {
          "LatencyBest": "589837",
          "LatencyAvg": "589837",
          "LatencyWorst": "589837",
          "PipelineII": "589836",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.373"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_1_VITIS_LOOP_26_2",
            "TripCount": "36864",
            "Latency": "589835",
            "PipelineII": "16",
            "PipelineDepth": "28"
          }],
        "Area": {
          "FF": "716",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2441",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_7_Pipeline_VITIS_LOOP_48_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_7_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4": {
        "Latency": {
          "LatencyBest": "589830",
          "LatencyAvg": "589830",
          "LatencyWorst": "589830",
          "PipelineII": "589829",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_53_2_VITIS_LOOP_63_4",
            "TripCount": "36864",
            "Latency": "589828",
            "PipelineII": "16",
            "PipelineDepth": "21"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1284",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1733",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_7": {
        "Latency": {
          "LatencyBest": "590603",
          "LatencyAvg": "590603",
          "LatencyWorst": "590603",
          "PipelineII": "590603",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1315",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1841",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_216_1_Loop_VITIS_LOOP_113_1_proc": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_113_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "57",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_216_1": {
        "Latency": {
          "LatencyBest": "590628",
          "LatencyAvg": "590628",
          "LatencyWorst": "590628",
          "PipelineII": "590604",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.373"
        },
        "Area": {
          "BRAM_18K": "17",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2324",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "4787",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_gmem0_rd_proc": {
        "Latency": {
          "LatencyBest": "1771889",
          "LatencyAvg": "1771889",
          "LatencyWorst": "1771889",
          "PipelineII": "1771889",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.373"
        },
        "Area": {
          "BRAM_18K": "51",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "7244",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "14529",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "pow_generic_float_s": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "1",
          "PipelineDepth": "12",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.624"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "6",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "482",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2111",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "RoPE_Pipeline_VITIS_LOOP_16_1": {
        "Latency": {
          "LatencyBest": "422",
          "LatencyAvg": "422",
          "LatencyWorst": "422",
          "PipelineII": "384",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_16_1",
            "TripCount": "384",
            "Latency": "420",
            "PipelineII": "1",
            "PipelineDepth": "38"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "26",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2457",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "5243",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "RoPE": {
        "Latency": {
          "LatencyBest": "427",
          "LatencyAvg": "427",
          "LatencyWorst": "427",
          "PipelineII": "427",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "26",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2529",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "5250",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "RoPE_1_Pipeline_VITIS_LOOP_16_1": {
        "Latency": {
          "LatencyBest": "422",
          "LatencyAvg": "422",
          "LatencyWorst": "422",
          "PipelineII": "384",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_16_1",
            "TripCount": "384",
            "Latency": "420",
            "PipelineII": "1",
            "PipelineDepth": "38"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "26",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2457",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "5243",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "RoPE_1": {
        "Latency": {
          "LatencyBest": "427",
          "LatencyAvg": "427",
          "LatencyWorst": "427",
          "PipelineII": "427",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "26",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2529",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "5250",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_proc": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.071"
        },
        "Area": {
          "FF": "388",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "614",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Loop_CACHE_STORE_proc_Pipeline_CACHE_STORE": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "768",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.755"
        },
        "Loops": [{
            "Name": "CACHE_STORE",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "21",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "312",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Loop_CACHE_STORE_proc": {
        "Latency": {
          "LatencyBest": "783",
          "LatencyAvg": "783",
          "LatencyWorst": "783",
          "PipelineII": "783",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "FF": "285",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "646",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_att_0_wr_proc_Pipeline_VITIS_LOOP_69_1": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "258",
          "LatencyWorst": "514",
          "PipelineIIMin": "2",
          "PipelineIIMax": "513",
          "PipelineII": "2 ~ 513",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.208"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_1",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "512",
            "Latency": "1 ~ 512",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_att_0_wr_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_84_2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "LOAD_K_CACHE_VITIS_LOOP_84_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "379",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "785",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_att_0_wr_proc_Pipeline_Q_LOAD": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.744"
        },
        "Loops": [{
            "Name": "Q_LOAD",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "2067",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "135",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_att_0_wr_proc_Pipeline_TOKEN_COMPUTE": {
        "Latency": {
          "LatencyBest": "137",
          "LatencyAvg": "2177",
          "LatencyWorst": "4225",
          "PipelineIIMin": "16",
          "PipelineIIMax": "4104",
          "PipelineII": "16 ~ 4104",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.486"
        },
        "Loops": [{
            "Name": "TOKEN_COMPUTE",
            "TripCount": "",
            "LatencyMin": "135",
            "LatencyMax": "4223",
            "Latency": "135 ~ 4223",
            "PipelineII": "8",
            "PipelineDepth": "136"
          }],
        "Area": {
          "DSP": "33",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "6535",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "5233",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_softmax": {
        "Latency": {
          "LatencyBest": "38",
          "LatencyAvg": "1569",
          "LatencyWorst": "3105",
          "PipelineIIMin": "38",
          "PipelineIIMax": "3105",
          "PipelineII": "38 ~ 3105",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.696"
        },
        "Loops": [
          {
            "Name": "load",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "768",
            "Latency": "1 ~ 768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "find_max",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "770",
            "Latency": "4 ~ 770",
            "PipelineII": "2",
            "PipelineDepth": "3"
          },
          {
            "Name": "compute",
            "TripCount": "",
            "LatencyMin": "12",
            "LatencyMax": "779",
            "Latency": "12 ~ 779",
            "PipelineII": "1",
            "PipelineDepth": "13"
          },
          {
            "Name": "normalize",
            "TripCount": "",
            "LatencyMin": "12",
            "LatencyMax": "779",
            "Latency": "12 ~ 779",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "3",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "920",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1804",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_att_0_wr_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.696"
        },
        "Loops": [
          {
            "Name": "ATT_INIT",
            "TripCount": "12",
            "LatencyMin": "24",
            "LatencyMax": "6192",
            "Latency": "24 ~ 6192",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "516",
            "PipelineDepth": "2 ~ 516"
          },
          {
            "Name": "HEAD_COMPUTE",
            "TripCount": "12",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          },
          {
            "Name": "SOFTMAX_HEADS",
            "TripCount": "12",
            "LatencyMin": "492",
            "LatencyMax": "37296",
            "Latency": "492 ~ 37296",
            "PipelineII": "",
            "PipelineDepthMin": "41",
            "PipelineDepthMax": "3108",
            "PipelineDepth": "41 ~ 3108"
          }
        ],
        "Area": {
          "BRAM_18K": "66",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "36",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "10288",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "9111",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_xb_0_wr_proc_Pipeline_XB_INIT": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.049"
        },
        "Loops": [{
            "Name": "XB_INIT",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_xb_0_wr_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_131_3": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "LOAD_V_CACHE_VITIS_LOOP_131_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "379",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "785",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC": {
        "Latency": {
          "LatencyBest": "38",
          "LatencyAvg": "8198",
          "LatencyWorst": "16390",
          "PipelineIIMin": "34",
          "PipelineIIMax": "16386",
          "PipelineII": "34 ~ 16386",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.875"
        },
        "Loops": [{
            "Name": "TOKEN_STREAM_VALUE_MAC",
            "TripCount": "",
            "LatencyMin": "36",
            "LatencyMax": "16388",
            "Latency": "36 ~ 16388",
            "PipelineII": "2",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2848",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "5703",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_xb_0_wr_proc_Pipeline_ACCUM_WRITEBACK": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.575"
        },
        "Loops": [{
            "Name": "ACCUM_WRITEBACK",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2713",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry_xb_0_wr_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "HEAD_STREAM",
            "TripCount": "12",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": ""
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "8",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "5518",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "12213",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "8",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0"
        }
      },
      "load_vec_8": {
        "Latency": {
          "LatencyBest": "1585",
          "LatencyAvg": "1585",
          "LatencyWorst": "1585",
          "PipelineII": "1585",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.661"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "48",
            "Latency": "1584",
            "PipelineII": "",
            "PipelineDepth": "33",
            "Loops": [{
                "Name": "VITIS_LOOP_15_2",
                "TripCount": "16",
                "Latency": "31",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "243",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "load_mat_burst_9": {
        "Latency": {
          "LatencyBest": "589837",
          "LatencyAvg": "589837",
          "LatencyWorst": "589837",
          "PipelineII": "589824",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.373"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_1_VITIS_LOOP_26_2",
            "TripCount": "36864",
            "Latency": "589835",
            "PipelineII": "16",
            "PipelineDepth": "28"
          }],
        "Area": {
          "FF": "728",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "2454",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_10_Pipeline_VITIS_LOOP_48_1": {
        "Latency": {
          "LatencyBest": "770",
          "LatencyAvg": "770",
          "LatencyWorst": "770",
          "PipelineII": "769",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4": {
        "Latency": {
          "LatencyBest": "589830",
          "LatencyAvg": "589830",
          "LatencyWorst": "589830",
          "PipelineII": "589829",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_53_2_VITIS_LOOP_63_4",
            "TripCount": "36864",
            "Latency": "589828",
            "PipelineII": "16",
            "PipelineDepth": "21"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1284",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1733",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "compute_vec_mat_10": {
        "Latency": {
          "LatencyBest": "590603",
          "LatencyAvg": "590603",
          "LatencyWorst": "590603",
          "PipelineII": "590603",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.861"
        },
        "Area": {
          "BRAM_18K": "16",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "1315",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "1841",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_1_Loop_VITIS_LOOP_113_1_proc": {
        "Latency": {
          "LatencyBest": "769",
          "LatencyAvg": "769",
          "LatencyWorst": "769",
          "PipelineII": "768",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "1.503"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_113_1",
            "TripCount": "768",
            "Latency": "767",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "12",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "50",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "matmul_1": {
        "Latency": {
          "LatencyBest": "590628",
          "LatencyAvg": "590628",
          "LatencyWorst": "590628",
          "PipelineII": "590604",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.373"
        },
        "Area": {
          "BRAM_18K": "17",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "2254",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "4883",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "Loop_OUTPUT_WRITE_proc": {
        "Latency": {
          "LatencyBest": "782",
          "LatencyAvg": "782",
          "LatencyWorst": "782",
          "PipelineII": "768",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "OUTPUT_WRITE",
            "TripCount": "768",
            "Latency": "780",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "140",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "231",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "0"
        }
      },
      "kernel_mhsa": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "3.696"
        },
        "Area": {
          "BRAM_18K": "411",
          "AVAIL_BRAM": "7482",
          "UTIL_BRAM": "5",
          "DSP": "104",
          "AVAIL_DSP": "10848",
          "UTIL_DSP": "~0",
          "FF": "45706",
          "AVAIL_FF": "5148416",
          "UTIL_FF": "~0",
          "LUT": "62761",
          "AVAIL_LUT": "2574208",
          "UTIL_LUT": "2",
          "URAM": "8",
          "AVAIL_URAM": "1925",
          "UTIL_URAM": "~0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-02 21:27:22 +0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
