---
title: åŸºäº Python çš„ Cocotb åº“å¯¹ Verilog è¿›è¡Œä»¿çœŸæ•™ç¨‹ï¼ˆä¸€ï¼‰
date: 2025-11-23 13:24:27
tags:
  - cocotb
  - verilog
description: åŸºäº Verilator ä¸ Cocotb å¯¹ Verilog æ¨¡å—è¿›è¡ŒååŒä»¿çœŸçš„åŸºç¡€æµç¨‹ä¸åŸç†è®²è§£
cover: /img/01_cocotb/03.png
top_img: /img/01_cocotb/hero.png
---

## é¡¹ç›®åœ°å€

ğŸ‘‰ <https://github.com/djdgctw/first_cocotb_testbench>

æœ¬æ•™ç¨‹å¯¹åº”ä»“åº“çš„ `01_base` ç¤ºä¾‹ï¼Œæ˜¯ Verilator Ã— Cocotb å…¥é—¨çš„æœ€å°å¯è¿è¡Œå·¥ç¨‹ã€‚

## 1. è·‘é€š 01_base åŸºç¡€æµç¨‹

ç¯å¢ƒè¦æ±‚ï¼š

1. Ubuntuï¼ˆæˆ– WSL2ï¼‰
2. Verilatorï¼ˆapt æˆ–æºç ç¼–è¯‘å‡å¯ï¼‰
3. Pythonï¼ˆconda / ç³»ç»Ÿ Python å‡å¯ï¼‰
4. `pip install cocotb`

å…‹éš†ä»“åº“åè¿›å…¥ï¼š

```bash
cd first_cocotb_testbench/01_base
```

é¡¹ç›®ç»“æ„å¦‚ä¸‹ï¼š
![01_baseé¡¹ç›®ç»“æ„ç¤ºæ„å›¾](/img/01_cocotb/01.png)

## 2. ç¤ºä¾‹æµç¨‹è®²è§£

åœ¨ `01_base` ç›®å½•ä¸‹æ‰§è¡Œï¼š

```bash
make run-logged SIM=verilator
```

è¯¥å‘½ä»¤ä¼šï¼š

* è°ƒç”¨ cocotb çš„ Makefile ä½“ç³»
* ä½¿ç”¨ Verilator å¯¹ `src/dff.sv` è¿›è¡Œç¼–è¯‘
* è¿è¡Œ Python ä¾§çš„ testbench
* å°†è¿è¡Œæ—¥å¿—ä¸æ³¢å½¢å­˜å…¥ `logs/` ç›®å½•ï¼ˆå« `report.log` ä¸æ³¢å½¢æ–‡ä»¶ï¼‰

Makefile å…³é”®é€»è¾‘å¦‚ä¸‹ï¼š
![makefileéƒ¨åˆ†ä»£ç ](/img/01_cocotb/02.png)

## 3. åŸç†è®²è§£

æœ¬ç¤ºä¾‹ç”± Verilog è®¾è®¡æ–‡ä»¶ `dff.sv` å’Œ Python Cocotb æµ‹è¯•æ–‡ä»¶ `test_dff.py` ç»„æˆï¼ŒäºŒè€…é€šè¿‡ cocotb çš„ VPI/PLI æ¥å£å»ºç«‹äº¤äº’ã€‚

### 3.1 Verilog ä»£ç è®²è§£ï¼ˆè¢«æµ‹æ¨¡å— DUTï¼‰

```verilog
`timescale 1us/1ns

module dff (
    output logic [3:0] q,
    input  logic       clk,
    input  logic [3:0] d
);

always @(posedge clk) begin
    q <= d;
end

endmodule
```

è§£é‡Šï¼š

* ä¸Šå‡æ²¿é‡‡æ ·ï¼šæ¯ä¸ª `posedge clk`ï¼Œ`q` éƒ½ä¼šæ›´æ–°ä¸º `d`
* å»¶è¿Ÿè¯­ä¹‰ï¼šè¡Œä¸ºç­‰ä»·äº â€œq = d ä¸Šä¸€æ‹çš„å€¼â€

### 3.2 Cocotb Python æµ‹è¯•ä»£ç è®²è§£

```python
import random
import cocotb
from cocotb.clock import Clock
from cocotb.triggers import FallingEdge
import logging

@cocotb.test()
async def test_dff_simple(dut):
    """éªŒè¯ d èƒ½æ­£ç¡®ä¼ é€’åˆ° q"""

    logger = logging.getLogger("my_testbench")
    logger.setLevel(logging.DEBUG)

    clock = Clock(dut.clk, 10, unit="us")
    cocotb.start_soon(clock.start())

    for i in range(10):
        val = random.randint(0, 7)
        dut.d.value = val

        await FallingEdge(dut.clk)

        logger.info(f"å‘¨æœŸ {i}: d={dut.d.value}, q={dut.q.value}")

        assert dut.q.value == val, f"ç¬¬ {i} æ¬¡æ£€æŸ¥å¤±è´¥ï¼šæœŸæœ› {val}ï¼Œå®é™… {dut.q.value}"
```

é‡ç‚¹ï¼š

* `@cocotb.test()`ï¼šå£°æ˜ Python æµ‹è¯•ç”¨ä¾‹
* `Clock(...)`ï¼šåœ¨ Python ä¾§åˆ›å»ºæ—¶é’Ÿå¹¶é©±åŠ¨ DUT
* `await FallingEdge(...)`ï¼šäº‹ä»¶é©±åŠ¨å¼ä»¿çœŸ
* `.value` æ˜¯ cocotb å†™å…¥å’Œè¯»å–ä¿¡å·çš„æ ‡å‡†æ–¹å¼
* æ–­è¨€é”™è¯¯ä¼šè‡ªåŠ¨æ ‡çº¢ä¸­æ­¢

### 3.3 Makefile æ ¸å¿ƒéƒ¨åˆ†è§£é‡Š

```makefile
export PYTHONPATH := $(PWD)/testbench:$(PYTHONPATH)
TOPLEVEL_LANG = verilog
VERILOG_SOURCES = $(PWD)/src/dff.sv
TOPLEVEL = dff
MODULE = test_dff
SIM ?= verilator
include $(shell cocotb-config --makefiles)/Makefile.sim
```

ç®€è¦è¯´æ˜ï¼š

* `TOPLEVEL` å¿…é¡»ä¸ Verilog ä¸­çš„æ¨¡å—åä¸€è‡´
* `MODULE=test_dff` æŒ‡å®š Python æµ‹è¯•å…¥å£
* `VERILOG_SOURCES` å†³å®šå‚ä¸ä»¿çœŸçš„ RTL æ–‡ä»¶
* `cocotb-config` è‡ªåŠ¨é€‰æ‹©æ­£ç¡®çš„ä»¿çœŸå™¨åç«¯

> **æ¢æ¨¡å—æ—¶ï¼Œåªéœ€æ”¹ï¼š**
> `src/*.sv`ã€`TOPLEVEL`ã€`MODULE`ï¼Œå…¶ä½™é€»è¾‘æ— éœ€ä¿®æ”¹ã€‚

## 4. å°ç»“

æœ¬ç¯‡ç¤ºä¾‹å±•ç¤ºäº† Cocotb æœ€å°å¯è¿è¡Œå·¥ç¨‹çš„ç»“æ„å’ŒåŸç†ï¼ŒåŒ…æ‹¬ï¼š

* Verilator + Cocotb çš„ååŒä»¿çœŸæµç¨‹
* Verilog DUT çš„æ„æˆ
* Python å¼‚æ­¥ testbench çš„å†™æ³•
* Makefile å¦‚ä½•å°†ä¸¤è€…ä¸²è”

åç»­ç¯‡ç« å°†ç»§ç»­æ›´æ–°ï¼š

- å¦‚ä½•åˆ©ç”¨ Python æŠŠä»¿çœŸç»“æœè½¬æ¢ä¸ºå¯è§†åŒ–å›¾è¡¨
- å¦‚ä½•è®© Cocotb é€šè¿‡ ModelSim æ”¯æŒå¸¦ Vivado IP çš„ä»¿çœŸ
