21:54:41 INFO  : Registering command handlers for SDK TCF services
21:54:42 INFO  : Launching XSCT server: xsct.bat -interactive D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\temp_xsdb_launch_script.tcl
21:54:45 INFO  : XSCT server has started successfully.
21:54:45 INFO  : Successfully done setting XSCT server connection channel  
21:54:45 INFO  : Successfully done setting SDK workspace  
21:54:45 INFO  : Processing command line option -hwspec D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
22:03:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:01 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
22:03:01 INFO  : 'jtag frequency' command is executed.
22:03:01 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:03:01 INFO  : Context for 'APU' is selected.
22:03:01 INFO  : System reset is completed.
22:03:04 INFO  : 'after 3000' command is executed.
22:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
22:03:07 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
22:03:07 INFO  : Context for 'APU' is selected.
22:03:07 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
22:03:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:07 INFO  : Context for 'APU' is selected.
22:03:08 INFO  : 'ps7_init' command is executed.
22:03:08 INFO  : 'ps7_post_config' command is executed.
22:03:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:09 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:09 INFO  : Memory regions updated for context APU
22:03:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:09 INFO  : 'con' command is executed.
22:03:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

22:03:09 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:09:03 ERROR : (XSDB Server)Memory read error at 0x58000. Blocked address 0x00058000. OCM is not enabled at 0x00058000. Invalid address

22:11:21 ERROR : (XSDB Server)wrong # of args: should be "mrd [options] address [count]"

22:11:53 ERROR : (XSDB Server)wrong # of args: should be "mrd [options] address [count]"

22:13:53 ERROR : (XSDB Server)wrong # of args: should be "mrd [options] address [count]"

22:25:44 ERROR : (XSDB Server)wrong # of args: should be "mrd [options] address [count]"

22:28:54 INFO  : Disconnected from the channel tcfchan#1.
22:31:08 INFO  : Launching XSCT server: xsct.bat -interactive D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\temp_xsdb_launch_script.tcl
22:31:08 INFO  : Registering command handlers for SDK TCF services
22:31:11 INFO  : XSCT server has started successfully.
22:31:11 INFO  : Successfully done setting XSCT server connection channel  
22:31:12 INFO  : Successfully done setting SDK workspace  
22:31:12 INFO  : Processing command line option -hwspec D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
22:31:12 INFO  : Checking for hwspec changes in the project Block_design_wrapper_hw_platform_0.
22:31:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:37 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
22:31:37 INFO  : 'jtag frequency' command is executed.
22:31:37 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:31:37 INFO  : Context for 'APU' is selected.
22:31:37 INFO  : System reset is completed.
22:31:40 INFO  : 'after 3000' command is executed.
22:31:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
22:31:43 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
22:31:43 INFO  : Context for 'APU' is selected.
22:31:43 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
22:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:43 INFO  : Context for 'APU' is selected.
22:31:45 INFO  : 'ps7_init' command is executed.
22:31:45 INFO  : 'ps7_post_config' command is executed.
22:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:45 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:46 INFO  : Memory regions updated for context APU
22:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:46 INFO  : 'con' command is executed.
22:31:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

22:31:46 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:42:40 INFO  : Disconnected from the channel tcfchan#1.
22:45:33 INFO  : Launching XSCT server: xsct.bat -interactive D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\temp_xsdb_launch_script.tcl
22:45:33 INFO  : Registering command handlers for SDK TCF services
22:45:36 INFO  : XSCT server has started successfully.
22:45:37 INFO  : Successfully done setting XSCT server connection channel  
22:45:37 INFO  : Successfully done setting SDK workspace  
22:45:37 INFO  : Processing command line option -hwspec D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
22:45:37 INFO  : Checking for hwspec changes in the project Block_design_wrapper_hw_platform_0.
22:46:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:18 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
22:46:18 INFO  : 'jtag frequency' command is executed.
22:46:18 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:46:18 INFO  : Context for 'APU' is selected.
22:46:18 INFO  : System reset is completed.
22:46:21 INFO  : 'after 3000' command is executed.
22:46:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
22:46:23 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
22:46:24 INFO  : Context for 'APU' is selected.
22:46:24 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
22:46:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:24 INFO  : Context for 'APU' is selected.
22:46:24 INFO  : 'ps7_init' command is executed.
22:46:24 INFO  : 'ps7_post_config' command is executed.
22:46:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:25 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:25 INFO  : Memory regions updated for context APU
22:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:25 INFO  : 'con' command is executed.
22:46:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

22:46:25 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
22:54:59 INFO  : Disconnected from the channel tcfchan#1.
23:01:44 INFO  : Launching XSCT server: xsct.bat -interactive D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\temp_xsdb_launch_script.tcl
23:01:44 INFO  : Registering command handlers for SDK TCF services
23:01:48 INFO  : XSCT server has started successfully.
23:01:48 INFO  : Successfully done setting XSCT server connection channel  
23:01:48 INFO  : Successfully done setting SDK workspace  
23:01:48 INFO  : Processing command line option -hwspec D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
23:01:48 INFO  : Checking for hwspec changes in the project Block_design_wrapper_hw_platform_0.
23:01:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1669397439744,  Project:1669393002011
23:01:53 INFO  : The hardware specification for project 'Block_design_wrapper_hw_platform_0' is different from D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
23:01:53 INFO  : Copied contents of D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf into \Block_design_wrapper_hw_platform_0\system.hdf.
23:01:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:02:02 INFO  : 
23:02:03 INFO  : Updating hardware inferred compiler options for finalhw.
23:02:03 INFO  : Clearing existing target manager status.
23:03:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:10 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
23:03:10 INFO  : 'jtag frequency' command is executed.
23:03:10 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:03:10 INFO  : Context for 'APU' is selected.
23:03:11 INFO  : System reset is completed.
23:03:14 INFO  : 'after 3000' command is executed.
23:03:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
23:03:16 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
23:03:16 INFO  : Context for 'APU' is selected.
23:03:16 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
23:03:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:16 INFO  : Context for 'APU' is selected.
23:03:17 INFO  : 'ps7_init' command is executed.
23:03:17 INFO  : 'ps7_post_config' command is executed.
23:03:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:18 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:18 INFO  : Memory regions updated for context APU
23:03:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:18 INFO  : 'con' command is executed.
23:03:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

23:03:18 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
23:05:38 INFO  : Disconnected from the channel tcfchan#1.
23:06:01 INFO  : Registering command handlers for SDK TCF services
23:06:02 INFO  : Launching XSCT server: xsct.bat -interactive D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\temp_xsdb_launch_script.tcl
23:06:05 INFO  : XSCT server has started successfully.
23:06:05 INFO  : Successfully done setting XSCT server connection channel  
23:06:05 INFO  : Successfully done setting SDK workspace  
23:06:05 INFO  : Processing command line option -hwspec D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
23:06:06 INFO  : Checking for hwspec changes in the project Block_design_wrapper_hw_platform_0.
23:11:58 INFO  : Registering command handlers for SDK TCF services
23:11:58 INFO  : Launching XSCT server: xsct.bat -interactive D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\temp_xsdb_launch_script.tcl
23:12:01 INFO  : XSCT server has started successfully.
23:12:02 INFO  : Successfully done setting XSCT server connection channel  
23:12:02 INFO  : Successfully done setting SDK workspace  
23:12:02 INFO  : Processing command line option -hwspec D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
23:12:02 INFO  : Checking for hwspec changes in the project Block_design_wrapper_hw_platform_0.
23:12:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1669398071555,  Project:1669397439744
23:12:06 INFO  : The hardware specification for project 'Block_design_wrapper_hw_platform_0' is different from D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
23:12:06 INFO  : Copied contents of D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf into \Block_design_wrapper_hw_platform_0\system.hdf.
23:12:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:12:16 INFO  : 
23:12:17 INFO  : Updating hardware inferred compiler options for finalhw.
23:12:17 INFO  : Clearing existing target manager status.
23:17:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:47 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
23:17:47 INFO  : 'jtag frequency' command is executed.
23:17:47 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:17:47 INFO  : Context for 'APU' is selected.
23:17:48 INFO  : System reset is completed.
23:17:51 INFO  : 'after 3000' command is executed.
23:17:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
23:17:54 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
23:17:54 INFO  : Context for 'APU' is selected.
23:17:55 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
23:17:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:55 INFO  : Context for 'APU' is selected.
23:17:55 INFO  : 'ps7_init' command is executed.
23:17:55 INFO  : 'ps7_post_config' command is executed.
23:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:56 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:56 INFO  : Memory regions updated for context APU
23:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:56 INFO  : 'con' command is executed.
23:17:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

23:17:56 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
23:20:39 ERROR : (XSDB Server)illegal access size 0x1300000. must be d/w/h/b

23:29:42 INFO  : Disconnected from the channel tcfchan#1.
23:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:47 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
23:29:47 INFO  : 'jtag frequency' command is executed.
23:29:47 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:29:48 INFO  : Context for 'APU' is selected.
23:29:48 INFO  : System reset is completed.
23:29:51 INFO  : 'after 3000' command is executed.
23:29:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
23:29:54 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
23:29:54 INFO  : Context for 'APU' is selected.
23:30:03 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
23:30:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:03 INFO  : Context for 'APU' is selected.
23:30:03 INFO  : 'ps7_init' command is executed.
23:30:03 INFO  : 'ps7_post_config' command is executed.
23:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:04 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:04 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:04 INFO  : Memory regions updated for context APU
23:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:04 INFO  : 'con' command is executed.
23:30:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

23:30:04 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
23:37:28 INFO  : Disconnected from the channel tcfchan#2.
23:37:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:30 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
23:37:30 INFO  : 'jtag frequency' command is executed.
23:37:30 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:37:30 INFO  : Context for 'APU' is selected.
23:37:30 INFO  : System reset is completed.
23:37:33 INFO  : 'after 3000' command is executed.
23:37:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
23:37:35 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
23:37:36 INFO  : Context for 'APU' is selected.
23:37:36 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
23:37:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:36 INFO  : Context for 'APU' is selected.
23:37:36 INFO  : 'ps7_init' command is executed.
23:37:36 INFO  : 'ps7_post_config' command is executed.
23:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:36 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:36 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:37 INFO  : Memory regions updated for context APU
23:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:37 INFO  : 'con' command is executed.
23:37:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

23:37:37 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
23:57:31 INFO  : Disconnected from the channel tcfchan#3.
23:57:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:33 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
23:57:33 INFO  : 'jtag frequency' command is executed.
23:57:33 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:57:33 INFO  : Context for 'APU' is selected.
23:57:33 INFO  : System reset is completed.
23:57:36 INFO  : 'after 3000' command is executed.
23:57:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
23:57:38 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
23:57:38 INFO  : Context for 'APU' is selected.
23:57:38 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
23:57:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:38 INFO  : Context for 'APU' is selected.
23:57:39 INFO  : 'ps7_init' command is executed.
23:57:39 INFO  : 'ps7_post_config' command is executed.
23:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:39 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:39 INFO  : Memory regions updated for context APU
23:57:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:39 INFO  : 'con' command is executed.
23:57:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

23:57:39 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
23:58:49 ERROR : (XSDB Server)illegal access size 0x1300000. must be d/w/h/b

23:58:54 ERROR : (XSDB Server)illegal access size 0x1300000. must be d/w/h/b

00:02:19 INFO  : Disconnected from the channel tcfchan#4.
00:02:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:20 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
00:02:20 INFO  : 'jtag frequency' command is executed.
00:02:20 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:02:20 INFO  : Context for 'APU' is selected.
00:02:20 INFO  : System reset is completed.
00:02:23 INFO  : 'after 3000' command is executed.
00:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
00:02:25 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
00:02:26 INFO  : Context for 'APU' is selected.
00:02:26 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
00:02:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:26 INFO  : Context for 'APU' is selected.
00:02:26 INFO  : 'ps7_init' command is executed.
00:02:26 INFO  : 'ps7_post_config' command is executed.
00:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:26 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:26 INFO  : Memory regions updated for context APU
00:02:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:27 INFO  : 'con' command is executed.
00:02:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

00:02:27 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
00:05:01 INFO  : Disconnected from the channel tcfchan#5.
00:05:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:02 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
00:05:02 INFO  : 'jtag frequency' command is executed.
00:05:02 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:05:03 INFO  : Context for 'APU' is selected.
00:05:03 INFO  : System reset is completed.
00:05:06 INFO  : 'after 3000' command is executed.
00:05:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
00:05:08 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
00:05:08 INFO  : Context for 'APU' is selected.
00:05:08 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
00:05:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:08 INFO  : Context for 'APU' is selected.
00:05:09 INFO  : 'ps7_init' command is executed.
00:05:09 INFO  : 'ps7_post_config' command is executed.
00:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:09 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:09 INFO  : Memory regions updated for context APU
00:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:09 INFO  : 'con' command is executed.
00:05:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

00:05:09 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
00:06:59 INFO  : Disconnected from the channel tcfchan#6.
00:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:00 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
00:07:00 INFO  : 'jtag frequency' command is executed.
00:07:00 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:07:01 INFO  : Context for 'APU' is selected.
00:07:01 INFO  : System reset is completed.
00:07:04 INFO  : 'after 3000' command is executed.
00:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
00:07:06 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
00:07:06 INFO  : Context for 'APU' is selected.
00:07:06 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
00:07:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:07:06 INFO  : Context for 'APU' is selected.
00:07:07 INFO  : 'ps7_init' command is executed.
00:07:07 INFO  : 'ps7_post_config' command is executed.
00:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:07 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:07:07 INFO  : 'configparams force-mem-access 0' command is executed.
00:07:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:07:07 INFO  : Memory regions updated for context APU
00:07:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:07:07 INFO  : 'con' command is executed.
00:07:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

00:07:07 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
00:08:12 INFO  : Disconnected from the channel tcfchan#7.
00:08:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:14 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
00:08:14 INFO  : 'jtag frequency' command is executed.
00:08:14 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:08:14 INFO  : Context for 'APU' is selected.
00:08:14 INFO  : System reset is completed.
00:08:17 INFO  : 'after 3000' command is executed.
00:08:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
00:08:19 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
00:08:20 INFO  : Context for 'APU' is selected.
00:08:20 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
00:08:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:20 INFO  : Context for 'APU' is selected.
00:08:20 INFO  : 'ps7_init' command is executed.
00:08:20 INFO  : 'ps7_post_config' command is executed.
00:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:20 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM2/CONTRAST_HISTOGRAM.sdk/finalhw/Debug/finalhw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:21 INFO  : Memory regions updated for context APU
00:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:21 INFO  : 'con' command is executed.
00:08:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

00:08:21 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM2\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
00:36:41 INFO  : Disconnected from the channel tcfchan#8.
