

================================================================
== Synthesis Summary Report of 'hls_top'
================================================================
+ General Information: 
    * Date:           Fri Apr 26 10:10:14 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        backprop_prj
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: qzynquplusRFSOC
    * Target device:  xqzu29dr-ffrf1760-1-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+---------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |       Modules      | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |    |            |            |     |
    |       & Loops      | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF     |     LUT    | URAM|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+---------+----+------------+------------+-----+
    |+ hls_top           |     -|  0.00|       19|  190.000|         -|       20|     -|        no|  4 (~0%)|   -|  1712 (~0%)|  1985 (~0%)|    -|
    | o VITIS_LOOP_33_1  |     -|  7.30|       17|  170.000|        16|        1|     3|       yes|        -|   -|           -|           -|    -|
    +--------------------+------+------+---------+---------+----------+---------+------+----------+---------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 64        | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register            | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER              | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR              | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | sets                | 0x10   | 32    | W      | Data signal of sets              |                                                                      |
| s_axi_control | xweights1_1         | 0x18   | 32    | W      | Data signal of xweights1         |                                                                      |
| s_axi_control | xweights1_2         | 0x1c   | 32    | W      | Data signal of xweights1         |                                                                      |
| s_axi_control | xweights2_1         | 0x24   | 32    | W      | Data signal of xweights2         |                                                                      |
| s_axi_control | xweights2_2         | 0x28   | 32    | W      | Data signal of xweights2         |                                                                      |
| s_axi_control | xweights3_1         | 0x30   | 32    | W      | Data signal of xweights3         |                                                                      |
| s_axi_control | xweights3_2         | 0x34   | 32    | W      | Data signal of xweights3         |                                                                      |
| s_axi_control | xbiases1_1          | 0x3c   | 32    | W      | Data signal of xbiases1          |                                                                      |
| s_axi_control | xbiases1_2          | 0x40   | 32    | W      | Data signal of xbiases1          |                                                                      |
| s_axi_control | xbiases2_1          | 0x48   | 32    | W      | Data signal of xbiases2          |                                                                      |
| s_axi_control | xbiases2_2          | 0x4c   | 32    | W      | Data signal of xbiases2          |                                                                      |
| s_axi_control | xbiases3_1          | 0x54   | 32    | W      | Data signal of xbiases3          |                                                                      |
| s_axi_control | xbiases3_2          | 0x58   | 32    | W      | Data signal of xbiases3          |                                                                      |
| s_axi_control | xtraining_data_1    | 0x60   | 32    | W      | Data signal of xtraining_data    |                                                                      |
| s_axi_control | xtraining_data_2    | 0x64   | 32    | W      | Data signal of xtraining_data    |                                                                      |
| s_axi_control | xtraining_targets_1 | 0x6c   | 32    | W      | Data signal of xtraining_targets |                                                                      |
| s_axi_control | xtraining_targets_2 | 0x70   | 32    | W      | Data signal of xtraining_targets |                                                                      |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+----------+
| Argument          | Direction | Datatype |
+-------------------+-----------+----------+
| sets              | in        | int      |
| xweights1         | inout     | int*     |
| xweights2         | inout     | int*     |
| xweights3         | inout     | int*     |
| xbiases1          | inout     | int*     |
| xbiases2          | inout     | int*     |
| xbiases3          | inout     | int*     |
| xtraining_data    | inout     | int*     |
| xtraining_targets | inout     | int*     |
+-------------------+-----------+----------+

* SW-to-HW Mapping
+-------------------+---------------+-----------+----------+-----------------------------------------------+
| Argument          | HW Interface  | HW Type   | HW Usage | HW Info                                       |
+-------------------+---------------+-----------+----------+-----------------------------------------------+
| sets              | s_axi_control | register  |          | name=sets offset=0x10 range=32                |
| xweights1         | m_axi_gmem    | interface |          |                                               |
| xweights1         | s_axi_control | register  | offset   | name=xweights1_1 offset=0x18 range=32         |
| xweights1         | s_axi_control | register  | offset   | name=xweights1_2 offset=0x1c range=32         |
| xweights2         | m_axi_gmem    | interface |          |                                               |
| xweights2         | s_axi_control | register  | offset   | name=xweights2_1 offset=0x24 range=32         |
| xweights2         | s_axi_control | register  | offset   | name=xweights2_2 offset=0x28 range=32         |
| xweights3         | m_axi_gmem    | interface |          |                                               |
| xweights3         | s_axi_control | register  | offset   | name=xweights3_1 offset=0x30 range=32         |
| xweights3         | s_axi_control | register  | offset   | name=xweights3_2 offset=0x34 range=32         |
| xbiases1          | m_axi_gmem    | interface |          |                                               |
| xbiases1          | s_axi_control | register  | offset   | name=xbiases1_1 offset=0x3c range=32          |
| xbiases1          | s_axi_control | register  | offset   | name=xbiases1_2 offset=0x40 range=32          |
| xbiases2          | m_axi_gmem    | interface |          |                                               |
| xbiases2          | s_axi_control | register  | offset   | name=xbiases2_1 offset=0x48 range=32          |
| xbiases2          | s_axi_control | register  | offset   | name=xbiases2_2 offset=0x4c range=32          |
| xbiases3          | m_axi_gmem    | interface |          |                                               |
| xbiases3          | s_axi_control | register  | offset   | name=xbiases3_1 offset=0x54 range=32          |
| xbiases3          | s_axi_control | register  | offset   | name=xbiases3_2 offset=0x58 range=32          |
| xtraining_data    | m_axi_gmem    | interface |          |                                               |
| xtraining_data    | s_axi_control | register  | offset   | name=xtraining_data_1 offset=0x60 range=32    |
| xtraining_data    | s_axi_control | register  | offset   | name=xtraining_data_2 offset=0x64 range=32    |
| xtraining_targets | m_axi_gmem    | interface |          |                                               |
| xtraining_targets | s_axi_control | register  | offset   | name=xtraining_targets_1 offset=0x6c range=32 |
| xtraining_targets | s_axi_control | register  | offset   | name=xtraining_targets_2 offset=0x70 range=32 |
+-------------------+---------------+-----------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location    |
+--------------+-----------+--------+-------+-----------------+------------------+
| m_axi_gmem   | write     | 3      | 32    | VITIS_LOOP_33_1 | backprop.c:33:19 |
| m_axi_gmem   | read      | 3      | 32    | VITIS_LOOP_33_1 | backprop.c:33:19 |
+--------------+-----------+--------+-------+-----------------+------------------+

* All M_AXI Variable Accesses
+--------------+----------------+------------------+-----------+--------------+--------+-----------------+------------------+------------+------------------------------------------------------------------------------------+
| HW Interface | Variable       | Access Location  | Direction | Burst Status | Length | Loop            | Loop Location    | Resolution | Problem                                                                            |
+--------------+----------------+------------------+-----------+--------------+--------+-----------------+------------------+------------+------------------------------------------------------------------------------------+
| m_axi_gmem   | xbiases3       | backprop.c:34:17 | write     | Widen Fail   |        | VITIS_LOOP_33_1 | backprop.c:33:19 | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 1(bytes) |
| m_axi_gmem   | xtraining_data | backprop.c:34:19 | read      | Widen Fail   |        | VITIS_LOOP_33_1 | backprop.c:33:19 | 214-307    | Could not widen since type i32 size is greater than or equal to alignment 1(bytes) |
| m_axi_gmem   | xbiases3       | backprop.c:34:17 | write     | Inferred     | 3      | VITIS_LOOP_33_1 | backprop.c:33:19 |            |                                                                                    |
| m_axi_gmem   | xtraining_data | backprop.c:34:19 | read      | Inferred     | 3      | VITIS_LOOP_33_1 | backprop.c:33:19 |            |                                                                                    |
+--------------+----------------+------------------+-----------+--------------+--------+-----------------+------------------+------------+------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------+-----+--------+----------+-----+--------+---------+
| + hls_top            | 0   |        |          |     |        |         |
|   add_ln33_fu_185_p2 | -   |        | add_ln33 | add | fabric | 0       |
+----------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------------------------------+--------------------------+
| Type      | Options                                             | Location                 |
+-----------+-----------------------------------------------------+--------------------------+
| interface | m_axi port = xweights1                              | backprop.c:22 in hls_top |
| interface | m_axi port = xweights2                              | backprop.c:23 in hls_top |
| interface | m_axi port = xweights3                              | backprop.c:24 in hls_top |
| interface | m_axi port = xbiases1                               | backprop.c:25 in hls_top |
| interface | m_axi port = xbiases2                               | backprop.c:26 in hls_top |
| interface | m_axi port = xbiases3 max_widen_bitwidth = 64       | backprop.c:27 in hls_top |
| interface | m_axi port = xtraining_data max_widen_bitwidth = 64 | backprop.c:28 in hls_top |
| interface | m_axi port = xtraining_targets                      | backprop.c:29 in hls_top |
| interface | s_axilite port = sets                               | backprop.c:30 in hls_top |
| interface | s_axilite port = return                             | backprop.c:31 in hls_top |
+-----------+-----------------------------------------------------+--------------------------+


