#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec 25 13:09:01 2018
# Process ID: 12488
# Current directory: C:/Users/hatic/time_end
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8976 C:\Users\hatic\time_end\time_end.xpr
# Log file: C:/Users/hatic/time_end/vivado.log
# Journal file: C:/Users/hatic/time_end\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hatic/time_end/time_end.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hatic/Masaüstü/Library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 857.738 ; gain = 144.305
update_compile_order -fileset sources_1
open_bd_design {C:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/design_123.bd}
Adding cell -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding cell -- xilinx.com:XUP:xup_clk_divider:1.0 - xup_clk_divider_0
Adding cell -- xilinx.com:XUP:xup_nor5:1.0 - xup_nor5_0
Adding cell -- xilinx.com:XUP:xup_xor2:1.0 - xup_xor2_0
Adding cell -- xilinx.com:XUP:xup_xor2:1.0 - xup_xor2_1
Adding cell -- xilinx.com:XUP:xup_xor2:1.0 - xup_xor2_2
Adding cell -- xilinx.com:XUP:xup_xor2:1.0 - xup_xor2_3
Adding cell -- xilinx.com:XUP:xup_xor2:1.0 - xup_xor2_4
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk(clk) and /xup_clk_divider_0/clkin(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /xup_clk_divider_0/clkout(undef) and /c_counter_binary_0/CLK(clk)
Successfully read diagram <design_123> from BD file <C:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/design_123.bd>
open_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 950.551 ; gain = 86.781
startgroup
set_property -dict [list CONFIG.CE {true}] [get_bd_cells c_counter_binary_0]
endgroup
delete_bd_objs [get_bd_nets btn_1] [get_bd_ports btn]
create_bd_port -dir I CE
create_bd_port -dir I SCLR
set_property location {-10 165} [get_bd_ports SCLR]
set_property location {-55 296} [get_bd_ports CE]
connect_bd_net [get_bd_ports CE] [get_bd_pins c_counter_binary_0/CE]
connect_bd_net [get_bd_ports SCLR] [get_bd_pins c_counter_binary_0/SCLR]
save_bd_design
Wrote  : <C:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/design_123.bd> 
Wrote  : <C:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ui/bd_e57ec3d1.ui> 
ipx::open_ipxact_file C:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/component.xml
WARNING: [IP_Flow 19-4963] design_123_c_counter_binary_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:basys3:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_c_counter_binary_0_0/design_123_c_counter_binary_0_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlconstant_0_0/design_123_xlconstant_0_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlconstant_1_0/design_123_xlconstant_1_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_0_0/design_123_xlslice_0_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_1_0/design_123_xlslice_1_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_2_0/design_123_xlslice_2_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_3_0/design_123_xlslice_3_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_4_0/design_123_xlslice_4_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_clk_divider_0_0/design_123_xup_clk_divider_0_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_nor5_0_0/design_123_xup_nor5_0_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_0_0/design_123_xup_xor2_0_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_1_0/design_123_xup_xor2_1_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_2_0/design_123_xup_xor2_2_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_3_0/design_123_xup_xor2_3_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_4_0/design_123_xup_xor2_4_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/hdl/design_123_wrapper.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_c_counter_binary_0_0/design_123_c_counter_binary_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlconstant_0_0/design_123_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlconstant_1_0/design_123_xlconstant_1_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_0_0/design_123_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_1_0/design_123_xlslice_1_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_2_0/design_123_xlslice_2_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_3_0/design_123_xlslice_3_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_4_0/design_123_xlslice_4_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_clk_divider_0_0/design_123_xup_clk_divider_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_nor5_0_0/design_123_xup_nor5_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_0_0/design_123_xup_xor2_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_1_0/design_123_xup_xor2_1_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_2_0/design_123_xup_xor2_2_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_3_0/design_123_xup_xor2_3_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_4_0/design_123_xup_xor2_4_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/synth/design_123.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/design_123_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/hdl/design_123_wrapper.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_c_counter_binary_0_0/design_123_c_counter_binary_0_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlconstant_0_0/design_123_xlconstant_0_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlconstant_1_0/design_123_xlconstant_1_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_0_0/design_123_xlslice_0_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_1_0/design_123_xlslice_1_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_2_0/design_123_xlslice_2_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_3_0/design_123_xlslice_3_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_4_0/design_123_xlslice_4_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_clk_divider_0_0/design_123_xup_clk_divider_0_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_nor5_0_0/design_123_xup_nor5_0_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_0_0/design_123_xup_xor2_0_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_1_0/design_123_xup_xor2_1_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_2_0/design_123_xup_xor2_2_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_3_0/design_123_xup_xor2_3_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_4_0/design_123_xup_xor2_4_0.xci' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/hdl/design_123_wrapper.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_c_counter_binary_0_0/design_123_c_counter_binary_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlconstant_0_0/design_123_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlconstant_1_0/design_123_xlconstant_1_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_0_0/design_123_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_1_0/design_123_xlslice_1_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_2_0/design_123_xlslice_2_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_3_0/design_123_xlslice_3_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_4_0/design_123_xlslice_4_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_clk_divider_0_0/design_123_xup_clk_divider_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_nor5_0_0/design_123_xup_nor5_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_0_0/design_123_xup_xor2_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_1_0/design_123_xup_xor2_1_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_2_0/design_123_xup_xor2_2_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_3_0/design_123_xup_xor2_3_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_4_0/design_123_xup_xor2_4_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/sim/design_123.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/hdl/design_123_wrapper.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123'
make_wrapper -files [get_files C:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/design_123.bd] -top
Wrote  : <C:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/design_123.bd> 
VHDL Output written to : C:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/synth/design_123.vhd
VHDL Output written to : C:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/sim/design_123.vhd
VHDL Output written to : C:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/hdl/design_123_wrapper.vhd
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] design_123_c_counter_binary_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:basys3:part0:1.1'
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_c_counter_binary_0_0/design_123_c_counter_binary_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlconstant_0_0/design_123_xlconstant_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlconstant_1_0/design_123_xlconstant_1_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_0_0/design_123_xlslice_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_1_0/design_123_xlslice_1_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_2_0/design_123_xlslice_2_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_3_0/design_123_xlslice_3_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_4_0/design_123_xlslice_4_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_clk_divider_0_0/design_123_xup_clk_divider_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_nor5_0_0/design_123_xup_nor5_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_0_0/design_123_xup_xor2_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_1_0/design_123_xup_xor2_1_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_2_0/design_123_xup_xor2_2_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_3_0/design_123_xup_xor2_3_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_4_0/design_123_xup_xor2_4_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/synth/design_123.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/design_123_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/hdl/design_123_wrapper.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_c_counter_binary_0_0/design_123_c_counter_binary_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlconstant_0_0/design_123_xlconstant_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlconstant_1_0/design_123_xlconstant_1_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_0_0/design_123_xlslice_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_1_0/design_123_xlslice_1_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_2_0/design_123_xlslice_2_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_3_0/design_123_xlslice_3_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xlslice_4_0/design_123_xlslice_4_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_clk_divider_0_0/design_123_xup_clk_divider_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_nor5_0_0/design_123_xup_nor5_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_0_0/design_123_xup_xor2_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_1_0/design_123_xup_xor2_1_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_2_0/design_123_xup_xor2_2_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_3_0/design_123_xup_xor2_3_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/ip/design_123_xup_xor2_4_0/design_123_xup_xor2_4_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/sim/design_123.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123/hdl/design_123_wrapper.vhd' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/hatic/time_end/time_end.srcs/sources_1/bd/design_123'
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 25 13:37:23 2018...
