

================================================================
== Vitis HLS Report for 'tpgPatternTartanColorBars'
================================================================
* Date:           Tue Sep  6 19:51:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  9.641 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.64>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 4 'read' 'color_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%height_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %height" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 5 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%width_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %width" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 6 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 8 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln1324 = trunc i16 %x_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 9 'trunc' 'trunc_ln1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.13ns)   --->   "%add_ln1328 = add i14 %width_read, i14 15" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1328]   --->   Operation 10 'add' 'add_ln1328' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1328, i32 4, i32 13" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1328]   --->   Operation 11 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.12ns)   --->   "%barWidthMinSamples = add i10 %trunc_ln1, i10 1023"   --->   Operation 12 'add' 'barWidthMinSamples' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.13ns)   --->   "%add_ln1329 = add i14 %height_read, i14 15" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1329]   --->   Operation 13 'add' 'add_ln1329' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.38ns)   --->   "%icmp_ln1336 = icmp_eq  i16 %x_read, i16 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1336]   --->   Operation 14 'icmp' 'icmp_ln1336' <Predicate = true> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1336_1)   --->   "%or_ln1336 = or i16 %x_read, i16 %y_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1336]   --->   Operation 15 'or' 'or_ln1336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.38ns) (out node of the LUT)   --->   "%icmp_ln1336_1 = icmp_eq  i16 %or_ln1336, i16 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1336]   --->   Operation 16 'icmp' 'icmp_ln1336_1' <Predicate = true> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%vBarSel_load = load i3 %vBarSel" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1348]   --->   Operation 17 'load' 'vBarSel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%yCount_V_load = load i10 %yCount_V"   --->   Operation 18 'load' 'yCount_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln1336 = br i1 %icmp_ln1336_1, void %if.else, void %if.then" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1336]   --->   Operation 19 'br' 'br_ln1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1329, i32 4, i32 13"   --->   Operation 20 'partselect' 'tmp' <Predicate = (!icmp_ln1336_1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1542 = zext i10 %tmp"   --->   Operation 21 'zext' 'zext_ln1542' <Predicate = (!icmp_ln1336_1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.12ns)   --->   "%ret_V = add i11 %zext_ln1542, i11 2047"   --->   Operation 22 'add' 'ret_V' <Predicate = (!icmp_ln1336_1)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1073 = zext i10 %yCount_V_load"   --->   Operation 23 'zext' 'zext_ln1073' <Predicate = (!icmp_ln1336_1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.81ns)   --->   "%icmp_ln1073 = icmp_slt  i11 %zext_ln1073, i11 %ret_V"   --->   Operation 24 'icmp' 'icmp_ln1073' <Predicate = (!icmp_ln1336_1)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.97ns)   --->   "%and_ln1341 = and i1 %icmp_ln1073, i1 %icmp_ln1336" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1341]   --->   Operation 25 'and' 'and_ln1341' <Predicate = (!icmp_ln1336_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1341 = br i1 %and_ln1341, void %if.else19, void %if.then18" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1341]   --->   Operation 26 'br' 'br_ln1341' <Predicate = (!icmp_ln1336_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.64ns)   --->   "%br_ln1345 = br i1 %icmp_ln1336, void %VITIS_LOOP_1351_1, void %if.then22" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1345]   --->   Operation 27 'br' 'br_ln1345' <Predicate = (!icmp_ln1336_1 & !and_ln1341)> <Delay = 1.64>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln1347 = store i10 0, i10 %yCount_V" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1347]   --->   Operation 28 'store' 'store_ln1347' <Predicate = (!icmp_ln1336_1 & !and_ln1341 & icmp_ln1336)> <Delay = 1.61>
ST_1 : Operation 29 [1/1] (1.68ns)   --->   "%add_ln1348 = add i3 %vBarSel_load, i3 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1348]   --->   Operation 29 'add' 'add_ln1348' <Predicate = (!icmp_ln1336_1 & !and_ln1341 & icmp_ln1336)> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln1348 = store i3 %add_ln1348, i3 %vBarSel" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1348]   --->   Operation 30 'store' 'store_ln1348' <Predicate = (!icmp_ln1336_1 & !and_ln1341 & icmp_ln1336)> <Delay = 1.61>
ST_1 : Operation 31 [1/1] (1.64ns)   --->   "%br_ln1349 = br void %VITIS_LOOP_1351_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1349]   --->   Operation 31 'br' 'br_ln1349' <Predicate = (!icmp_ln1336_1 & !and_ln1341 & icmp_ln1336)> <Delay = 1.64>
ST_1 : Operation 32 [1/1] (2.12ns)   --->   "%add_ln886 = add i10 %yCount_V_load, i10 1"   --->   Operation 32 'add' 'add_ln886' <Predicate = (!icmp_ln1336_1 & and_ln1341)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.61ns)   --->   "%store_ln886 = store i10 %add_ln886, i10 %yCount_V"   --->   Operation 33 'store' 'store_ln886' <Predicate = (!icmp_ln1336_1 & and_ln1341)> <Delay = 1.61>
ST_1 : Operation 34 [1/1] (1.64ns)   --->   "%br_ln1344 = br void %VITIS_LOOP_1351_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1344]   --->   Operation 34 'br' 'br_ln1344' <Predicate = (!icmp_ln1336_1 & and_ln1341)> <Delay = 1.64>
ST_1 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln1338 = store i10 0, i10 %yCount_V" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1338]   --->   Operation 35 'store' 'store_ln1338' <Predicate = (icmp_ln1336_1)> <Delay = 1.61>
ST_1 : Operation 36 [1/1] (1.61ns)   --->   "%store_ln1339 = store i3 0, i3 %vBarSel" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1339]   --->   Operation 36 'store' 'store_ln1339' <Predicate = (icmp_ln1336_1)> <Delay = 1.61>
ST_1 : Operation 37 [1/1] (1.64ns)   --->   "%br_ln1340 = br void %VITIS_LOOP_1351_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1340]   --->   Operation 37 'br' 'br_ln1340' <Predicate = (icmp_ln1336_1)> <Delay = 1.64>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%vBarSel_loc_2 = phi i3 0, void %if.then, i3 %vBarSel_load, void %if.then18, i3 %add_ln1348, void %if.then22, i3 %vBarSel_load, void %if.else19" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1348]   --->   Operation 38 'phi' 'vBarSel_loc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.47ns)   --->   "%cmp65 = icmp_eq  i8 %color_read, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 39 'icmp' 'cmp65' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.47ns)   --->   "%cmp88 = icmp_ne  i8 %color_read, i8 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 40 'icmp' 'cmp88' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%hBarSel_load = load i3 %hBarSel" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1367]   --->   Operation 41 'load' 'hBarSel_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%xCount_V_load = load i10 %xCount_V"   --->   Operation 42 'load' 'xCount_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1355 = br i1 %icmp_ln1336, void %if.else36, void %if.then32" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1355]   --->   Operation 43 'br' 'br_ln1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.70ns)   --->   "%icmp_ln1073_1 = icmp_ult  i10 %xCount_V_load, i10 %barWidthMinSamples"   --->   Operation 44 'icmp' 'icmp_ln1073_1' <Predicate = (!icmp_ln1336)> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln1360 = br i1 %icmp_ln1073_1, void %if.else44, void %if.then40" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1360]   --->   Operation 45 'br' 'br_ln1360' <Predicate = (!icmp_ln1336)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (2.12ns)   --->   "%sub_ln887 = sub i10 %xCount_V_load, i10 %barWidthMinSamples"   --->   Operation 46 'sub' 'sub_ln887' <Predicate = (!icmp_ln1336 & !icmp_ln1073_1)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.64ns)   --->   "%store_ln887 = store i10 %sub_ln887, i10 %xCount_V"   --->   Operation 47 'store' 'store_ln887' <Predicate = (!icmp_ln1336 & !icmp_ln1073_1)> <Delay = 1.64>
ST_1 : Operation 48 [1/1] (1.68ns)   --->   "%add_ln1367 = add i3 %hBarSel_load, i3 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1367]   --->   Operation 48 'add' 'add_ln1367' <Predicate = (!icmp_ln1336 & !icmp_ln1073_1)> <Delay = 1.68> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.61ns)   --->   "%store_ln1367 = store i3 %add_ln1367, i3 %hBarSel" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1367]   --->   Operation 49 'store' 'store_ln1367' <Predicate = (!icmp_ln1336 & !icmp_ln1073_1)> <Delay = 1.61>
ST_1 : Operation 50 [1/1] (1.64ns)   --->   "%br_ln0 = br void %if.end57_ifconv"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln1336 & !icmp_ln1073_1)> <Delay = 1.64>
ST_1 : Operation 51 [1/1] (2.12ns)   --->   "%add_ln886_1 = add i10 %xCount_V_load, i10 1"   --->   Operation 51 'add' 'add_ln886_1' <Predicate = (!icmp_ln1336 & icmp_ln1073_1)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.64ns)   --->   "%store_ln886 = store i10 %add_ln886_1, i10 %xCount_V"   --->   Operation 52 'store' 'store_ln886' <Predicate = (!icmp_ln1336 & icmp_ln1073_1)> <Delay = 1.64>
ST_1 : Operation 53 [1/1] (1.64ns)   --->   "%br_ln1363 = br void %if.end57_ifconv" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1363]   --->   Operation 53 'br' 'br_ln1363' <Predicate = (!icmp_ln1336 & icmp_ln1073_1)> <Delay = 1.64>
ST_1 : Operation 54 [1/1] (1.61ns)   --->   "%store_ln1357 = store i3 0, i3 %hBarSel" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1357]   --->   Operation 54 'store' 'store_ln1357' <Predicate = (icmp_ln1336)> <Delay = 1.61>
ST_1 : Operation 55 [1/1] (1.64ns)   --->   "%store_ln1358 = store i10 0, i10 %xCount_V" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1358]   --->   Operation 55 'store' 'store_ln1358' <Predicate = (icmp_ln1336)> <Delay = 1.64>
ST_1 : Operation 56 [1/1] (1.64ns)   --->   "%br_ln1359 = br void %if.end57_ifconv" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1359]   --->   Operation 56 'br' 'br_ln1359' <Predicate = (icmp_ln1336)> <Delay = 1.64>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%hBarSel_loc_1 = phi i3 0, void %if.then32, i3 %hBarSel_load, void %if.then40, i3 %add_ln1367, void %if.else44" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1367]   --->   Operation 57 'phi' 'hBarSel_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %vBarSel_loc_2, i3 %hBarSel_loc_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1370]   --->   Operation 58 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1374 = zext i6 %or_ln" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1374]   --->   Operation 59 'zext' 'zext_ln1374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tpgTartanBarArray_addr = getelementptr i3 %tpgTartanBarArray, i64 0, i64 %zext_ln1374" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1374]   --->   Operation 60 'getelementptr' 'tpgTartanBarArray_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (2.15ns)   --->   "%tpgTartanBarArray_load = load i6 %tpgTartanBarArray_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1374]   --->   Operation 61 'load' 'tpgTartanBarArray_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 64> <ROM>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln1379_1)   --->   "%sel_tmp1 = xor i1 %cmp65, i1 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 62 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln1379_1)   --->   "%and_ln1379 = and i1 %trunc_ln1324, i1 %sel_tmp1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1379]   --->   Operation 63 'and' 'and_ln1379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln1379_1 = and i1 %and_ln1379, i1 %cmp88" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1379]   --->   Operation 64 'and' 'and_ln1379_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 65 [1/2] (2.15ns)   --->   "%tpgTartanBarArray_load = load i6 %tpgTartanBarArray_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1374]   --->   Operation 65 'load' 'tpgTartanBarArray_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 64> <ROM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1374_1 = zext i3 %tpgTartanBarArray_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1374]   --->   Operation 66 'zext' 'zext_ln1374_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_r16_addr = getelementptr i2 %tpgBarSelRgb_r16, i64 0, i64 %zext_ln1374_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1374]   --->   Operation 67 'getelementptr' 'tpgBarSelRgb_r16_addr' <Predicate = (cmp65)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.15ns)   --->   "%tpgBarSelRgb_r16_load = load i3 %tpgBarSelRgb_r16_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1374]   --->   Operation 68 'load' 'tpgBarSelRgb_r16_load' <Predicate = (cmp65)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_g14_addr = getelementptr i2 %tpgBarSelRgb_g14, i64 0, i64 %zext_ln1374_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1378]   --->   Operation 69 'getelementptr' 'tpgBarSelRgb_g14_addr' <Predicate = (cmp65 & !and_ln1379_1)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.15ns)   --->   "%tpgBarSelRgb_g14_load = load i3 %tpgBarSelRgb_g14_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1378]   --->   Operation 70 'load' 'tpgBarSelRgb_g14_load' <Predicate = (cmp65 & !and_ln1379_1)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_b12_addr = getelementptr i2 %tpgBarSelRgb_b12, i64 0, i64 %zext_ln1374_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1385]   --->   Operation 71 'getelementptr' 'tpgBarSelRgb_b12_addr' <Predicate = (cmp65)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.15ns)   --->   "%tpgBarSelRgb_b12_load = load i3 %tpgBarSelRgb_b12_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1385]   --->   Operation 72 'load' 'tpgBarSelRgb_b12_load' <Predicate = (cmp65)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_y22_addr = getelementptr i8 %tpgBarSelYuv_y22, i64 0, i64 %zext_ln1374_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1375]   --->   Operation 73 'getelementptr' 'tpgBarSelYuv_y22_addr' <Predicate = (!cmp65)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (2.15ns)   --->   "%tpgBarSelYuv_y22_load = load i3 %tpgBarSelYuv_y22_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1375]   --->   Operation 74 'load' 'tpgBarSelYuv_y22_load' <Predicate = (!cmp65)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_v20_addr = getelementptr i8 %tpgBarSelYuv_v20, i64 0, i64 %zext_ln1374_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1386]   --->   Operation 75 'getelementptr' 'tpgBarSelYuv_v20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (2.15ns)   --->   "%tpgBarSelYuv_v20_load = load i3 %tpgBarSelYuv_v20_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1386]   --->   Operation 76 'load' 'tpgBarSelYuv_v20_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_u18_addr = getelementptr i8 %tpgBarSelYuv_u18, i64 0, i64 %zext_ln1374_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1380]   --->   Operation 77 'getelementptr' 'tpgBarSelYuv_u18_addr' <Predicate = (!cmp65 & !and_ln1379_1)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (2.15ns)   --->   "%tpgBarSelYuv_u18_load = load i3 %tpgBarSelYuv_u18_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1380]   --->   Operation 78 'load' 'tpgBarSelYuv_u18_load' <Predicate = (!cmp65 & !and_ln1379_1)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>

State 3 <SV = 2> <Delay = 3.19>
ST_3 : Operation 79 [1/2] (2.15ns)   --->   "%tpgBarSelRgb_r16_load = load i3 %tpgBarSelRgb_r16_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1374]   --->   Operation 79 'load' 'tpgBarSelRgb_r16_load' <Predicate = (cmp65)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_r_load_cast = sext i2 %tpgBarSelRgb_r16_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1374]   --->   Operation 80 'sext' 'tpgBarSelRgb_r_load_cast' <Predicate = (cmp65)> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (2.15ns)   --->   "%tpgBarSelRgb_g14_load = load i3 %tpgBarSelRgb_g14_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1378]   --->   Operation 81 'load' 'tpgBarSelRgb_g14_load' <Predicate = (cmp65 & !and_ln1379_1)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node pix_val_V_1)   --->   "%sext_ln259 = sext i2 %tpgBarSelRgb_g14_load"   --->   Operation 82 'sext' 'sext_ln259' <Predicate = (cmp65 & !and_ln1379_1)> <Delay = 0.00>
ST_3 : Operation 83 [1/2] (2.15ns)   --->   "%tpgBarSelRgb_b12_load = load i3 %tpgBarSelRgb_b12_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1385]   --->   Operation 83 'load' 'tpgBarSelRgb_b12_load' <Predicate = (cmp65)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_b_load_cast = sext i2 %tpgBarSelRgb_b12_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1385]   --->   Operation 84 'sext' 'tpgBarSelRgb_b_load_cast' <Predicate = (cmp65)> <Delay = 0.00>
ST_3 : Operation 85 [1/2] (2.15ns)   --->   "%tpgBarSelYuv_y22_load = load i3 %tpgBarSelYuv_y22_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1375]   --->   Operation 85 'load' 'tpgBarSelYuv_y22_load' <Predicate = (!cmp65)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 86 [1/2] (2.15ns)   --->   "%tpgBarSelYuv_v20_load = load i3 %tpgBarSelYuv_v20_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1386]   --->   Operation 86 'load' 'tpgBarSelYuv_v20_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 87 [1/2] (2.15ns)   --->   "%tpgBarSelYuv_u18_load = load i3 %tpgBarSelYuv_u18_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1380]   --->   Operation 87 'load' 'tpgBarSelYuv_u18_load' <Predicate = (!cmp65 & !and_ln1379_1)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 8> <ROM>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node pix_val_V_1)   --->   "%sel_tmp = select i1 %cmp65, i8 %sext_ln259, i8 %tpgBarSelYuv_u18_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 88 'select' 'sel_tmp' <Predicate = (!and_ln1379_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.04ns) (out node of the LUT)   --->   "%pix_val_V_1 = select i1 %and_ln1379_1, i8 %tpgBarSelYuv_v20_load, i8 %sel_tmp" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1379]   --->   Operation 89 'select' 'pix_val_V_1' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.04ns)   --->   "%pix_val_V = select i1 %cmp65, i8 %tpgBarSelRgb_r_load_cast, i8 %tpgBarSelYuv_y22_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 90 'select' 'pix_val_V' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.04ns)   --->   "%pix_val_V_2 = select i1 %cmp65, i8 %tpgBarSelRgb_b_load_cast, i8 %tpgBarSelYuv_v20_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1324]   --->   Operation 91 'select' 'pix_val_V_2' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%mrv = insertvalue i24 <undef>, i8 %pix_val_V" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1390]   --->   Operation 92 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i24 %mrv, i8 %pix_val_V_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1390]   --->   Operation 93 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i24 %mrv_1, i8 %pix_val_V_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1390]   --->   Operation 94 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln1390 = ret i24 %mrv_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1390]   --->   Operation 95 'ret' 'ret_ln1390' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 9.64ns
The critical path consists of the following:
	wire read operation ('width_read', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1324) on port 'width' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1324) [19]  (0 ns)
	'add' operation ('add_ln1328', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1328) [23]  (2.14 ns)
	'add' operation ('barWidthMinSamples') [25]  (2.12 ns)
	'sub' operation ('sub_ln887') [67]  (2.12 ns)
	'store' operation ('store_ln887') of variable 'sub_ln887' on static variable 'xCount_V' [68]  (1.64 ns)
	blocking operation 1.62 ns on control path)

 <State 2>: 4.3ns
The critical path consists of the following:
	'load' operation ('tpgTartanBarArray_load', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1374) on array 'tpgTartanBarArray' [85]  (2.15 ns)
	'getelementptr' operation ('tpgBarSelRgb_r16_addr', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1374) [87]  (0 ns)
	'load' operation ('tpgBarSelRgb_r16_load', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1374) on array 'tpgBarSelRgb_r16' [88]  (2.15 ns)

 <State 3>: 3.19ns
The critical path consists of the following:
	'load' operation ('op', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1378) on array 'tpgBarSelRgb_g14' [91]  (2.15 ns)
	'select' operation ('sel_tmp', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1324) [102]  (0 ns)
	'select' operation ('pix.val.V', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1379) [106]  (1.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
