INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.sim/sim_1/synth/func/xsim/top_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP_1
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP_2
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP_3
INFO: [VRFC 10-307] analyzing entity TDMS_encoder
INFO: [VRFC 10-307] analyzing entity TDMS_encoder_4
INFO: [VRFC 10-307] analyzing entity TDMS_encoder_5
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP_0
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP_6
INFO: [VRFC 10-307] analyzing entity clocking
INFO: [VRFC 10-307] analyzing entity clocking_1
INFO: [VRFC 10-307] analyzing entity \clocking__parameterized1\
INFO: [VRFC 10-307] analyzing entity decode_serial
INFO: [VRFC 10-307] analyzing entity encode_serial
INFO: [VRFC 10-307] analyzing entity image_driver
INFO: [VRFC 10-307] analyzing entity spi_rx_ddr_based
INFO: [VRFC 10-307] analyzing entity spi_tx_ddr_based
INFO: [VRFC 10-307] analyzing entity vga_gen
INFO: [VRFC 10-307] analyzing entity QLinkMaster
INFO: [VRFC 10-307] analyzing entity SPI_RX
INFO: [VRFC 10-307] analyzing entity SPI_TX
INFO: [VRFC 10-307] analyzing entity clocking_2
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-307] analyzing entity FPGA1
INFO: [VRFC 10-307] analyzing entity hdmi_driver
INFO: [VRFC 10-307] analyzing entity FPGA2
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/spi_lib.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sources_1/new/ascii_lib.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.sim/sim_1/synth/func/xsim/top_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP_1
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP_2
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP_3
INFO: [VRFC 10-307] analyzing entity TDMS_encoder
INFO: [VRFC 10-307] analyzing entity TDMS_encoder_4
INFO: [VRFC 10-307] analyzing entity TDMS_encoder_5
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP_0
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP_6
INFO: [VRFC 10-307] analyzing entity clocking
INFO: [VRFC 10-307] analyzing entity clocking_1
INFO: [VRFC 10-307] analyzing entity \clocking__parameterized1\
INFO: [VRFC 10-307] analyzing entity decode_serial
INFO: [VRFC 10-307] analyzing entity encode_serial
INFO: [VRFC 10-307] analyzing entity image_driver
INFO: [VRFC 10-307] analyzing entity spi_rx_pure_vhdl_dd
INFO: [VRFC 10-307] analyzing entity spi_tx_pure_vhdl_dd
INFO: [VRFC 10-307] analyzing entity vga_gen
INFO: [VRFC 10-307] analyzing entity QLinkMaster
INFO: [VRFC 10-307] analyzing entity SPI_RX
INFO: [VRFC 10-307] analyzing entity SPI_TX
INFO: [VRFC 10-307] analyzing entity clocking_2
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-307] analyzing entity FPGA1
INFO: [VRFC 10-307] analyzing entity hdmi_driver
INFO: [VRFC 10-307] analyzing entity FPGA2
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.sim/sim_1/synth/func/xsim/top_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP_1
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP_2
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP_3
INFO: [VRFC 10-307] analyzing entity TDMS_encoder
INFO: [VRFC 10-307] analyzing entity TDMS_encoder_4
INFO: [VRFC 10-307] analyzing entity TDMS_encoder_5
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP_0
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP_6
INFO: [VRFC 10-307] analyzing entity clocking
INFO: [VRFC 10-307] analyzing entity clocking_1
INFO: [VRFC 10-307] analyzing entity \clocking__parameterized1\
INFO: [VRFC 10-307] analyzing entity decode_serial
INFO: [VRFC 10-307] analyzing entity encode_serial
INFO: [VRFC 10-307] analyzing entity image_driver
INFO: [VRFC 10-307] analyzing entity spi_rx_pure_vhdl_dd
INFO: [VRFC 10-307] analyzing entity spi_tx_pure_vhdl_dd
INFO: [VRFC 10-307] analyzing entity vga_gen
INFO: [VRFC 10-307] analyzing entity QLinkMaster
INFO: [VRFC 10-307] analyzing entity SPI_RX
INFO: [VRFC 10-307] analyzing entity SPI_TX
INFO: [VRFC 10-307] analyzing entity clocking_2
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-307] analyzing entity FPGA1
INFO: [VRFC 10-307] analyzing entity hdmi_driver
INFO: [VRFC 10-307] analyzing entity FPGA2
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.sim/sim_1/synth/func/xsim/top_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP_1
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP_2
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP_3
INFO: [VRFC 10-307] analyzing entity TDMS_encoder
INFO: [VRFC 10-307] analyzing entity TDMS_encoder_4
INFO: [VRFC 10-307] analyzing entity TDMS_encoder_5
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP_0
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP_6
INFO: [VRFC 10-307] analyzing entity clocking
INFO: [VRFC 10-307] analyzing entity clocking_1
INFO: [VRFC 10-307] analyzing entity \clocking__parameterized1\
INFO: [VRFC 10-307] analyzing entity decode_serial
INFO: [VRFC 10-307] analyzing entity encode_serial
INFO: [VRFC 10-307] analyzing entity image_driver
INFO: [VRFC 10-307] analyzing entity spi_rx_pure_vhdl_dd
INFO: [VRFC 10-307] analyzing entity spi_tx_pure_vhdl_dd
INFO: [VRFC 10-307] analyzing entity vga_gen
INFO: [VRFC 10-307] analyzing entity QLinkMaster
INFO: [VRFC 10-307] analyzing entity SPI_RX
INFO: [VRFC 10-307] analyzing entity SPI_TX
INFO: [VRFC 10-307] analyzing entity clocking_2
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-307] analyzing entity FPGA1
INFO: [VRFC 10-307] analyzing entity hdmi_driver
INFO: [VRFC 10-307] analyzing entity FPGA2
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/jacoboffersen/advanced_programmable_electronics/APE_Exam/APE_Exam.sim/sim_1/synth/func/xsim/top_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP_1
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP_2
INFO: [VRFC 10-307] analyzing entity OSERDES_10BIT_WRAP_3
INFO: [VRFC 10-307] analyzing entity TDMS_encoder
INFO: [VRFC 10-307] analyzing entity TDMS_encoder_4
INFO: [VRFC 10-307] analyzing entity TDMS_encoder_5
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP_0
INFO: [VRFC 10-307] analyzing entity TD_RAM_36K_WRAP_6
INFO: [VRFC 10-307] analyzing entity clocking
INFO: [VRFC 10-307] analyzing entity clocking_1
INFO: [VRFC 10-307] analyzing entity \clocking__parameterized1\
INFO: [VRFC 10-307] analyzing entity decode_serial
INFO: [VRFC 10-307] analyzing entity encode_serial
INFO: [VRFC 10-307] analyzing entity image_driver
INFO: [VRFC 10-307] analyzing entity spi_rx_pure_vhdl_dd
INFO: [VRFC 10-307] analyzing entity spi_tx_pure_vhdl_dd
INFO: [VRFC 10-307] analyzing entity vga_gen
INFO: [VRFC 10-307] analyzing entity QLinkMaster
INFO: [VRFC 10-307] analyzing entity SPI_RX
INFO: [VRFC 10-307] analyzing entity SPI_TX
INFO: [VRFC 10-307] analyzing entity clocking_2
INFO: [VRFC 10-307] analyzing entity dvid
INFO: [VRFC 10-307] analyzing entity FPGA1
INFO: [VRFC 10-307] analyzing entity hdmi_driver
INFO: [VRFC 10-307] analyzing entity FPGA2
INFO: [VRFC 10-307] analyzing entity top
