0.6
2016.4
Jan 23 2017
19:37:30
J:/ECEN 220 Labs/project_1/project_1.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
J:/ECEN 220 Labs/project_1/project_1.srcs/sources_1/new/tx.sv,1554232676,systemVerilog,,,,tx,,,,,,,,
