
SignalSnagger.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000038  00804000  00006070  00006124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00006070  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000101  00804038  00804038  0000615c  2**0
                  ALLOC
  3 .eeprom       00000112  00810000  00810000  0000615c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .comment      0000005c  00000000  00000000  0000626e  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000062cc  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000007b8  00000000  00000000  00006310  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000d7a6  00000000  00000000  00006ac8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000051cf  00000000  00000000  0001426e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00005fa3  00000000  00000000  0001943d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001b54  00000000  00000000  0001f3e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00005d0c  00000000  00000000  00020f34  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000037ea  00000000  00000000  00026c40  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000658  00000000  00000000  0002a42a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 78 00 	jmp	0xf0	; 0xf0 <__dtors_end>
       4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
       8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
       c:	0c 94 25 01 	jmp	0x24a	; 0x24a <__vector_3>
      10:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      14:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      18:	0c 94 b1 05 	jmp	0xb62	; 0xb62 <__vector_6>
      1c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      20:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      24:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      28:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      2c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      30:	0c 94 67 01 	jmp	0x2ce	; 0x2ce <__vector_12>
      34:	0c 94 da 29 	jmp	0x53b4	; 0x53b4 <__vector_13>
      38:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      3c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      40:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      44:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      48:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      4c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      50:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      54:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      58:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      5c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      60:	0c 94 0e 0b 	jmp	0x161c	; 0x161c <__vector_24>
      64:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      68:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      6c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      70:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      74:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      78:	0c 94 82 29 	jmp	0x5304	; 0x5304 <__vector_30>
      7c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      80:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      84:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      88:	0c 94 dc 05 	jmp	0xbb8	; 0xbb8 <__vector_34>
      8c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      90:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      94:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      98:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      9c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      a0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      a4:	0c 94 ab 16 	jmp	0x2d56	; 0x2d56 <__vector_41>
      a8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      ac:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      b0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      b4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      b8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      bc:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      c0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      c4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      c8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      cc:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      d0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      d4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      d8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      dc:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      e0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      e4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>

000000e8 <__ctors_start>:
      e8:	3d 09       	sbc	r19, r13
      ea:	84 0b       	sbc	r24, r20

000000ec <__ctors_end>:
      ec:	4a 09       	sbc	r20, r10
      ee:	91 0b       	sbc	r25, r17

000000f0 <__dtors_end>:
      f0:	11 24       	eor	r1, r1
      f2:	1f be       	out	0x3f, r1	; 63
      f4:	cf ef       	ldi	r28, 0xFF	; 255
      f6:	cd bf       	out	0x3d, r28	; 61
      f8:	df e7       	ldi	r29, 0x7F	; 127
      fa:	de bf       	out	0x3e, r29	; 62

000000fc <__do_copy_data>:
      fc:	10 e4       	ldi	r17, 0x40	; 64
      fe:	a0 e0       	ldi	r26, 0x00	; 0
     100:	b0 e4       	ldi	r27, 0x40	; 64
     102:	e0 e7       	ldi	r30, 0x70	; 112
     104:	f0 e6       	ldi	r31, 0x60	; 96
     106:	00 e0       	ldi	r16, 0x00	; 0
     108:	0b bf       	out	0x3b, r16	; 59
     10a:	02 c0       	rjmp	.+4      	; 0x110 <__do_copy_data+0x14>
     10c:	07 90       	elpm	r0, Z+
     10e:	0d 92       	st	X+, r0
     110:	a8 33       	cpi	r26, 0x38	; 56
     112:	b1 07       	cpc	r27, r17
     114:	d9 f7       	brne	.-10     	; 0x10c <__do_copy_data+0x10>

00000116 <__do_clear_bss>:
     116:	21 e4       	ldi	r18, 0x41	; 65
     118:	a8 e3       	ldi	r26, 0x38	; 56
     11a:	b0 e4       	ldi	r27, 0x40	; 64
     11c:	01 c0       	rjmp	.+2      	; 0x120 <.do_clear_bss_start>

0000011e <.do_clear_bss_loop>:
     11e:	1d 92       	st	X+, r1

00000120 <.do_clear_bss_start>:
     120:	a9 33       	cpi	r26, 0x39	; 57
     122:	b2 07       	cpc	r27, r18
     124:	e1 f7       	brne	.-8      	; 0x11e <.do_clear_bss_loop>

00000126 <__do_global_ctors>:
     126:	10 e0       	ldi	r17, 0x00	; 0
     128:	c6 e7       	ldi	r28, 0x76	; 118
     12a:	d0 e0       	ldi	r29, 0x00	; 0
     12c:	04 c0       	rjmp	.+8      	; 0x136 <__do_global_ctors+0x10>
     12e:	21 97       	sbiw	r28, 0x01	; 1
     130:	fe 01       	movw	r30, r28
     132:	0e 94 18 2c 	call	0x5830	; 0x5830 <__tablejump2__>
     136:	c4 37       	cpi	r28, 0x74	; 116
     138:	d1 07       	cpc	r29, r17
     13a:	c9 f7       	brne	.-14     	; 0x12e <__do_global_ctors+0x8>
     13c:	0e 94 81 06 	call	0xd02	; 0xd02 <main>
     140:	0c 94 2b 30 	jmp	0x6056	; 0x6056 <__do_global_dtors>

00000144 <__bad_interrupt>:
     144:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000148 <set_system_time>:
     148:	0f b6       	in	r0, 0x3f	; 63
     14a:	f8 94       	cli
     14c:	60 93 35 41 	sts	0x4135, r22	; 0x804135 <__system_time>
     150:	70 93 36 41 	sts	0x4136, r23	; 0x804136 <__system_time+0x1>
     154:	80 93 37 41 	sts	0x4137, r24	; 0x804137 <__system_time+0x2>
     158:	90 93 38 41 	sts	0x4138, r25	; 0x804138 <__system_time+0x3>
     15c:	0f be       	out	0x3f, r0	; 63
     15e:	08 95       	ret

00000160 <time>:
     160:	fc 01       	movw	r30, r24
     162:	0f b6       	in	r0, 0x3f	; 63
     164:	f8 94       	cli
     166:	60 91 35 41 	lds	r22, 0x4135	; 0x804135 <__system_time>
     16a:	70 91 36 41 	lds	r23, 0x4136	; 0x804136 <__system_time+0x1>
     16e:	80 91 37 41 	lds	r24, 0x4137	; 0x804137 <__system_time+0x2>
     172:	90 91 38 41 	lds	r25, 0x4138	; 0x804138 <__system_time+0x3>
     176:	0f be       	out	0x3f, r0	; 63
     178:	30 97       	sbiw	r30, 0x00	; 0
     17a:	21 f0       	breq	.+8      	; 0x184 <time+0x24>
     17c:	60 83       	st	Z, r22
     17e:	71 83       	std	Z+1, r23	; 0x01
     180:	82 83       	std	Z+2, r24	; 0x02
     182:	93 83       	std	Z+3, r25	; 0x03
     184:	08 95       	ret

00000186 <system_tick>:
     186:	8f 93       	push	r24
     188:	8f b7       	in	r24, 0x3f	; 63
     18a:	8f 93       	push	r24
     18c:	f8 94       	cli
     18e:	80 91 35 41 	lds	r24, 0x4135	; 0x804135 <__system_time>
     192:	8f 5f       	subi	r24, 0xFF	; 255
     194:	80 93 35 41 	sts	0x4135, r24	; 0x804135 <__system_time>
     198:	80 91 36 41 	lds	r24, 0x4136	; 0x804136 <__system_time+0x1>
     19c:	8f 4f       	sbci	r24, 0xFF	; 255
     19e:	80 93 36 41 	sts	0x4136, r24	; 0x804136 <__system_time+0x1>
     1a2:	80 91 37 41 	lds	r24, 0x4137	; 0x804137 <__system_time+0x2>
     1a6:	8f 4f       	sbci	r24, 0xFF	; 255
     1a8:	80 93 37 41 	sts	0x4137, r24	; 0x804137 <__system_time+0x2>
     1ac:	80 91 38 41 	lds	r24, 0x4138	; 0x804138 <__system_time+0x3>
     1b0:	8f 4f       	sbci	r24, 0xFF	; 255
     1b2:	80 93 38 41 	sts	0x4138, r24	; 0x804138 <__system_time+0x3>
     1b6:	8f 91       	pop	r24
     1b8:	8f bf       	out	0x3f, r24	; 63
     1ba:	8f 91       	pop	r24
     1bc:	08 95       	ret

000001be <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     1be:	cf 93       	push	r28
     1c0:	df 93       	push	r29
     1c2:	cd b7       	in	r28, 0x3d	; 61
     1c4:	de b7       	in	r29, 0x3e	; 62
	system_init();
     1c6:	0e 94 1d 13 	call	0x263a	; 0x263a <system_init>
}
     1ca:	00 00       	nop
     1cc:	df 91       	pop	r29
     1ce:	cf 91       	pop	r28
     1d0:	08 95       	ret

000001d2 <PORTA_set_pin_level>:

  // Write new null terminator character
  end[1] = '\0';

  return str;
     1d2:	cf 93       	push	r28
     1d4:	df 93       	push	r29
     1d6:	00 d0       	rcall	.+0      	; 0x1d8 <PORTA_set_pin_level+0x6>
     1d8:	cd b7       	in	r28, 0x3d	; 61
     1da:	de b7       	in	r29, 0x3e	; 62
     1dc:	89 83       	std	Y+1, r24	; 0x01
     1de:	6a 83       	std	Y+2, r22	; 0x02
     1e0:	8a 81       	ldd	r24, Y+2	; 0x02
     1e2:	88 23       	and	r24, r24
     1e4:	b1 f0       	breq	.+44     	; 0x212 <__EEPROM_REGION_LENGTH__+0x12>
     1e6:	80 e0       	ldi	r24, 0x00	; 0
     1e8:	90 e0       	ldi	r25, 0x00	; 0
     1ea:	fc 01       	movw	r30, r24
     1ec:	81 81       	ldd	r24, Z+1	; 0x01
     1ee:	48 2f       	mov	r20, r24
     1f0:	89 81       	ldd	r24, Y+1	; 0x01
     1f2:	28 2f       	mov	r18, r24
     1f4:	30 e0       	ldi	r19, 0x00	; 0
     1f6:	81 e0       	ldi	r24, 0x01	; 1
     1f8:	90 e0       	ldi	r25, 0x00	; 0
     1fa:	02 c0       	rjmp	.+4      	; 0x200 <__EEPROM_REGION_LENGTH__>
     1fc:	88 0f       	add	r24, r24
     1fe:	99 1f       	adc	r25, r25
     200:	2a 95       	dec	r18
     202:	e2 f7       	brpl	.-8      	; 0x1fc <PORTA_set_pin_level+0x2a>
     204:	24 2f       	mov	r18, r20
     206:	28 2b       	or	r18, r24
     208:	80 e0       	ldi	r24, 0x00	; 0
     20a:	90 e0       	ldi	r25, 0x00	; 0
     20c:	fc 01       	movw	r30, r24
     20e:	21 83       	std	Z+1, r18	; 0x01
     210:	16 c0       	rjmp	.+44     	; 0x23e <__EEPROM_REGION_LENGTH__+0x3e>
     212:	80 e0       	ldi	r24, 0x00	; 0
     214:	90 e0       	ldi	r25, 0x00	; 0
     216:	fc 01       	movw	r30, r24
     218:	81 81       	ldd	r24, Z+1	; 0x01
     21a:	48 2f       	mov	r20, r24
     21c:	89 81       	ldd	r24, Y+1	; 0x01
     21e:	28 2f       	mov	r18, r24
     220:	30 e0       	ldi	r19, 0x00	; 0
     222:	81 e0       	ldi	r24, 0x01	; 1
     224:	90 e0       	ldi	r25, 0x00	; 0
     226:	02 c0       	rjmp	.+4      	; 0x22c <__EEPROM_REGION_LENGTH__+0x2c>
     228:	88 0f       	add	r24, r24
     22a:	99 1f       	adc	r25, r25
     22c:	2a 95       	dec	r18
     22e:	e2 f7       	brpl	.-8      	; 0x228 <__EEPROM_REGION_LENGTH__+0x28>
     230:	80 95       	com	r24
     232:	24 2f       	mov	r18, r20
     234:	28 23       	and	r18, r24
     236:	80 e0       	ldi	r24, 0x00	; 0
     238:	90 e0       	ldi	r25, 0x00	; 0
     23a:	fc 01       	movw	r30, r24
     23c:	21 83       	std	Z+1, r18	; 0x01
     23e:	00 00       	nop
     240:	0f 90       	pop	r0
     242:	0f 90       	pop	r0
     244:	df 91       	pop	r29
     246:	cf 91       	pop	r28
     248:	08 95       	ret

0000024a <__vector_3>:
     24a:	1f 92       	push	r1
     24c:	0f 92       	push	r0
     24e:	0f b6       	in	r0, 0x3f	; 63
     250:	0f 92       	push	r0
     252:	11 24       	eor	r1, r1
     254:	0b b6       	in	r0, 0x3b	; 59
     256:	0f 92       	push	r0
     258:	2f 93       	push	r18
     25a:	3f 93       	push	r19
     25c:	4f 93       	push	r20
     25e:	5f 93       	push	r21
     260:	6f 93       	push	r22
     262:	7f 93       	push	r23
     264:	8f 93       	push	r24
     266:	9f 93       	push	r25
     268:	af 93       	push	r26
     26a:	bf 93       	push	r27
     26c:	ef 93       	push	r30
     26e:	ff 93       	push	r31
     270:	cf 93       	push	r28
     272:	df 93       	push	r29
     274:	1f 92       	push	r1
     276:	cd b7       	in	r28, 0x3d	; 61
     278:	de b7       	in	r29, 0x3e	; 62
     27a:	80 e4       	ldi	r24, 0x40	; 64
     27c:	91 e0       	ldi	r25, 0x01	; 1
     27e:	fc 01       	movw	r30, r24
     280:	83 81       	ldd	r24, Z+3	; 0x03
     282:	89 83       	std	Y+1, r24	; 0x01
     284:	89 81       	ldd	r24, Y+1	; 0x01
     286:	88 2f       	mov	r24, r24
     288:	90 e0       	ldi	r25, 0x00	; 0
     28a:	81 70       	andi	r24, 0x01	; 1
     28c:	99 27       	eor	r25, r25
     28e:	89 2b       	or	r24, r25
     290:	11 f0       	breq	.+4      	; 0x296 <__vector_3+0x4c>
     292:	0e 94 c3 00 	call	0x186	; 0x186 <system_tick>
     296:	80 e4       	ldi	r24, 0x40	; 64
     298:	91 e0       	ldi	r25, 0x01	; 1
     29a:	23 e0       	ldi	r18, 0x03	; 3
     29c:	fc 01       	movw	r30, r24
     29e:	23 83       	std	Z+3, r18	; 0x03
     2a0:	00 00       	nop
     2a2:	0f 90       	pop	r0
     2a4:	df 91       	pop	r29
     2a6:	cf 91       	pop	r28
     2a8:	ff 91       	pop	r31
     2aa:	ef 91       	pop	r30
     2ac:	bf 91       	pop	r27
     2ae:	af 91       	pop	r26
     2b0:	9f 91       	pop	r25
     2b2:	8f 91       	pop	r24
     2b4:	7f 91       	pop	r23
     2b6:	6f 91       	pop	r22
     2b8:	5f 91       	pop	r21
     2ba:	4f 91       	pop	r20
     2bc:	3f 91       	pop	r19
     2be:	2f 91       	pop	r18
     2c0:	0f 90       	pop	r0
     2c2:	0b be       	out	0x3b, r0	; 59
     2c4:	0f 90       	pop	r0
     2c6:	0f be       	out	0x3f, r0	; 63
     2c8:	0f 90       	pop	r0
     2ca:	1f 90       	pop	r1
     2cc:	18 95       	reti

000002ce <__vector_12>:
     2ce:	1f 92       	push	r1
     2d0:	0f 92       	push	r0
     2d2:	0f b6       	in	r0, 0x3f	; 63
     2d4:	0f 92       	push	r0
     2d6:	11 24       	eor	r1, r1
     2d8:	0b b6       	in	r0, 0x3b	; 59
     2da:	0f 92       	push	r0
     2dc:	2f 93       	push	r18
     2de:	3f 93       	push	r19
     2e0:	4f 93       	push	r20
     2e2:	5f 93       	push	r21
     2e4:	6f 93       	push	r22
     2e6:	7f 93       	push	r23
     2e8:	8f 93       	push	r24
     2ea:	9f 93       	push	r25
     2ec:	af 93       	push	r26
     2ee:	bf 93       	push	r27
     2f0:	ef 93       	push	r30
     2f2:	ff 93       	push	r31
     2f4:	cf 93       	push	r28
     2f6:	df 93       	push	r29
     2f8:	cd b7       	in	r28, 0x3d	; 61
     2fa:	de b7       	in	r29, 0x3e	; 62
     2fc:	62 97       	sbiw	r28, 0x12	; 18
     2fe:	cd bf       	out	0x3d, r28	; 61
     300:	de bf       	out	0x3e, r29	; 62
     302:	80 e0       	ldi	r24, 0x00	; 0
     304:	9b e0       	ldi	r25, 0x0B	; 11
     306:	fc 01       	movw	r30, r24
     308:	86 81       	ldd	r24, Z+6	; 0x06
     30a:	8c 83       	std	Y+4, r24	; 0x04
     30c:	8c 81       	ldd	r24, Y+4	; 0x04
     30e:	88 2f       	mov	r24, r24
     310:	90 e0       	ldi	r25, 0x00	; 0
     312:	81 70       	andi	r24, 0x01	; 1
     314:	99 27       	eor	r25, r25
     316:	89 2b       	or	r24, r25
     318:	09 f4       	brne	.+2      	; 0x31c <__vector_12+0x4e>
     31a:	05 c4       	rjmp	.+2058   	; 0xb26 <__LOCK_REGION_LENGTH__+0x726>
     31c:	1d 82       	std	Y+5, r1	; 0x05
     31e:	1e 82       	std	Y+6, r1	; 0x06
     320:	80 91 14 40 	lds	r24, 0x4014	; 0x804014 <_ZZ11__vector_12E7fiftyMS>
     324:	8f 5f       	subi	r24, 0xFF	; 255
     326:	80 93 14 40 	sts	0x4014, r24	; 0x804014 <_ZZ11__vector_12E7fiftyMS>
     32a:	20 91 14 40 	lds	r18, 0x4014	; 0x804014 <_ZZ11__vector_12E7fiftyMS>
     32e:	8b ea       	ldi	r24, 0xAB	; 171
     330:	28 9f       	mul	r18, r24
     332:	81 2d       	mov	r24, r1
     334:	11 24       	eor	r1, r1
     336:	98 2f       	mov	r25, r24
     338:	96 95       	lsr	r25
     33a:	96 95       	lsr	r25
     33c:	89 2f       	mov	r24, r25
     33e:	88 0f       	add	r24, r24
     340:	89 0f       	add	r24, r25
     342:	88 0f       	add	r24, r24
     344:	92 2f       	mov	r25, r18
     346:	98 1b       	sub	r25, r24
     348:	99 23       	and	r25, r25
     34a:	09 f0       	breq	.+2      	; 0x34e <__vector_12+0x80>
     34c:	81 c2       	rjmp	.+1282   	; 0x850 <__LOCK_REGION_LENGTH__+0x450>
     34e:	87 e0       	ldi	r24, 0x07	; 7
     350:	8f 83       	std	Y+7, r24	; 0x07
     352:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <_Z18portAdebouncedValsv>
     356:	98 2f       	mov	r25, r24
     358:	8f 81       	ldd	r24, Y+7	; 0x07
     35a:	89 23       	and	r24, r25
     35c:	8d 83       	std	Y+5, r24	; 0x05
     35e:	0e 94 37 0f 	call	0x1e6e	; 0x1e6e <_Z8debouncev>
     362:	0e 94 83 0f 	call	0x1f06	; 0x1f06 <_Z18portAdebouncedValsv>
     366:	98 2f       	mov	r25, r24
     368:	8f 81       	ldd	r24, Y+7	; 0x07
     36a:	89 23       	and	r24, r25
     36c:	8e 83       	std	Y+6, r24	; 0x06
     36e:	8d 81       	ldd	r24, Y+5	; 0x05
     370:	82 70       	andi	r24, 0x02	; 2
     372:	88 87       	std	Y+8, r24	; 0x08
     374:	8d 81       	ldd	r24, Y+5	; 0x05
     376:	81 70       	andi	r24, 0x01	; 1
     378:	89 87       	std	Y+9, r24	; 0x09
     37a:	8d 81       	ldd	r24, Y+5	; 0x05
     37c:	84 70       	andi	r24, 0x04	; 4
     37e:	8a 87       	std	Y+10, r24	; 0x0a
     380:	88 85       	ldd	r24, Y+8	; 0x08
     382:	88 23       	and	r24, r24
     384:	49 f4       	brne	.+18     	; 0x398 <__vector_12+0xca>
     386:	60 e0       	ldi	r22, 0x00	; 0
     388:	86 e0       	ldi	r24, 0x06	; 6
     38a:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     38e:	61 e0       	ldi	r22, 0x01	; 1
     390:	85 e0       	ldi	r24, 0x05	; 5
     392:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     396:	14 c0       	rjmp	.+40     	; 0x3c0 <__vector_12+0xf2>
     398:	89 85       	ldd	r24, Y+9	; 0x09
     39a:	88 23       	and	r24, r24
     39c:	49 f4       	brne	.+18     	; 0x3b0 <__vector_12+0xe2>
     39e:	60 e0       	ldi	r22, 0x00	; 0
     3a0:	85 e0       	ldi	r24, 0x05	; 5
     3a2:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     3a6:	61 e0       	ldi	r22, 0x01	; 1
     3a8:	86 e0       	ldi	r24, 0x06	; 6
     3aa:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     3ae:	08 c0       	rjmp	.+16     	; 0x3c0 <__vector_12+0xf2>
     3b0:	60 e0       	ldi	r22, 0x00	; 0
     3b2:	85 e0       	ldi	r24, 0x05	; 5
     3b4:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     3b8:	60 e0       	ldi	r22, 0x00	; 0
     3ba:	86 e0       	ldi	r24, 0x06	; 6
     3bc:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     3c0:	9d 81       	ldd	r25, Y+5	; 0x05
     3c2:	8e 81       	ldd	r24, Y+6	; 0x06
     3c4:	98 17       	cp	r25, r24
     3c6:	09 f4       	brne	.+2      	; 0x3ca <__vector_12+0xfc>
     3c8:	ae c0       	rjmp	.+348    	; 0x526 <__LOCK_REGION_LENGTH__+0x126>
     3ca:	9e 81       	ldd	r25, Y+6	; 0x06
     3cc:	8d 81       	ldd	r24, Y+5	; 0x05
     3ce:	89 27       	eor	r24, r25
     3d0:	8b 87       	std	Y+11, r24	; 0x0b
     3d2:	8b 85       	ldd	r24, Y+11	; 0x0b
     3d4:	08 2e       	mov	r0, r24
     3d6:	00 0c       	add	r0, r0
     3d8:	99 0b       	sbc	r25, r25
     3da:	82 70       	andi	r24, 0x02	; 2
     3dc:	99 27       	eor	r25, r25
     3de:	89 2b       	or	r24, r25
     3e0:	81 f1       	breq	.+96     	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
     3e2:	88 85       	ldd	r24, Y+8	; 0x08
     3e4:	88 23       	and	r24, r24
     3e6:	a9 f0       	breq	.+42     	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
     3e8:	86 ec       	ldi	r24, 0xC6	; 198
     3ea:	90 e4       	ldi	r25, 0x40	; 64
     3ec:	0e 94 2c 18 	call	0x3058	; 0x3058 <_ZN4leds6activeEv>
     3f0:	88 23       	and	r24, r24
     3f2:	61 f0       	breq	.+24     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
     3f4:	80 91 bd 40 	lds	r24, 0x40BD	; 0x8040bd <g_leftsense_presses_count>
     3f8:	90 91 be 40 	lds	r25, 0x40BE	; 0x8040be <g_leftsense_presses_count+0x1>
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	80 93 bd 40 	sts	0x40BD, r24	; 0x8040bd <g_leftsense_presses_count>
     402:	90 93 be 40 	sts	0x40BE, r25	; 0x8040be <g_leftsense_presses_count+0x1>
     406:	10 92 da 40 	sts	0x40DA, r1	; 0x8040da <_ZZ11__vector_12E17leftsenseReleased>
     40a:	1b c0       	rjmp	.+54     	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
     40c:	10 92 15 40 	sts	0x4015, r1	; 0x804015 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     410:	18 c0       	rjmp	.+48     	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
     412:	86 ec       	ldi	r24, 0xC6	; 198
     414:	90 e4       	ldi	r25, 0x40	; 64
     416:	0e 94 2c 18 	call	0x3058	; 0x3058 <_ZN4leds6activeEv>
     41a:	98 2f       	mov	r25, r24
     41c:	81 e0       	ldi	r24, 0x01	; 1
     41e:	89 27       	eor	r24, r25
     420:	88 23       	and	r24, r24
     422:	29 f0       	breq	.+10     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     424:	86 ec       	ldi	r24, 0xC6	; 198
     426:	90 e4       	ldi	r25, 0x40	; 64
     428:	0e 94 a6 18 	call	0x314c	; 0x314c <_ZN4leds4initEv>
     42c:	07 c0       	rjmp	.+14     	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
     42e:	10 92 b1 40 	sts	0x40B1, r1	; 0x8040b1 <g_leftsense_closed_time>
     432:	10 92 b2 40 	sts	0x40B2, r1	; 0x8040b2 <g_leftsense_closed_time+0x1>
     436:	81 e0       	ldi	r24, 0x01	; 1
     438:	80 93 da 40 	sts	0x40DA, r24	; 0x8040da <_ZZ11__vector_12E17leftsenseReleased>
     43c:	81 e0       	ldi	r24, 0x01	; 1
     43e:	80 93 15 40 	sts	0x4015, r24	; 0x804015 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     442:	8b 85       	ldd	r24, Y+11	; 0x0b
     444:	08 2e       	mov	r0, r24
     446:	00 0c       	add	r0, r0
     448:	99 0b       	sbc	r25, r25
     44a:	81 70       	andi	r24, 0x01	; 1
     44c:	99 27       	eor	r25, r25
     44e:	89 2b       	or	r24, r25
     450:	81 f1       	breq	.+96     	; 0x4b2 <__LOCK_REGION_LENGTH__+0xb2>
     452:	89 85       	ldd	r24, Y+9	; 0x09
     454:	88 23       	and	r24, r24
     456:	a9 f0       	breq	.+42     	; 0x482 <__LOCK_REGION_LENGTH__+0x82>
     458:	86 ec       	ldi	r24, 0xC6	; 198
     45a:	90 e4       	ldi	r25, 0x40	; 64
     45c:	0e 94 2c 18 	call	0x3058	; 0x3058 <_ZN4leds6activeEv>
     460:	88 23       	and	r24, r24
     462:	61 f0       	breq	.+24     	; 0x47c <__LOCK_REGION_LENGTH__+0x7c>
     464:	80 91 bf 40 	lds	r24, 0x40BF	; 0x8040bf <g_rightsense_presses_count>
     468:	90 91 c0 40 	lds	r25, 0x40C0	; 0x8040c0 <g_rightsense_presses_count+0x1>
     46c:	01 96       	adiw	r24, 0x01	; 1
     46e:	80 93 bf 40 	sts	0x40BF, r24	; 0x8040bf <g_rightsense_presses_count>
     472:	90 93 c0 40 	sts	0x40C0, r25	; 0x8040c0 <g_rightsense_presses_count+0x1>
     476:	10 92 db 40 	sts	0x40DB, r1	; 0x8040db <_ZZ11__vector_12E18rightsenseReleased>
     47a:	1b c0       	rjmp	.+54     	; 0x4b2 <__LOCK_REGION_LENGTH__+0xb2>
     47c:	10 92 16 40 	sts	0x4016, r1	; 0x804016 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     480:	18 c0       	rjmp	.+48     	; 0x4b2 <__LOCK_REGION_LENGTH__+0xb2>
     482:	86 ec       	ldi	r24, 0xC6	; 198
     484:	90 e4       	ldi	r25, 0x40	; 64
     486:	0e 94 2c 18 	call	0x3058	; 0x3058 <_ZN4leds6activeEv>
     48a:	98 2f       	mov	r25, r24
     48c:	81 e0       	ldi	r24, 0x01	; 1
     48e:	89 27       	eor	r24, r25
     490:	88 23       	and	r24, r24
     492:	29 f0       	breq	.+10     	; 0x49e <__LOCK_REGION_LENGTH__+0x9e>
     494:	86 ec       	ldi	r24, 0xC6	; 198
     496:	90 e4       	ldi	r25, 0x40	; 64
     498:	0e 94 a6 18 	call	0x314c	; 0x314c <_ZN4leds4initEv>
     49c:	07 c0       	rjmp	.+14     	; 0x4ac <__LOCK_REGION_LENGTH__+0xac>
     49e:	10 92 b3 40 	sts	0x40B3, r1	; 0x8040b3 <g_rightsense_closed_time>
     4a2:	10 92 b4 40 	sts	0x40B4, r1	; 0x8040b4 <g_rightsense_closed_time+0x1>
     4a6:	81 e0       	ldi	r24, 0x01	; 1
     4a8:	80 93 db 40 	sts	0x40DB, r24	; 0x8040db <_ZZ11__vector_12E18rightsenseReleased>
     4ac:	81 e0       	ldi	r24, 0x01	; 1
     4ae:	80 93 16 40 	sts	0x4016, r24	; 0x804016 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     4b2:	8b 85       	ldd	r24, Y+11	; 0x0b
     4b4:	08 2e       	mov	r0, r24
     4b6:	00 0c       	add	r0, r0
     4b8:	99 0b       	sbc	r25, r25
     4ba:	84 70       	andi	r24, 0x04	; 4
     4bc:	99 27       	eor	r25, r25
     4be:	89 2b       	or	r24, r25
     4c0:	09 f4       	brne	.+2      	; 0x4c4 <__LOCK_REGION_LENGTH__+0xc4>
     4c2:	be c0       	rjmp	.+380    	; 0x640 <__LOCK_REGION_LENGTH__+0x240>
     4c4:	8a 85       	ldd	r24, Y+10	; 0x0a
     4c6:	88 23       	and	r24, r24
     4c8:	a9 f0       	breq	.+42     	; 0x4f4 <__LOCK_REGION_LENGTH__+0xf4>
     4ca:	86 ec       	ldi	r24, 0xC6	; 198
     4cc:	90 e4       	ldi	r25, 0x40	; 64
     4ce:	0e 94 2c 18 	call	0x3058	; 0x3058 <_ZN4leds6activeEv>
     4d2:	88 23       	and	r24, r24
     4d4:	61 f0       	breq	.+24     	; 0x4ee <__LOCK_REGION_LENGTH__+0xee>
     4d6:	80 91 c1 40 	lds	r24, 0x40C1	; 0x8040c1 <g_encoder_presses_count>
     4da:	90 91 c2 40 	lds	r25, 0x40C2	; 0x8040c2 <g_encoder_presses_count+0x1>
     4de:	01 96       	adiw	r24, 0x01	; 1
     4e0:	80 93 c1 40 	sts	0x40C1, r24	; 0x8040c1 <g_encoder_presses_count>
     4e4:	90 93 c2 40 	sts	0x40C2, r25	; 0x8040c2 <g_encoder_presses_count+0x1>
     4e8:	10 92 dc 40 	sts	0x40DC, r1	; 0x8040dc <_ZZ11__vector_12E15encoderReleased>
     4ec:	a9 c0       	rjmp	.+338    	; 0x640 <__LOCK_REGION_LENGTH__+0x240>
     4ee:	10 92 17 40 	sts	0x4017, r1	; 0x804017 <_ZZ11__vector_12E23encoderLongPressEnabled>
     4f2:	a6 c0       	rjmp	.+332    	; 0x640 <__LOCK_REGION_LENGTH__+0x240>
     4f4:	86 ec       	ldi	r24, 0xC6	; 198
     4f6:	90 e4       	ldi	r25, 0x40	; 64
     4f8:	0e 94 2c 18 	call	0x3058	; 0x3058 <_ZN4leds6activeEv>
     4fc:	98 2f       	mov	r25, r24
     4fe:	81 e0       	ldi	r24, 0x01	; 1
     500:	89 27       	eor	r24, r25
     502:	88 23       	and	r24, r24
     504:	29 f0       	breq	.+10     	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
     506:	86 ec       	ldi	r24, 0xC6	; 198
     508:	90 e4       	ldi	r25, 0x40	; 64
     50a:	0e 94 a6 18 	call	0x314c	; 0x314c <_ZN4leds4initEv>
     50e:	07 c0       	rjmp	.+14     	; 0x51e <__LOCK_REGION_LENGTH__+0x11e>
     510:	10 92 b5 40 	sts	0x40B5, r1	; 0x8040b5 <g_encoder_closed_time>
     514:	10 92 b6 40 	sts	0x40B6, r1	; 0x8040b6 <g_encoder_closed_time+0x1>
     518:	81 e0       	ldi	r24, 0x01	; 1
     51a:	80 93 dc 40 	sts	0x40DC, r24	; 0x8040dc <_ZZ11__vector_12E15encoderReleased>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	80 93 17 40 	sts	0x4017, r24	; 0x804017 <_ZZ11__vector_12E23encoderLongPressEnabled>
     524:	8d c0       	rjmp	.+282    	; 0x640 <__LOCK_REGION_LENGTH__+0x240>
     526:	88 85       	ldd	r24, Y+8	; 0x08
     528:	88 23       	and	r24, r24
     52a:	61 f5       	brne	.+88     	; 0x584 <__LOCK_REGION_LENGTH__+0x184>
     52c:	90 91 c3 40 	lds	r25, 0x40C3	; 0x8040c3 <g_long_leftsense_press>
     530:	81 e0       	ldi	r24, 0x01	; 1
     532:	89 27       	eor	r24, r25
     534:	88 23       	and	r24, r24
     536:	31 f0       	breq	.+12     	; 0x544 <__LOCK_REGION_LENGTH__+0x144>
     538:	80 91 15 40 	lds	r24, 0x4015	; 0x804015 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     53c:	88 23       	and	r24, r24
     53e:	11 f0       	breq	.+4      	; 0x544 <__LOCK_REGION_LENGTH__+0x144>
     540:	81 e0       	ldi	r24, 0x01	; 1
     542:	01 c0       	rjmp	.+2      	; 0x546 <__LOCK_REGION_LENGTH__+0x146>
     544:	80 e0       	ldi	r24, 0x00	; 0
     546:	88 23       	and	r24, r24
     548:	e9 f0       	breq	.+58     	; 0x584 <__LOCK_REGION_LENGTH__+0x184>
     54a:	80 91 b1 40 	lds	r24, 0x40B1	; 0x8040b1 <g_leftsense_closed_time>
     54e:	90 91 b2 40 	lds	r25, 0x40B2	; 0x8040b2 <g_leftsense_closed_time+0x1>
     552:	01 96       	adiw	r24, 0x01	; 1
     554:	80 93 b1 40 	sts	0x40B1, r24	; 0x8040b1 <g_leftsense_closed_time>
     558:	90 93 b2 40 	sts	0x40B2, r25	; 0x8040b2 <g_leftsense_closed_time+0x1>
     55c:	21 e0       	ldi	r18, 0x01	; 1
     55e:	88 3c       	cpi	r24, 0xC8	; 200
     560:	91 05       	cpc	r25, r1
     562:	08 f4       	brcc	.+2      	; 0x566 <__LOCK_REGION_LENGTH__+0x166>
     564:	20 e0       	ldi	r18, 0x00	; 0
     566:	22 23       	and	r18, r18
     568:	69 f0       	breq	.+26     	; 0x584 <__LOCK_REGION_LENGTH__+0x184>
     56a:	81 e0       	ldi	r24, 0x01	; 1
     56c:	80 93 c3 40 	sts	0x40C3, r24	; 0x8040c3 <g_long_leftsense_press>
     570:	10 92 b1 40 	sts	0x40B1, r1	; 0x8040b1 <g_leftsense_closed_time>
     574:	10 92 b2 40 	sts	0x40B2, r1	; 0x8040b2 <g_leftsense_closed_time+0x1>
     578:	10 92 bd 40 	sts	0x40BD, r1	; 0x8040bd <g_leftsense_presses_count>
     57c:	10 92 be 40 	sts	0x40BE, r1	; 0x8040be <g_leftsense_presses_count+0x1>
     580:	10 92 15 40 	sts	0x4015, r1	; 0x804015 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     584:	89 85       	ldd	r24, Y+9	; 0x09
     586:	88 23       	and	r24, r24
     588:	61 f5       	brne	.+88     	; 0x5e2 <__LOCK_REGION_LENGTH__+0x1e2>
     58a:	90 91 c4 40 	lds	r25, 0x40C4	; 0x8040c4 <g_long_rightsense_press>
     58e:	81 e0       	ldi	r24, 0x01	; 1
     590:	89 27       	eor	r24, r25
     592:	88 23       	and	r24, r24
     594:	31 f0       	breq	.+12     	; 0x5a2 <__LOCK_REGION_LENGTH__+0x1a2>
     596:	80 91 16 40 	lds	r24, 0x4016	; 0x804016 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     59a:	88 23       	and	r24, r24
     59c:	11 f0       	breq	.+4      	; 0x5a2 <__LOCK_REGION_LENGTH__+0x1a2>
     59e:	81 e0       	ldi	r24, 0x01	; 1
     5a0:	01 c0       	rjmp	.+2      	; 0x5a4 <__LOCK_REGION_LENGTH__+0x1a4>
     5a2:	80 e0       	ldi	r24, 0x00	; 0
     5a4:	88 23       	and	r24, r24
     5a6:	e9 f0       	breq	.+58     	; 0x5e2 <__LOCK_REGION_LENGTH__+0x1e2>
     5a8:	80 91 b3 40 	lds	r24, 0x40B3	; 0x8040b3 <g_rightsense_closed_time>
     5ac:	90 91 b4 40 	lds	r25, 0x40B4	; 0x8040b4 <g_rightsense_closed_time+0x1>
     5b0:	01 96       	adiw	r24, 0x01	; 1
     5b2:	80 93 b3 40 	sts	0x40B3, r24	; 0x8040b3 <g_rightsense_closed_time>
     5b6:	90 93 b4 40 	sts	0x40B4, r25	; 0x8040b4 <g_rightsense_closed_time+0x1>
     5ba:	21 e0       	ldi	r18, 0x01	; 1
     5bc:	88 3c       	cpi	r24, 0xC8	; 200
     5be:	91 05       	cpc	r25, r1
     5c0:	08 f4       	brcc	.+2      	; 0x5c4 <__LOCK_REGION_LENGTH__+0x1c4>
     5c2:	20 e0       	ldi	r18, 0x00	; 0
     5c4:	22 23       	and	r18, r18
     5c6:	69 f0       	breq	.+26     	; 0x5e2 <__LOCK_REGION_LENGTH__+0x1e2>
     5c8:	81 e0       	ldi	r24, 0x01	; 1
     5ca:	80 93 c4 40 	sts	0x40C4, r24	; 0x8040c4 <g_long_rightsense_press>
     5ce:	10 92 b3 40 	sts	0x40B3, r1	; 0x8040b3 <g_rightsense_closed_time>
     5d2:	10 92 b4 40 	sts	0x40B4, r1	; 0x8040b4 <g_rightsense_closed_time+0x1>
     5d6:	10 92 bf 40 	sts	0x40BF, r1	; 0x8040bf <g_rightsense_presses_count>
     5da:	10 92 c0 40 	sts	0x40C0, r1	; 0x8040c0 <g_rightsense_presses_count+0x1>
     5de:	10 92 16 40 	sts	0x4016, r1	; 0x804016 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     5e2:	8a 85       	ldd	r24, Y+10	; 0x0a
     5e4:	88 23       	and	r24, r24
     5e6:	61 f5       	brne	.+88     	; 0x640 <__LOCK_REGION_LENGTH__+0x240>
     5e8:	90 91 c5 40 	lds	r25, 0x40C5	; 0x8040c5 <g_long_encoder_press>
     5ec:	81 e0       	ldi	r24, 0x01	; 1
     5ee:	89 27       	eor	r24, r25
     5f0:	88 23       	and	r24, r24
     5f2:	31 f0       	breq	.+12     	; 0x600 <__LOCK_REGION_LENGTH__+0x200>
     5f4:	80 91 17 40 	lds	r24, 0x4017	; 0x804017 <_ZZ11__vector_12E23encoderLongPressEnabled>
     5f8:	88 23       	and	r24, r24
     5fa:	11 f0       	breq	.+4      	; 0x600 <__LOCK_REGION_LENGTH__+0x200>
     5fc:	81 e0       	ldi	r24, 0x01	; 1
     5fe:	01 c0       	rjmp	.+2      	; 0x602 <__LOCK_REGION_LENGTH__+0x202>
     600:	80 e0       	ldi	r24, 0x00	; 0
     602:	88 23       	and	r24, r24
     604:	e9 f0       	breq	.+58     	; 0x640 <__LOCK_REGION_LENGTH__+0x240>
     606:	80 91 b5 40 	lds	r24, 0x40B5	; 0x8040b5 <g_encoder_closed_time>
     60a:	90 91 b6 40 	lds	r25, 0x40B6	; 0x8040b6 <g_encoder_closed_time+0x1>
     60e:	01 96       	adiw	r24, 0x01	; 1
     610:	80 93 b5 40 	sts	0x40B5, r24	; 0x8040b5 <g_encoder_closed_time>
     614:	90 93 b6 40 	sts	0x40B6, r25	; 0x8040b6 <g_encoder_closed_time+0x1>
     618:	21 e0       	ldi	r18, 0x01	; 1
     61a:	88 3c       	cpi	r24, 0xC8	; 200
     61c:	91 05       	cpc	r25, r1
     61e:	08 f4       	brcc	.+2      	; 0x622 <__LOCK_REGION_LENGTH__+0x222>
     620:	20 e0       	ldi	r18, 0x00	; 0
     622:	22 23       	and	r18, r18
     624:	69 f0       	breq	.+26     	; 0x640 <__LOCK_REGION_LENGTH__+0x240>
     626:	81 e0       	ldi	r24, 0x01	; 1
     628:	80 93 c5 40 	sts	0x40C5, r24	; 0x8040c5 <g_long_encoder_press>
     62c:	10 92 b5 40 	sts	0x40B5, r1	; 0x8040b5 <g_encoder_closed_time>
     630:	10 92 b6 40 	sts	0x40B6, r1	; 0x8040b6 <g_encoder_closed_time+0x1>
     634:	10 92 c1 40 	sts	0x40C1, r1	; 0x8040c1 <g_encoder_presses_count>
     638:	10 92 c2 40 	sts	0x40C2, r1	; 0x8040c2 <g_encoder_presses_count+0x1>
     63c:	10 92 17 40 	sts	0x4017, r1	; 0x804017 <_ZZ11__vector_12E23encoderLongPressEnabled>
     640:	80 91 d4 40 	lds	r24, 0x40D4	; 0x8040d4 <_ZZ11__vector_12E31leftsense_closures_count_period>
     644:	90 91 d5 40 	lds	r25, 0x40D5	; 0x8040d5 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     648:	89 2b       	or	r24, r25
     64a:	71 f1       	breq	.+92     	; 0x6a8 <__LOCK_REGION_LENGTH__+0x2a8>
     64c:	80 91 d4 40 	lds	r24, 0x40D4	; 0x8040d4 <_ZZ11__vector_12E31leftsense_closures_count_period>
     650:	90 91 d5 40 	lds	r25, 0x40D5	; 0x8040d5 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     654:	01 97       	sbiw	r24, 0x01	; 1
     656:	80 93 d4 40 	sts	0x40D4, r24	; 0x8040d4 <_ZZ11__vector_12E31leftsense_closures_count_period>
     65a:	90 93 d5 40 	sts	0x40D5, r25	; 0x8040d5 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     65e:	80 91 d4 40 	lds	r24, 0x40D4	; 0x8040d4 <_ZZ11__vector_12E31leftsense_closures_count_period>
     662:	90 91 d5 40 	lds	r25, 0x40D5	; 0x8040d5 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     666:	89 2b       	or	r24, r25
     668:	09 f0       	breq	.+2      	; 0x66c <__LOCK_REGION_LENGTH__+0x26c>
     66a:	42 c0       	rjmp	.+132    	; 0x6f0 <__LOCK_REGION_LENGTH__+0x2f0>
     66c:	80 91 bd 40 	lds	r24, 0x40BD	; 0x8040bd <g_leftsense_presses_count>
     670:	90 91 be 40 	lds	r25, 0x40BE	; 0x8040be <g_leftsense_presses_count+0x1>
     674:	89 2b       	or	r24, r25
     676:	41 f0       	breq	.+16     	; 0x688 <__LOCK_REGION_LENGTH__+0x288>
     678:	80 91 bd 40 	lds	r24, 0x40BD	; 0x8040bd <g_leftsense_presses_count>
     67c:	90 91 be 40 	lds	r25, 0x40BE	; 0x8040be <g_leftsense_presses_count+0x1>
     680:	03 97       	sbiw	r24, 0x03	; 3
     682:	10 f4       	brcc	.+4      	; 0x688 <__LOCK_REGION_LENGTH__+0x288>
     684:	81 e0       	ldi	r24, 0x01	; 1
     686:	01 c0       	rjmp	.+2      	; 0x68a <__LOCK_REGION_LENGTH__+0x28a>
     688:	80 e0       	ldi	r24, 0x00	; 0
     68a:	88 23       	and	r24, r24
     68c:	41 f0       	breq	.+16     	; 0x69e <__LOCK_REGION_LENGTH__+0x29e>
     68e:	80 91 bd 40 	lds	r24, 0x40BD	; 0x8040bd <g_leftsense_presses_count>
     692:	90 91 be 40 	lds	r25, 0x40BE	; 0x8040be <g_leftsense_presses_count+0x1>
     696:	80 93 b7 40 	sts	0x40B7, r24	; 0x8040b7 <g_handle_counted_leftsense_presses>
     69a:	90 93 b8 40 	sts	0x40B8, r25	; 0x8040b8 <g_handle_counted_leftsense_presses+0x1>
     69e:	10 92 bd 40 	sts	0x40BD, r1	; 0x8040bd <g_leftsense_presses_count>
     6a2:	10 92 be 40 	sts	0x40BE, r1	; 0x8040be <g_leftsense_presses_count+0x1>
     6a6:	24 c0       	rjmp	.+72     	; 0x6f0 <__LOCK_REGION_LENGTH__+0x2f0>
     6a8:	80 91 bd 40 	lds	r24, 0x40BD	; 0x8040bd <g_leftsense_presses_count>
     6ac:	90 91 be 40 	lds	r25, 0x40BE	; 0x8040be <g_leftsense_presses_count+0x1>
     6b0:	01 97       	sbiw	r24, 0x01	; 1
     6b2:	31 f4       	brne	.+12     	; 0x6c0 <__LOCK_REGION_LENGTH__+0x2c0>
     6b4:	80 91 da 40 	lds	r24, 0x40DA	; 0x8040da <_ZZ11__vector_12E17leftsenseReleased>
     6b8:	88 23       	and	r24, r24
     6ba:	11 f0       	breq	.+4      	; 0x6c0 <__LOCK_REGION_LENGTH__+0x2c0>
     6bc:	81 e0       	ldi	r24, 0x01	; 1
     6be:	01 c0       	rjmp	.+2      	; 0x6c2 <__LOCK_REGION_LENGTH__+0x2c2>
     6c0:	80 e0       	ldi	r24, 0x00	; 0
     6c2:	88 23       	and	r24, r24
     6c4:	39 f0       	breq	.+14     	; 0x6d4 <__LOCK_REGION_LENGTH__+0x2d4>
     6c6:	82 e3       	ldi	r24, 0x32	; 50
     6c8:	90 e0       	ldi	r25, 0x00	; 0
     6ca:	80 93 d4 40 	sts	0x40D4, r24	; 0x8040d4 <_ZZ11__vector_12E31leftsense_closures_count_period>
     6ce:	90 93 d5 40 	sts	0x40D5, r25	; 0x8040d5 <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     6d2:	0e c0       	rjmp	.+28     	; 0x6f0 <__LOCK_REGION_LENGTH__+0x2f0>
     6d4:	80 91 bd 40 	lds	r24, 0x40BD	; 0x8040bd <g_leftsense_presses_count>
     6d8:	90 91 be 40 	lds	r25, 0x40BE	; 0x8040be <g_leftsense_presses_count+0x1>
     6dc:	21 e0       	ldi	r18, 0x01	; 1
     6de:	03 97       	sbiw	r24, 0x03	; 3
     6e0:	08 f4       	brcc	.+2      	; 0x6e4 <__LOCK_REGION_LENGTH__+0x2e4>
     6e2:	20 e0       	ldi	r18, 0x00	; 0
     6e4:	22 23       	and	r18, r18
     6e6:	21 f0       	breq	.+8      	; 0x6f0 <__LOCK_REGION_LENGTH__+0x2f0>
     6e8:	10 92 bd 40 	sts	0x40BD, r1	; 0x8040bd <g_leftsense_presses_count>
     6ec:	10 92 be 40 	sts	0x40BE, r1	; 0x8040be <g_leftsense_presses_count+0x1>
     6f0:	80 91 d6 40 	lds	r24, 0x40D6	; 0x8040d6 <_ZZ11__vector_12E32rightsense_closures_count_period>
     6f4:	90 91 d7 40 	lds	r25, 0x40D7	; 0x8040d7 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     6f8:	89 2b       	or	r24, r25
     6fa:	71 f1       	breq	.+92     	; 0x758 <__LOCK_REGION_LENGTH__+0x358>
     6fc:	80 91 d6 40 	lds	r24, 0x40D6	; 0x8040d6 <_ZZ11__vector_12E32rightsense_closures_count_period>
     700:	90 91 d7 40 	lds	r25, 0x40D7	; 0x8040d7 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     704:	01 97       	sbiw	r24, 0x01	; 1
     706:	80 93 d6 40 	sts	0x40D6, r24	; 0x8040d6 <_ZZ11__vector_12E32rightsense_closures_count_period>
     70a:	90 93 d7 40 	sts	0x40D7, r25	; 0x8040d7 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     70e:	80 91 d6 40 	lds	r24, 0x40D6	; 0x8040d6 <_ZZ11__vector_12E32rightsense_closures_count_period>
     712:	90 91 d7 40 	lds	r25, 0x40D7	; 0x8040d7 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     716:	89 2b       	or	r24, r25
     718:	09 f0       	breq	.+2      	; 0x71c <__LOCK_REGION_LENGTH__+0x31c>
     71a:	42 c0       	rjmp	.+132    	; 0x7a0 <__LOCK_REGION_LENGTH__+0x3a0>
     71c:	80 91 bf 40 	lds	r24, 0x40BF	; 0x8040bf <g_rightsense_presses_count>
     720:	90 91 c0 40 	lds	r25, 0x40C0	; 0x8040c0 <g_rightsense_presses_count+0x1>
     724:	89 2b       	or	r24, r25
     726:	41 f0       	breq	.+16     	; 0x738 <__LOCK_REGION_LENGTH__+0x338>
     728:	80 91 bf 40 	lds	r24, 0x40BF	; 0x8040bf <g_rightsense_presses_count>
     72c:	90 91 c0 40 	lds	r25, 0x40C0	; 0x8040c0 <g_rightsense_presses_count+0x1>
     730:	03 97       	sbiw	r24, 0x03	; 3
     732:	10 f4       	brcc	.+4      	; 0x738 <__LOCK_REGION_LENGTH__+0x338>
     734:	81 e0       	ldi	r24, 0x01	; 1
     736:	01 c0       	rjmp	.+2      	; 0x73a <__LOCK_REGION_LENGTH__+0x33a>
     738:	80 e0       	ldi	r24, 0x00	; 0
     73a:	88 23       	and	r24, r24
     73c:	41 f0       	breq	.+16     	; 0x74e <__LOCK_REGION_LENGTH__+0x34e>
     73e:	80 91 bf 40 	lds	r24, 0x40BF	; 0x8040bf <g_rightsense_presses_count>
     742:	90 91 c0 40 	lds	r25, 0x40C0	; 0x8040c0 <g_rightsense_presses_count+0x1>
     746:	80 93 b9 40 	sts	0x40B9, r24	; 0x8040b9 <g_handle_counted_rightsense_presses>
     74a:	90 93 ba 40 	sts	0x40BA, r25	; 0x8040ba <g_handle_counted_rightsense_presses+0x1>
     74e:	10 92 bf 40 	sts	0x40BF, r1	; 0x8040bf <g_rightsense_presses_count>
     752:	10 92 c0 40 	sts	0x40C0, r1	; 0x8040c0 <g_rightsense_presses_count+0x1>
     756:	24 c0       	rjmp	.+72     	; 0x7a0 <__LOCK_REGION_LENGTH__+0x3a0>
     758:	80 91 bf 40 	lds	r24, 0x40BF	; 0x8040bf <g_rightsense_presses_count>
     75c:	90 91 c0 40 	lds	r25, 0x40C0	; 0x8040c0 <g_rightsense_presses_count+0x1>
     760:	01 97       	sbiw	r24, 0x01	; 1
     762:	31 f4       	brne	.+12     	; 0x770 <__LOCK_REGION_LENGTH__+0x370>
     764:	80 91 db 40 	lds	r24, 0x40DB	; 0x8040db <_ZZ11__vector_12E18rightsenseReleased>
     768:	88 23       	and	r24, r24
     76a:	11 f0       	breq	.+4      	; 0x770 <__LOCK_REGION_LENGTH__+0x370>
     76c:	81 e0       	ldi	r24, 0x01	; 1
     76e:	01 c0       	rjmp	.+2      	; 0x772 <__LOCK_REGION_LENGTH__+0x372>
     770:	80 e0       	ldi	r24, 0x00	; 0
     772:	88 23       	and	r24, r24
     774:	39 f0       	breq	.+14     	; 0x784 <__LOCK_REGION_LENGTH__+0x384>
     776:	82 e3       	ldi	r24, 0x32	; 50
     778:	90 e0       	ldi	r25, 0x00	; 0
     77a:	80 93 d6 40 	sts	0x40D6, r24	; 0x8040d6 <_ZZ11__vector_12E32rightsense_closures_count_period>
     77e:	90 93 d7 40 	sts	0x40D7, r25	; 0x8040d7 <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     782:	0e c0       	rjmp	.+28     	; 0x7a0 <__LOCK_REGION_LENGTH__+0x3a0>
     784:	80 91 bf 40 	lds	r24, 0x40BF	; 0x8040bf <g_rightsense_presses_count>
     788:	90 91 c0 40 	lds	r25, 0x40C0	; 0x8040c0 <g_rightsense_presses_count+0x1>
     78c:	21 e0       	ldi	r18, 0x01	; 1
     78e:	03 97       	sbiw	r24, 0x03	; 3
     790:	08 f4       	brcc	.+2      	; 0x794 <__LOCK_REGION_LENGTH__+0x394>
     792:	20 e0       	ldi	r18, 0x00	; 0
     794:	22 23       	and	r18, r18
     796:	21 f0       	breq	.+8      	; 0x7a0 <__LOCK_REGION_LENGTH__+0x3a0>
     798:	10 92 bf 40 	sts	0x40BF, r1	; 0x8040bf <g_rightsense_presses_count>
     79c:	10 92 c0 40 	sts	0x40C0, r1	; 0x8040c0 <g_rightsense_presses_count+0x1>
     7a0:	80 91 d8 40 	lds	r24, 0x40D8	; 0x8040d8 <_ZZ11__vector_12E29encoder_closures_count_period>
     7a4:	90 91 d9 40 	lds	r25, 0x40D9	; 0x8040d9 <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     7a8:	89 2b       	or	r24, r25
     7aa:	71 f1       	breq	.+92     	; 0x808 <__LOCK_REGION_LENGTH__+0x408>
     7ac:	80 91 d8 40 	lds	r24, 0x40D8	; 0x8040d8 <_ZZ11__vector_12E29encoder_closures_count_period>
     7b0:	90 91 d9 40 	lds	r25, 0x40D9	; 0x8040d9 <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     7b4:	01 97       	sbiw	r24, 0x01	; 1
     7b6:	80 93 d8 40 	sts	0x40D8, r24	; 0x8040d8 <_ZZ11__vector_12E29encoder_closures_count_period>
     7ba:	90 93 d9 40 	sts	0x40D9, r25	; 0x8040d9 <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     7be:	80 91 d8 40 	lds	r24, 0x40D8	; 0x8040d8 <_ZZ11__vector_12E29encoder_closures_count_period>
     7c2:	90 91 d9 40 	lds	r25, 0x40D9	; 0x8040d9 <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     7c6:	89 2b       	or	r24, r25
     7c8:	09 f0       	breq	.+2      	; 0x7cc <__LOCK_REGION_LENGTH__+0x3cc>
     7ca:	42 c0       	rjmp	.+132    	; 0x850 <__LOCK_REGION_LENGTH__+0x450>
     7cc:	80 91 c1 40 	lds	r24, 0x40C1	; 0x8040c1 <g_encoder_presses_count>
     7d0:	90 91 c2 40 	lds	r25, 0x40C2	; 0x8040c2 <g_encoder_presses_count+0x1>
     7d4:	89 2b       	or	r24, r25
     7d6:	41 f0       	breq	.+16     	; 0x7e8 <__LOCK_REGION_LENGTH__+0x3e8>
     7d8:	80 91 c1 40 	lds	r24, 0x40C1	; 0x8040c1 <g_encoder_presses_count>
     7dc:	90 91 c2 40 	lds	r25, 0x40C2	; 0x8040c2 <g_encoder_presses_count+0x1>
     7e0:	03 97       	sbiw	r24, 0x03	; 3
     7e2:	10 f4       	brcc	.+4      	; 0x7e8 <__LOCK_REGION_LENGTH__+0x3e8>
     7e4:	81 e0       	ldi	r24, 0x01	; 1
     7e6:	01 c0       	rjmp	.+2      	; 0x7ea <__LOCK_REGION_LENGTH__+0x3ea>
     7e8:	80 e0       	ldi	r24, 0x00	; 0
     7ea:	88 23       	and	r24, r24
     7ec:	41 f0       	breq	.+16     	; 0x7fe <__LOCK_REGION_LENGTH__+0x3fe>
     7ee:	80 91 c1 40 	lds	r24, 0x40C1	; 0x8040c1 <g_encoder_presses_count>
     7f2:	90 91 c2 40 	lds	r25, 0x40C2	; 0x8040c2 <g_encoder_presses_count+0x1>
     7f6:	80 93 bb 40 	sts	0x40BB, r24	; 0x8040bb <g_handle_counted_encoder_presses>
     7fa:	90 93 bc 40 	sts	0x40BC, r25	; 0x8040bc <g_handle_counted_encoder_presses+0x1>
     7fe:	10 92 c1 40 	sts	0x40C1, r1	; 0x8040c1 <g_encoder_presses_count>
     802:	10 92 c2 40 	sts	0x40C2, r1	; 0x8040c2 <g_encoder_presses_count+0x1>
     806:	24 c0       	rjmp	.+72     	; 0x850 <__LOCK_REGION_LENGTH__+0x450>
     808:	80 91 c1 40 	lds	r24, 0x40C1	; 0x8040c1 <g_encoder_presses_count>
     80c:	90 91 c2 40 	lds	r25, 0x40C2	; 0x8040c2 <g_encoder_presses_count+0x1>
     810:	01 97       	sbiw	r24, 0x01	; 1
     812:	31 f4       	brne	.+12     	; 0x820 <__LOCK_REGION_LENGTH__+0x420>
     814:	80 91 dc 40 	lds	r24, 0x40DC	; 0x8040dc <_ZZ11__vector_12E15encoderReleased>
     818:	88 23       	and	r24, r24
     81a:	11 f0       	breq	.+4      	; 0x820 <__LOCK_REGION_LENGTH__+0x420>
     81c:	81 e0       	ldi	r24, 0x01	; 1
     81e:	01 c0       	rjmp	.+2      	; 0x822 <__LOCK_REGION_LENGTH__+0x422>
     820:	80 e0       	ldi	r24, 0x00	; 0
     822:	88 23       	and	r24, r24
     824:	39 f0       	breq	.+14     	; 0x834 <__LOCK_REGION_LENGTH__+0x434>
     826:	82 e3       	ldi	r24, 0x32	; 50
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	80 93 d8 40 	sts	0x40D8, r24	; 0x8040d8 <_ZZ11__vector_12E29encoder_closures_count_period>
     82e:	90 93 d9 40 	sts	0x40D9, r25	; 0x8040d9 <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     832:	0e c0       	rjmp	.+28     	; 0x850 <__LOCK_REGION_LENGTH__+0x450>
     834:	80 91 c1 40 	lds	r24, 0x40C1	; 0x8040c1 <g_encoder_presses_count>
     838:	90 91 c2 40 	lds	r25, 0x40C2	; 0x8040c2 <g_encoder_presses_count+0x1>
     83c:	21 e0       	ldi	r18, 0x01	; 1
     83e:	03 97       	sbiw	r24, 0x03	; 3
     840:	08 f4       	brcc	.+2      	; 0x844 <__LOCK_REGION_LENGTH__+0x444>
     842:	20 e0       	ldi	r18, 0x00	; 0
     844:	22 23       	and	r18, r18
     846:	21 f0       	breq	.+8      	; 0x850 <__LOCK_REGION_LENGTH__+0x450>
     848:	10 92 c1 40 	sts	0x40C1, r1	; 0x8040c1 <g_encoder_presses_count>
     84c:	10 92 c2 40 	sts	0x40C2, r1	; 0x8040c2 <g_encoder_presses_count+0x1>
     850:	80 91 a4 40 	lds	r24, 0x40A4	; 0x8040a4 <_ZL14g_rotary_edges>
     854:	90 91 a5 40 	lds	r25, 0x40A5	; 0x8040a5 <_ZL14g_rotary_edges+0x1>
     858:	21 e0       	ldi	r18, 0x01	; 1
     85a:	89 2b       	or	r24, r25
     85c:	09 f4       	brne	.+2      	; 0x860 <__LOCK_REGION_LENGTH__+0x460>
     85e:	20 e0       	ldi	r18, 0x00	; 0
     860:	22 23       	and	r18, r18
     862:	09 f4       	brne	.+2      	; 0x866 <__LOCK_REGION_LENGTH__+0x466>
     864:	91 c0       	rjmp	.+290    	; 0x988 <__LOCK_REGION_LENGTH__+0x588>
     866:	80 91 a4 40 	lds	r24, 0x40A4	; 0x8040a4 <_ZL14g_rotary_edges>
     86a:	90 91 a5 40 	lds	r25, 0x40A5	; 0x8040a5 <_ZL14g_rotary_edges+0x1>
     86e:	89 2f       	mov	r24, r25
     870:	88 1f       	adc	r24, r24
     872:	88 27       	eor	r24, r24
     874:	88 1f       	adc	r24, r24
     876:	8c 87       	std	Y+12, r24	; 0x0c
     878:	80 91 a4 40 	lds	r24, 0x40A4	; 0x8040a4 <_ZL14g_rotary_edges>
     87c:	90 91 a5 40 	lds	r25, 0x40A5	; 0x8040a5 <_ZL14g_rotary_edges+0x1>
     880:	99 23       	and	r25, r25
     882:	1c f4       	brge	.+6      	; 0x88a <__LOCK_REGION_LENGTH__+0x48a>
     884:	91 95       	neg	r25
     886:	81 95       	neg	r24
     888:	91 09       	sbc	r25, r1
     88a:	89 83       	std	Y+1, r24	; 0x01
     88c:	9a 83       	std	Y+2, r25	; 0x02
     88e:	20 91 dd 40 	lds	r18, 0x40DD	; 0x8040dd <_ZZ11__vector_12E15holdRotaryEdges>
     892:	30 91 de 40 	lds	r19, 0x40DE	; 0x8040de <_ZZ11__vector_12E15holdRotaryEdges+0x1>
     896:	80 91 a4 40 	lds	r24, 0x40A4	; 0x8040a4 <_ZL14g_rotary_edges>
     89a:	90 91 a5 40 	lds	r25, 0x40A5	; 0x8040a5 <_ZL14g_rotary_edges+0x1>
     89e:	41 e0       	ldi	r20, 0x01	; 1
     8a0:	28 17       	cp	r18, r24
     8a2:	39 07       	cpc	r19, r25
     8a4:	09 f0       	breq	.+2      	; 0x8a8 <__LOCK_REGION_LENGTH__+0x4a8>
     8a6:	40 e0       	ldi	r20, 0x00	; 0
     8a8:	44 23       	and	r20, r20
     8aa:	e9 f0       	breq	.+58     	; 0x8e6 <__LOCK_REGION_LENGTH__+0x4e6>
     8ac:	80 91 df 40 	lds	r24, 0x40DF	; 0x8040df <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     8b0:	90 91 e0 40 	lds	r25, 0x40E0	; 0x8040e0 <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     8b4:	89 2b       	or	r24, r25
     8b6:	49 f0       	breq	.+18     	; 0x8ca <__LOCK_REGION_LENGTH__+0x4ca>
     8b8:	80 91 df 40 	lds	r24, 0x40DF	; 0x8040df <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     8bc:	90 91 e0 40 	lds	r25, 0x40E0	; 0x8040e0 <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     8c0:	01 97       	sbiw	r24, 0x01	; 1
     8c2:	80 93 df 40 	sts	0x40DF, r24	; 0x8040df <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     8c6:	90 93 e0 40 	sts	0x40E0, r25	; 0x8040e0 <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     8ca:	80 91 df 40 	lds	r24, 0x40DF	; 0x8040df <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     8ce:	90 91 e0 40 	lds	r25, 0x40E0	; 0x8040e0 <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     8d2:	89 2b       	or	r24, r25
     8d4:	09 f0       	breq	.+2      	; 0x8d8 <__LOCK_REGION_LENGTH__+0x4d8>
     8d6:	49 c0       	rjmp	.+146    	; 0x96a <__LOCK_REGION_LENGTH__+0x56a>
     8d8:	89 81       	ldd	r24, Y+1	; 0x01
     8da:	9a 81       	ldd	r25, Y+2	; 0x02
     8dc:	03 96       	adiw	r24, 0x03	; 3
     8de:	8c 7f       	andi	r24, 0xFC	; 252
     8e0:	89 83       	std	Y+1, r24	; 0x01
     8e2:	9a 83       	std	Y+2, r25	; 0x02
     8e4:	42 c0       	rjmp	.+132    	; 0x96a <__LOCK_REGION_LENGTH__+0x56a>
     8e6:	89 81       	ldd	r24, Y+1	; 0x01
     8e8:	9a 81       	ldd	r25, Y+2	; 0x02
     8ea:	95 95       	asr	r25
     8ec:	87 95       	ror	r24
     8ee:	95 95       	asr	r25
     8f0:	87 95       	ror	r24
     8f2:	8d 87       	std	Y+13, r24	; 0x0d
     8f4:	9e 87       	std	Y+14, r25	; 0x0e
     8f6:	8c 85       	ldd	r24, Y+12	; 0x0c
     8f8:	88 23       	and	r24, r24
     8fa:	79 f0       	breq	.+30     	; 0x91a <__LOCK_REGION_LENGTH__+0x51a>
     8fc:	20 91 a2 40 	lds	r18, 0x40A2	; 0x8040a2 <_ZL14g_rotary_count>
     900:	30 91 a3 40 	lds	r19, 0x40A3	; 0x8040a3 <_ZL14g_rotary_count+0x1>
     904:	8d 85       	ldd	r24, Y+13	; 0x0d
     906:	9e 85       	ldd	r25, Y+14	; 0x0e
     908:	a9 01       	movw	r20, r18
     90a:	48 1b       	sub	r20, r24
     90c:	59 0b       	sbc	r21, r25
     90e:	ca 01       	movw	r24, r20
     910:	80 93 a2 40 	sts	0x40A2, r24	; 0x8040a2 <_ZL14g_rotary_count>
     914:	90 93 a3 40 	sts	0x40A3, r25	; 0x8040a3 <_ZL14g_rotary_count+0x1>
     918:	0c c0       	rjmp	.+24     	; 0x932 <__LOCK_REGION_LENGTH__+0x532>
     91a:	20 91 a2 40 	lds	r18, 0x40A2	; 0x8040a2 <_ZL14g_rotary_count>
     91e:	30 91 a3 40 	lds	r19, 0x40A3	; 0x8040a3 <_ZL14g_rotary_count+0x1>
     922:	8d 85       	ldd	r24, Y+13	; 0x0d
     924:	9e 85       	ldd	r25, Y+14	; 0x0e
     926:	82 0f       	add	r24, r18
     928:	93 1f       	adc	r25, r19
     92a:	80 93 a2 40 	sts	0x40A2, r24	; 0x8040a2 <_ZL14g_rotary_count>
     92e:	90 93 a3 40 	sts	0x40A3, r25	; 0x8040a3 <_ZL14g_rotary_count+0x1>
     932:	8d 85       	ldd	r24, Y+13	; 0x0d
     934:	9e 85       	ldd	r25, Y+14	; 0x0e
     936:	88 0f       	add	r24, r24
     938:	99 1f       	adc	r25, r25
     93a:	88 0f       	add	r24, r24
     93c:	99 1f       	adc	r25, r25
     93e:	29 81       	ldd	r18, Y+1	; 0x01
     940:	3a 81       	ldd	r19, Y+2	; 0x02
     942:	f9 01       	movw	r30, r18
     944:	e8 1b       	sub	r30, r24
     946:	f9 0b       	sbc	r31, r25
     948:	cf 01       	movw	r24, r30
     94a:	89 83       	std	Y+1, r24	; 0x01
     94c:	9a 83       	std	Y+2, r25	; 0x02
     94e:	86 e9       	ldi	r24, 0x96	; 150
     950:	90 e0       	ldi	r25, 0x00	; 0
     952:	80 93 df 40 	sts	0x40DF, r24	; 0x8040df <_ZZ11__vector_12E23rotaryNoMotionCountdown>
     956:	90 93 e0 40 	sts	0x40E0, r25	; 0x8040e0 <_ZZ11__vector_12E23rotaryNoMotionCountdown+0x1>
     95a:	80 91 a4 40 	lds	r24, 0x40A4	; 0x8040a4 <_ZL14g_rotary_edges>
     95e:	90 91 a5 40 	lds	r25, 0x40A5	; 0x8040a5 <_ZL14g_rotary_edges+0x1>
     962:	80 93 dd 40 	sts	0x40DD, r24	; 0x8040dd <_ZZ11__vector_12E15holdRotaryEdges>
     966:	90 93 de 40 	sts	0x40DE, r25	; 0x8040de <_ZZ11__vector_12E15holdRotaryEdges+0x1>
     96a:	8c 85       	ldd	r24, Y+12	; 0x0c
     96c:	88 23       	and	r24, r24
     96e:	31 f0       	breq	.+12     	; 0x97c <__LOCK_REGION_LENGTH__+0x57c>
     970:	89 81       	ldd	r24, Y+1	; 0x01
     972:	9a 81       	ldd	r25, Y+2	; 0x02
     974:	91 95       	neg	r25
     976:	81 95       	neg	r24
     978:	91 09       	sbc	r25, r1
     97a:	02 c0       	rjmp	.+4      	; 0x980 <__LOCK_REGION_LENGTH__+0x580>
     97c:	89 81       	ldd	r24, Y+1	; 0x01
     97e:	9a 81       	ldd	r25, Y+2	; 0x02
     980:	80 93 a4 40 	sts	0x40A4, r24	; 0x8040a4 <_ZL14g_rotary_edges>
     984:	90 93 a5 40 	sts	0x40A5, r25	; 0x8040a5 <_ZL14g_rotary_edges+0x1>
     988:	90 91 d2 40 	lds	r25, 0x40D2	; 0x8040d2 <_ZZ11__vector_12E19conversionInProcess>
     98c:	81 e0       	ldi	r24, 0x01	; 1
     98e:	89 27       	eor	r24, r25
     990:	88 23       	and	r24, r24
     992:	09 f4       	brne	.+2      	; 0x996 <__LOCK_REGION_LENGTH__+0x596>
     994:	73 c0       	rjmp	.+230    	; 0xa7c <__LOCK_REGION_LENGTH__+0x67c>
     996:	8f ef       	ldi	r24, 0xFF	; 255
     998:	80 93 d3 40 	sts	0x40D3, r24	; 0x8040d3 <_ZZ11__vector_12E24indexConversionInProcess>
     99c:	1b 82       	std	Y+3, r1	; 0x03
     99e:	8b 81       	ldd	r24, Y+3	; 0x03
     9a0:	83 30       	cpi	r24, 0x03	; 3
     9a2:	d8 f5       	brcc	.+118    	; 0xa1a <__LOCK_REGION_LENGTH__+0x61a>
     9a4:	8b 81       	ldd	r24, Y+3	; 0x03
     9a6:	88 2f       	mov	r24, r24
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	88 0f       	add	r24, r24
     9ac:	99 1f       	adc	r25, r25
     9ae:	82 5f       	subi	r24, 0xF2	; 242
     9b0:	9f 4b       	sbci	r25, 0xBF	; 191
     9b2:	fc 01       	movw	r30, r24
     9b4:	80 81       	ld	r24, Z
     9b6:	91 81       	ldd	r25, Z+1	; 0x01
     9b8:	21 e0       	ldi	r18, 0x01	; 1
     9ba:	89 2b       	or	r24, r25
     9bc:	09 f4       	brne	.+2      	; 0x9c0 <__LOCK_REGION_LENGTH__+0x5c0>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	22 23       	and	r18, r18
     9c2:	a1 f0       	breq	.+40     	; 0x9ec <__LOCK_REGION_LENGTH__+0x5ec>
     9c4:	8b 81       	ldd	r24, Y+3	; 0x03
     9c6:	88 2f       	mov	r24, r24
     9c8:	90 e0       	ldi	r25, 0x00	; 0
     9ca:	9c 01       	movw	r18, r24
     9cc:	22 0f       	add	r18, r18
     9ce:	33 1f       	adc	r19, r19
     9d0:	22 5f       	subi	r18, 0xF2	; 242
     9d2:	3f 4b       	sbci	r19, 0xBF	; 191
     9d4:	f9 01       	movw	r30, r18
     9d6:	20 81       	ld	r18, Z
     9d8:	31 81       	ldd	r19, Z+1	; 0x01
     9da:	21 50       	subi	r18, 0x01	; 1
     9dc:	31 09       	sbc	r19, r1
     9de:	88 0f       	add	r24, r24
     9e0:	99 1f       	adc	r25, r25
     9e2:	82 5f       	subi	r24, 0xF2	; 242
     9e4:	9f 4b       	sbci	r25, 0xBF	; 191
     9e6:	fc 01       	movw	r30, r24
     9e8:	20 83       	st	Z, r18
     9ea:	31 83       	std	Z+1, r19	; 0x01
     9ec:	8b 81       	ldd	r24, Y+3	; 0x03
     9ee:	88 2f       	mov	r24, r24
     9f0:	90 e0       	ldi	r25, 0x00	; 0
     9f2:	88 0f       	add	r24, r24
     9f4:	99 1f       	adc	r25, r25
     9f6:	82 5f       	subi	r24, 0xF2	; 242
     9f8:	9f 4b       	sbci	r25, 0xBF	; 191
     9fa:	fc 01       	movw	r30, r24
     9fc:	80 81       	ld	r24, Z
     9fe:	91 81       	ldd	r25, Z+1	; 0x01
     a00:	21 e0       	ldi	r18, 0x01	; 1
     a02:	89 2b       	or	r24, r25
     a04:	09 f0       	breq	.+2      	; 0xa08 <__LOCK_REGION_LENGTH__+0x608>
     a06:	20 e0       	ldi	r18, 0x00	; 0
     a08:	22 23       	and	r18, r18
     a0a:	19 f0       	breq	.+6      	; 0xa12 <__LOCK_REGION_LENGTH__+0x612>
     a0c:	8b 81       	ldd	r24, Y+3	; 0x03
     a0e:	80 93 d3 40 	sts	0x40D3, r24	; 0x8040d3 <_ZZ11__vector_12E24indexConversionInProcess>
     a12:	8b 81       	ldd	r24, Y+3	; 0x03
     a14:	8f 5f       	subi	r24, 0xFF	; 255
     a16:	8b 83       	std	Y+3, r24	; 0x03
     a18:	c2 cf       	rjmp	.-124    	; 0x99e <__LOCK_REGION_LENGTH__+0x59e>
     a1a:	80 91 d3 40 	lds	r24, 0x40D3	; 0x8040d3 <_ZZ11__vector_12E24indexConversionInProcess>
     a1e:	88 23       	and	r24, r24
     a20:	0c f4       	brge	.+2      	; 0xa24 <__LOCK_REGION_LENGTH__+0x624>
     a22:	81 c0       	rjmp	.+258    	; 0xb26 <__LOCK_REGION_LENGTH__+0x726>
     a24:	80 91 d3 40 	lds	r24, 0x40D3	; 0x8040d3 <_ZZ11__vector_12E24indexConversionInProcess>
     a28:	28 2f       	mov	r18, r24
     a2a:	88 0f       	add	r24, r24
     a2c:	33 0b       	sbc	r19, r19
     a2e:	80 91 d3 40 	lds	r24, 0x40D3	; 0x8040d3 <_ZZ11__vector_12E24indexConversionInProcess>
     a32:	08 2e       	mov	r0, r24
     a34:	00 0c       	add	r0, r0
     a36:	99 0b       	sbc	r25, r25
     a38:	22 0f       	add	r18, r18
     a3a:	33 1f       	adc	r19, r19
     a3c:	2e 5c       	subi	r18, 0xCE	; 206
     a3e:	3f 4b       	sbci	r19, 0xBF	; 191
     a40:	f9 01       	movw	r30, r18
     a42:	20 81       	ld	r18, Z
     a44:	31 81       	ldd	r19, Z+1	; 0x01
     a46:	88 0f       	add	r24, r24
     a48:	99 1f       	adc	r25, r25
     a4a:	82 5f       	subi	r24, 0xF2	; 242
     a4c:	9f 4b       	sbci	r25, 0xBF	; 191
     a4e:	fc 01       	movw	r30, r24
     a50:	20 83       	st	Z, r18
     a52:	31 83       	std	Z+1, r19	; 0x01
     a54:	80 91 d3 40 	lds	r24, 0x40D3	; 0x8040d3 <_ZZ11__vector_12E24indexConversionInProcess>
     a58:	08 2e       	mov	r0, r24
     a5a:	00 0c       	add	r0, r0
     a5c:	99 0b       	sbc	r25, r25
     a5e:	88 0f       	add	r24, r24
     a60:	99 1f       	adc	r25, r25
     a62:	88 5f       	subi	r24, 0xF8	; 248
     a64:	9f 4b       	sbci	r25, 0xBF	; 191
     a66:	fc 01       	movw	r30, r24
     a68:	80 81       	ld	r24, Z
     a6a:	91 81       	ldd	r25, Z+1	; 0x01
     a6c:	0e 94 57 09 	call	0x12ae	; 0x12ae <_Z18ADC0_setADCChannel20ADC_Active_Channel_t>
     a70:	0e 94 f8 09 	call	0x13f0	; 0x13f0 <_Z20ADC0_startConversionv>
     a74:	81 e0       	ldi	r24, 0x01	; 1
     a76:	80 93 d2 40 	sts	0x40D2, r24	; 0x8040d2 <_ZZ11__vector_12E19conversionInProcess>
     a7a:	55 c0       	rjmp	.+170    	; 0xb26 <__LOCK_REGION_LENGTH__+0x726>
     a7c:	0e 94 0f 0a 	call	0x141e	; 0x141e <_Z19ADC0_conversionDonev>
     a80:	88 23       	and	r24, r24
     a82:	09 f4       	brne	.+2      	; 0xa86 <__LOCK_REGION_LENGTH__+0x686>
     a84:	50 c0       	rjmp	.+160    	; 0xb26 <__LOCK_REGION_LENGTH__+0x726>
     a86:	0e 94 23 0a 	call	0x1446	; 0x1446 <_Z9ADC0_readv>
     a8a:	8f 87       	std	Y+15, r24	; 0x0f
     a8c:	98 8b       	std	Y+16, r25	; 0x10
     a8e:	8f 85       	ldd	r24, Y+15	; 0x0f
     a90:	98 89       	ldd	r25, Y+16	; 0x10
     a92:	0b 97       	sbiw	r24, 0x0b	; 11
     a94:	c0 f1       	brcs	.+112    	; 0xb06 <__LOCK_REGION_LENGTH__+0x706>
     a96:	8f 85       	ldd	r24, Y+15	; 0x0f
     a98:	98 89       	ldd	r25, Y+16	; 0x10
     a9a:	8a 3f       	cpi	r24, 0xFA	; 250
     a9c:	9f 40       	sbci	r25, 0x0F	; 15
     a9e:	98 f5       	brcc	.+102    	; 0xb06 <__LOCK_REGION_LENGTH__+0x706>
     aa0:	8f 85       	ldd	r24, Y+15	; 0x0f
     aa2:	98 89       	ldd	r25, Y+16	; 0x10
     aa4:	80 93 e1 40 	sts	0x40E1, r24	; 0x8040e1 <_ZZ11__vector_12E20holdConversionResult>
     aa8:	90 93 e2 40 	sts	0x40E2, r25	; 0x8040e2 <_ZZ11__vector_12E20holdConversionResult+0x1>
     aac:	80 91 d3 40 	lds	r24, 0x40D3	; 0x8040d3 <_ZZ11__vector_12E24indexConversionInProcess>
     ab0:	08 2e       	mov	r0, r24
     ab2:	00 0c       	add	r0, r0
     ab4:	99 0b       	sbc	r25, r25
     ab6:	88 0f       	add	r24, r24
     ab8:	99 1f       	adc	r25, r25
     aba:	85 55       	subi	r24, 0x55	; 85
     abc:	9f 4b       	sbci	r25, 0xBF	; 191
     abe:	fc 01       	movw	r30, r24
     ac0:	80 81       	ld	r24, Z
     ac2:	91 81       	ldd	r25, Z+1	; 0x01
     ac4:	89 8b       	std	Y+17, r24	; 0x11
     ac6:	9a 8b       	std	Y+18, r25	; 0x12
     ac8:	80 91 d3 40 	lds	r24, 0x40D3	; 0x8040d3 <_ZZ11__vector_12E24indexConversionInProcess>
     acc:	08 2e       	mov	r0, r24
     ace:	00 0c       	add	r0, r0
     ad0:	99 0b       	sbc	r25, r25
     ad2:	88 55       	subi	r24, 0x58	; 88
     ad4:	9f 4b       	sbci	r25, 0xBF	; 191
     ad6:	21 e0       	ldi	r18, 0x01	; 1
     ad8:	fc 01       	movw	r30, r24
     ada:	20 83       	st	Z, r18
     adc:	80 91 e1 40 	lds	r24, 0x40E1	; 0x8040e1 <_ZZ11__vector_12E20holdConversionResult>
     ae0:	90 91 e2 40 	lds	r25, 0x40E2	; 0x8040e2 <_ZZ11__vector_12E20holdConversionResult+0x1>
     ae4:	89 8b       	std	Y+17, r24	; 0x11
     ae6:	9a 8b       	std	Y+18, r25	; 0x12
     ae8:	80 91 d3 40 	lds	r24, 0x40D3	; 0x8040d3 <_ZZ11__vector_12E24indexConversionInProcess>
     aec:	08 2e       	mov	r0, r24
     aee:	00 0c       	add	r0, r0
     af0:	99 0b       	sbc	r25, r25
     af2:	88 0f       	add	r24, r24
     af4:	99 1f       	adc	r25, r25
     af6:	85 55       	subi	r24, 0x55	; 85
     af8:	9f 4b       	sbci	r25, 0xBF	; 191
     afa:	29 89       	ldd	r18, Y+17	; 0x11
     afc:	3a 89       	ldd	r19, Y+18	; 0x12
     afe:	fc 01       	movw	r30, r24
     b00:	20 83       	st	Z, r18
     b02:	31 83       	std	Z+1, r19	; 0x01
     b04:	0e c0       	rjmp	.+28     	; 0xb22 <__LOCK_REGION_LENGTH__+0x722>
     b06:	80 91 d3 40 	lds	r24, 0x40D3	; 0x8040d3 <_ZZ11__vector_12E24indexConversionInProcess>
     b0a:	08 2e       	mov	r0, r24
     b0c:	00 0c       	add	r0, r0
     b0e:	99 0b       	sbc	r25, r25
     b10:	88 0f       	add	r24, r24
     b12:	99 1f       	adc	r25, r25
     b14:	85 55       	subi	r24, 0x55	; 85
     b16:	9f 4b       	sbci	r25, 0xBF	; 191
     b18:	fc 01       	movw	r30, r24
     b1a:	80 81       	ld	r24, Z
     b1c:	91 81       	ldd	r25, Z+1	; 0x01
     b1e:	8f 87       	std	Y+15, r24	; 0x0f
     b20:	98 8b       	std	Y+16, r25	; 0x10
     b22:	10 92 d2 40 	sts	0x40D2, r1	; 0x8040d2 <_ZZ11__vector_12E19conversionInProcess>
     b26:	80 e0       	ldi	r24, 0x00	; 0
     b28:	9b e0       	ldi	r25, 0x0B	; 11
     b2a:	23 e0       	ldi	r18, 0x03	; 3
     b2c:	fc 01       	movw	r30, r24
     b2e:	26 83       	std	Z+6, r18	; 0x06
     b30:	00 00       	nop
     b32:	62 96       	adiw	r28, 0x12	; 18
     b34:	cd bf       	out	0x3d, r28	; 61
     b36:	de bf       	out	0x3e, r29	; 62
     b38:	df 91       	pop	r29
     b3a:	cf 91       	pop	r28
     b3c:	ff 91       	pop	r31
     b3e:	ef 91       	pop	r30
     b40:	bf 91       	pop	r27
     b42:	af 91       	pop	r26
     b44:	9f 91       	pop	r25
     b46:	8f 91       	pop	r24
     b48:	7f 91       	pop	r23
     b4a:	6f 91       	pop	r22
     b4c:	5f 91       	pop	r21
     b4e:	4f 91       	pop	r20
     b50:	3f 91       	pop	r19
     b52:	2f 91       	pop	r18
     b54:	0f 90       	pop	r0
     b56:	0b be       	out	0x3b, r0	; 59
     b58:	0f 90       	pop	r0
     b5a:	0f be       	out	0x3f, r0	; 63
     b5c:	0f 90       	pop	r0
     b5e:	1f 90       	pop	r1
     b60:	18 95       	reti

00000b62 <__vector_6>:
     b62:	1f 92       	push	r1
     b64:	0f 92       	push	r0
     b66:	0f b6       	in	r0, 0x3f	; 63
     b68:	0f 92       	push	r0
     b6a:	11 24       	eor	r1, r1
     b6c:	0b b6       	in	r0, 0x3b	; 59
     b6e:	0f 92       	push	r0
     b70:	2f 93       	push	r18
     b72:	8f 93       	push	r24
     b74:	9f 93       	push	r25
     b76:	ef 93       	push	r30
     b78:	ff 93       	push	r31
     b7a:	cf 93       	push	r28
     b7c:	df 93       	push	r29
     b7e:	1f 92       	push	r1
     b80:	cd b7       	in	r28, 0x3d	; 61
     b82:	de b7       	in	r29, 0x3e	; 62
     b84:	80 e0       	ldi	r24, 0x00	; 0
     b86:	90 e0       	ldi	r25, 0x00	; 0
     b88:	fc 01       	movw	r30, r24
     b8a:	83 81       	ldd	r24, Z+3	; 0x03
     b8c:	89 83       	std	Y+1, r24	; 0x01
     b8e:	80 e0       	ldi	r24, 0x00	; 0
     b90:	90 e0       	ldi	r25, 0x00	; 0
     b92:	2f ef       	ldi	r18, 0xFF	; 255
     b94:	fc 01       	movw	r30, r24
     b96:	23 83       	std	Z+3, r18	; 0x03
     b98:	00 00       	nop
     b9a:	0f 90       	pop	r0
     b9c:	df 91       	pop	r29
     b9e:	cf 91       	pop	r28
     ba0:	ff 91       	pop	r31
     ba2:	ef 91       	pop	r30
     ba4:	9f 91       	pop	r25
     ba6:	8f 91       	pop	r24
     ba8:	2f 91       	pop	r18
     baa:	0f 90       	pop	r0
     bac:	0b be       	out	0x3b, r0	; 59
     bae:	0f 90       	pop	r0
     bb0:	0f be       	out	0x3f, r0	; 63
     bb2:	0f 90       	pop	r0
     bb4:	1f 90       	pop	r1
     bb6:	18 95       	reti

00000bb8 <__vector_34>:
     bb8:	1f 92       	push	r1
     bba:	0f 92       	push	r0
     bbc:	0f b6       	in	r0, 0x3f	; 63
     bbe:	0f 92       	push	r0
     bc0:	11 24       	eor	r1, r1
     bc2:	0b b6       	in	r0, 0x3b	; 59
     bc4:	0f 92       	push	r0
     bc6:	2f 93       	push	r18
     bc8:	8f 93       	push	r24
     bca:	9f 93       	push	r25
     bcc:	af 93       	push	r26
     bce:	bf 93       	push	r27
     bd0:	ef 93       	push	r30
     bd2:	ff 93       	push	r31
     bd4:	cf 93       	push	r28
     bd6:	df 93       	push	r29
     bd8:	00 d0       	rcall	.+0      	; 0xbda <__vector_34+0x22>
     bda:	1f 92       	push	r1
     bdc:	cd b7       	in	r28, 0x3d	; 61
     bde:	de b7       	in	r29, 0x3e	; 62
     be0:	84 e1       	ldi	r24, 0x14	; 20
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	fc 01       	movw	r30, r24
     be6:	83 81       	ldd	r24, Z+3	; 0x03
     be8:	89 83       	std	Y+1, r24	; 0x01
     bea:	89 81       	ldd	r24, Y+1	; 0x01
     bec:	88 2f       	mov	r24, r24
     bee:	90 e0       	ldi	r25, 0x00	; 0
     bf0:	88 71       	andi	r24, 0x18	; 24
     bf2:	99 27       	eor	r25, r25
     bf4:	89 2b       	or	r24, r25
     bf6:	09 f4       	brne	.+2      	; 0xbfa <__vector_34+0x42>
     bf8:	53 c0       	rjmp	.+166    	; 0xca0 <__vector_34+0xe8>
     bfa:	80 ea       	ldi	r24, 0xA0	; 160
     bfc:	94 e0       	ldi	r25, 0x04	; 4
     bfe:	fc 01       	movw	r30, r24
     c00:	80 85       	ldd	r24, Z+8	; 0x08
     c02:	88 2f       	mov	r24, r24
     c04:	90 e0       	ldi	r25, 0x00	; 0
     c06:	95 95       	asr	r25
     c08:	87 95       	ror	r24
     c0a:	95 95       	asr	r25
     c0c:	87 95       	ror	r24
     c0e:	95 95       	asr	r25
     c10:	87 95       	ror	r24
     c12:	83 70       	andi	r24, 0x03	; 3
     c14:	8a 83       	std	Y+2, r24	; 0x02
     c16:	80 91 e3 40 	lds	r24, 0x40E3	; 0x8040e3 <prev_state>
     c1a:	88 2f       	mov	r24, r24
     c1c:	90 e0       	ldi	r25, 0x00	; 0
     c1e:	88 0f       	add	r24, r24
     c20:	99 1f       	adc	r25, r25
     c22:	88 0f       	add	r24, r24
     c24:	99 1f       	adc	r25, r25
     c26:	98 2f       	mov	r25, r24
     c28:	8a 81       	ldd	r24, Y+2	; 0x02
     c2a:	89 2b       	or	r24, r25
     c2c:	8b 83       	std	Y+3, r24	; 0x03
     c2e:	8b 81       	ldd	r24, Y+3	; 0x03
     c30:	88 2f       	mov	r24, r24
     c32:	90 e0       	ldi	r25, 0x00	; 0
     c34:	09 2e       	mov	r0, r25
     c36:	00 0c       	add	r0, r0
     c38:	aa 0b       	sbc	r26, r26
     c3a:	bb 0b       	sbc	r27, r27
     c3c:	01 97       	sbiw	r24, 0x01	; 1
     c3e:	a1 09       	sbc	r26, r1
     c40:	b1 09       	sbc	r27, r1
     c42:	8e 30       	cpi	r24, 0x0E	; 14
     c44:	91 05       	cpc	r25, r1
     c46:	a1 05       	cpc	r26, r1
     c48:	b1 05       	cpc	r27, r1
     c4a:	38 f5       	brcc	.+78     	; 0xc9a <__vector_34+0xe2>
     c4c:	85 5d       	subi	r24, 0xD5	; 213
     c4e:	99 4f       	sbci	r25, 0xF9	; 249
     c50:	fc 01       	movw	r30, r24
     c52:	0c 94 18 2c 	jmp	0x5830	; 0x5830 <__tablejump2__>
     c56:	39 06       	cpc	r3, r25
     c58:	43 06       	cpc	r4, r19
     c5a:	4d 06       	cpc	r4, r29
     c5c:	43 06       	cpc	r4, r19
     c5e:	4d 06       	cpc	r4, r29
     c60:	4d 06       	cpc	r4, r29
     c62:	39 06       	cpc	r3, r25
     c64:	39 06       	cpc	r3, r25
     c66:	4d 06       	cpc	r4, r29
     c68:	4d 06       	cpc	r4, r29
     c6a:	43 06       	cpc	r4, r19
     c6c:	4d 06       	cpc	r4, r29
     c6e:	43 06       	cpc	r4, r19
     c70:	39 06       	cpc	r3, r25
     c72:	80 91 a4 40 	lds	r24, 0x40A4	; 0x8040a4 <_ZL14g_rotary_edges>
     c76:	90 91 a5 40 	lds	r25, 0x40A5	; 0x8040a5 <_ZL14g_rotary_edges+0x1>
     c7a:	01 96       	adiw	r24, 0x01	; 1
     c7c:	80 93 a4 40 	sts	0x40A4, r24	; 0x8040a4 <_ZL14g_rotary_edges>
     c80:	90 93 a5 40 	sts	0x40A5, r25	; 0x8040a5 <_ZL14g_rotary_edges+0x1>
     c84:	0a c0       	rjmp	.+20     	; 0xc9a <__vector_34+0xe2>
     c86:	80 91 a4 40 	lds	r24, 0x40A4	; 0x8040a4 <_ZL14g_rotary_edges>
     c8a:	90 91 a5 40 	lds	r25, 0x40A5	; 0x8040a5 <_ZL14g_rotary_edges+0x1>
     c8e:	01 97       	sbiw	r24, 0x01	; 1
     c90:	80 93 a4 40 	sts	0x40A4, r24	; 0x8040a4 <_ZL14g_rotary_edges>
     c94:	90 93 a5 40 	sts	0x40A5, r25	; 0x8040a5 <_ZL14g_rotary_edges+0x1>
     c98:	00 00       	nop
     c9a:	8a 81       	ldd	r24, Y+2	; 0x02
     c9c:	80 93 e3 40 	sts	0x40E3, r24	; 0x8040e3 <prev_state>
     ca0:	80 ea       	ldi	r24, 0xA0	; 160
     ca2:	94 e0       	ldi	r25, 0x04	; 4
     ca4:	28 e1       	ldi	r18, 0x18	; 24
     ca6:	fc 01       	movw	r30, r24
     ca8:	21 87       	std	Z+9, r18	; 0x09
     caa:	00 00       	nop
     cac:	23 96       	adiw	r28, 0x03	; 3
     cae:	cd bf       	out	0x3d, r28	; 61
     cb0:	de bf       	out	0x3e, r29	; 62
     cb2:	df 91       	pop	r29
     cb4:	cf 91       	pop	r28
     cb6:	ff 91       	pop	r31
     cb8:	ef 91       	pop	r30
     cba:	bf 91       	pop	r27
     cbc:	af 91       	pop	r26
     cbe:	9f 91       	pop	r25
     cc0:	8f 91       	pop	r24
     cc2:	2f 91       	pop	r18
     cc4:	0f 90       	pop	r0
     cc6:	0b be       	out	0x3b, r0	; 59
     cc8:	0f 90       	pop	r0
     cca:	0f be       	out	0x3f, r0	; 63
     ccc:	0f 90       	pop	r0
     cce:	1f 90       	pop	r1
     cd0:	18 95       	reti

00000cd2 <_Z11powerDown5Vv>:
     cd2:	cf 93       	push	r28
     cd4:	df 93       	push	r29
     cd6:	cd b7       	in	r28, 0x3d	; 61
     cd8:	de b7       	in	r29, 0x3e	; 62
     cda:	60 e0       	ldi	r22, 0x00	; 0
     cdc:	83 e0       	ldi	r24, 0x03	; 3
     cde:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     ce2:	00 00       	nop
     ce4:	df 91       	pop	r29
     ce6:	cf 91       	pop	r28
     ce8:	08 95       	ret

00000cea <_Z9powerUp5Vv>:
     cea:	cf 93       	push	r28
     cec:	df 93       	push	r29
     cee:	cd b7       	in	r28, 0x3d	; 61
     cf0:	de b7       	in	r29, 0x3e	; 62
     cf2:	61 e0       	ldi	r22, 0x01	; 1
     cf4:	83 e0       	ldi	r24, 0x03	; 3
     cf6:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <PORTA_set_pin_level>
     cfa:	00 00       	nop
     cfc:	df 91       	pop	r29
     cfe:	cf 91       	pop	r28
     d00:	08 95       	ret

00000d02 <main>:
     d02:	cf 93       	push	r28
     d04:	df 93       	push	r29
     d06:	cd b7       	in	r28, 0x3d	; 61
     d08:	de b7       	in	r29, 0x3e	; 62
     d0a:	29 97       	sbiw	r28, 0x09	; 9
     d0c:	cd bf       	out	0x3d, r28	; 61
     d0e:	de bf       	out	0x3e, r29	; 62
     d10:	0e 94 df 00 	call	0x1be	; 0x1be <atmel_start_init>
     d14:	64 e4       	ldi	r22, 0x44	; 68
     d16:	7b e7       	ldi	r23, 0x7B	; 123
     d18:	86 e3       	ldi	r24, 0x36	; 54
     d1a:	90 e0       	ldi	r25, 0x00	; 0
     d1c:	0e 94 5c 2a 	call	0x54b8	; 0x54b8 <_Z13init_receiverm>
     d20:	80 91 21 40 	lds	r24, 0x4021	; 0x804021 <g_clock_calibration>
     d24:	90 91 22 40 	lds	r25, 0x4022	; 0x804022 <g_clock_calibration+0x1>
     d28:	0e 94 d3 1c 	call	0x39a6	; 0x39a6 <_Z19RTC_set_calibrationj>
     d2c:	60 e8       	ldi	r22, 0x80	; 128
     d2e:	73 e4       	ldi	r23, 0x43	; 67
     d30:	8d e6       	ldi	r24, 0x6D	; 109
     d32:	98 e3       	ldi	r25, 0x38	; 56
     d34:	0e 94 a4 00 	call	0x148	; 0x148 <set_system_time>
     d38:	80 e0       	ldi	r24, 0x00	; 0
     d3a:	90 e0       	ldi	r25, 0x00	; 0
     d3c:	0e 94 b0 00 	call	0x160	; 0x160 <time>
     d40:	dc 01       	movw	r26, r24
     d42:	cb 01       	movw	r24, r22
     d44:	89 83       	std	Y+1, r24	; 0x01
     d46:	9a 83       	std	Y+2, r25	; 0x02
     d48:	ab 83       	std	Y+3, r26	; 0x03
     d4a:	bc 83       	std	Y+4, r27	; 0x04
     d4c:	60 ed       	ldi	r22, 0xD0	; 208
     d4e:	77 e0       	ldi	r23, 0x07	; 7
     d50:	80 e0       	ldi	r24, 0x00	; 0
     d52:	90 e0       	ldi	r25, 0x00	; 0
     d54:	0e 94 c7 28 	call	0x518e	; 0x518e <util_delay_ms>
     d58:	88 23       	and	r24, r24
     d5a:	89 f0       	breq	.+34     	; 0xd7e <main+0x7c>
     d5c:	80 e0       	ldi	r24, 0x00	; 0
     d5e:	90 e0       	ldi	r25, 0x00	; 0
     d60:	0e 94 b0 00 	call	0x160	; 0x160 <time>
     d64:	9b 01       	movw	r18, r22
     d66:	ac 01       	movw	r20, r24
     d68:	89 81       	ldd	r24, Y+1	; 0x01
     d6a:	9a 81       	ldd	r25, Y+2	; 0x02
     d6c:	ab 81       	ldd	r26, Y+3	; 0x03
     d6e:	bc 81       	ldd	r27, Y+4	; 0x04
     d70:	82 17       	cp	r24, r18
     d72:	93 07       	cpc	r25, r19
     d74:	a4 07       	cpc	r26, r20
     d76:	b5 07       	cpc	r27, r21
     d78:	11 f4       	brne	.+4      	; 0xd7e <main+0x7c>
     d7a:	81 e0       	ldi	r24, 0x01	; 1
     d7c:	01 c0       	rjmp	.+2      	; 0xd80 <main+0x7e>
     d7e:	80 e0       	ldi	r24, 0x00	; 0
     d80:	88 23       	and	r24, r24
     d82:	09 f0       	breq	.+2      	; 0xd86 <main+0x84>
     d84:	e3 cf       	rjmp	.-58     	; 0xd4c <main+0x4a>
     d86:	80 e0       	ldi	r24, 0x00	; 0
     d88:	90 e0       	ldi	r25, 0x00	; 0
     d8a:	0e 94 b0 00 	call	0x160	; 0x160 <time>
     d8e:	9b 01       	movw	r18, r22
     d90:	ac 01       	movw	r20, r24
     d92:	61 e0       	ldi	r22, 0x01	; 1
     d94:	89 81       	ldd	r24, Y+1	; 0x01
     d96:	9a 81       	ldd	r25, Y+2	; 0x02
     d98:	ab 81       	ldd	r26, Y+3	; 0x03
     d9a:	bc 81       	ldd	r27, Y+4	; 0x04
     d9c:	82 17       	cp	r24, r18
     d9e:	93 07       	cpc	r25, r19
     da0:	a4 07       	cpc	r26, r20
     da2:	b5 07       	cpc	r27, r21
     da4:	09 f0       	breq	.+2      	; 0xda8 <main+0xa6>
     da6:	60 e0       	ldi	r22, 0x00	; 0
     da8:	66 23       	and	r22, r22
     daa:	91 f0       	breq	.+36     	; 0xdd0 <main+0xce>
     dac:	80 91 a0 40 	lds	r24, 0x40A0	; 0x8040a0 <_ZL16g_hardware_error>
     db0:	90 91 a1 40 	lds	r25, 0x40A1	; 0x8040a1 <_ZL16g_hardware_error+0x1>
     db4:	81 60       	ori	r24, 0x01	; 1
     db6:	80 93 a0 40 	sts	0x40A0, r24	; 0x8040a0 <_ZL16g_hardware_error>
     dba:	90 93 a1 40 	sts	0x40A1, r25	; 0x8040a1 <_ZL16g_hardware_error+0x1>
     dbe:	0e 94 2f 1c 	call	0x385e	; 0x385e <_Z15RTC_init_backupv>
     dc2:	41 e0       	ldi	r20, 0x01	; 1
     dc4:	69 e0       	ldi	r22, 0x09	; 9
     dc6:	70 e0       	ldi	r23, 0x00	; 0
     dc8:	86 ec       	ldi	r24, 0xC6	; 198
     dca:	90 e4       	ldi	r25, 0x40	; 64
     dcc:	0e 94 05 19 	call	0x320a	; 0x320a <_ZN4leds5blinkE7Blink_tb>
     dd0:	80 91 b7 40 	lds	r24, 0x40B7	; 0x8040b7 <g_handle_counted_leftsense_presses>
     dd4:	90 91 b8 40 	lds	r25, 0x40B8	; 0x8040b8 <g_handle_counted_leftsense_presses+0x1>
     dd8:	21 e0       	ldi	r18, 0x01	; 1
     dda:	89 2b       	or	r24, r25
     ddc:	09 f4       	brne	.+2      	; 0xde0 <main+0xde>
     dde:	20 e0       	ldi	r18, 0x00	; 0
     de0:	22 23       	and	r18, r18
     de2:	31 f1       	breq	.+76     	; 0xe30 <main+0x12e>
     de4:	80 91 b7 40 	lds	r24, 0x40B7	; 0x8040b7 <g_handle_counted_leftsense_presses>
     de8:	90 91 b8 40 	lds	r25, 0x40B8	; 0x8040b8 <g_handle_counted_leftsense_presses+0x1>
     dec:	21 e0       	ldi	r18, 0x01	; 1
     dee:	01 97       	sbiw	r24, 0x01	; 1
     df0:	09 f0       	breq	.+2      	; 0xdf4 <main+0xf2>
     df2:	20 e0       	ldi	r18, 0x00	; 0
     df4:	22 23       	and	r18, r18
     df6:	41 f0       	breq	.+16     	; 0xe08 <main+0x106>
     df8:	41 e0       	ldi	r20, 0x01	; 1
     dfa:	64 e0       	ldi	r22, 0x04	; 4
     dfc:	70 e0       	ldi	r23, 0x00	; 0
     dfe:	86 ec       	ldi	r24, 0xC6	; 198
     e00:	90 e4       	ldi	r25, 0x40	; 64
     e02:	0e 94 05 19 	call	0x320a	; 0x320a <_ZN4leds5blinkE7Blink_tb>
     e06:	10 c0       	rjmp	.+32     	; 0xe28 <main+0x126>
     e08:	80 91 b7 40 	lds	r24, 0x40B7	; 0x8040b7 <g_handle_counted_leftsense_presses>
     e0c:	90 91 b8 40 	lds	r25, 0x40B8	; 0x8040b8 <g_handle_counted_leftsense_presses+0x1>
     e10:	21 e0       	ldi	r18, 0x01	; 1
     e12:	02 97       	sbiw	r24, 0x02	; 2
     e14:	09 f0       	breq	.+2      	; 0xe18 <main+0x116>
     e16:	20 e0       	ldi	r18, 0x00	; 0
     e18:	22 23       	and	r18, r18
     e1a:	31 f0       	breq	.+12     	; 0xe28 <main+0x126>
     e1c:	61 e0       	ldi	r22, 0x01	; 1
     e1e:	70 e0       	ldi	r23, 0x00	; 0
     e20:	86 ec       	ldi	r24, 0xC6	; 198
     e22:	90 e4       	ldi	r25, 0x40	; 64
     e24:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
     e28:	10 92 b7 40 	sts	0x40B7, r1	; 0x8040b7 <g_handle_counted_leftsense_presses>
     e2c:	10 92 b8 40 	sts	0x40B8, r1	; 0x8040b8 <g_handle_counted_leftsense_presses+0x1>
     e30:	80 91 b1 40 	lds	r24, 0x40B1	; 0x8040b1 <g_leftsense_closed_time>
     e34:	90 91 b2 40 	lds	r25, 0x40B2	; 0x8040b2 <g_leftsense_closed_time+0x1>
     e38:	21 e0       	ldi	r18, 0x01	; 1
     e3a:	88 3e       	cpi	r24, 0xE8	; 232
     e3c:	93 40       	sbci	r25, 0x03	; 3
     e3e:	08 f4       	brcc	.+2      	; 0xe42 <main+0x140>
     e40:	20 e0       	ldi	r18, 0x00	; 0
     e42:	22 23       	and	r18, r18
     e44:	61 f0       	breq	.+24     	; 0xe5e <main+0x15c>
     e46:	68 e0       	ldi	r22, 0x08	; 8
     e48:	70 e0       	ldi	r23, 0x00	; 0
     e4a:	86 ec       	ldi	r24, 0xC6	; 198
     e4c:	90 e4       	ldi	r25, 0x40	; 64
     e4e:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
     e52:	67 e0       	ldi	r22, 0x07	; 7
     e54:	70 e0       	ldi	r23, 0x00	; 0
     e56:	86 ec       	ldi	r24, 0xC6	; 198
     e58:	90 e4       	ldi	r25, 0x40	; 64
     e5a:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
     e5e:	80 91 c3 40 	lds	r24, 0x40C3	; 0x8040c3 <g_long_leftsense_press>
     e62:	88 23       	and	r24, r24
     e64:	41 f0       	breq	.+16     	; 0xe76 <main+0x174>
     e66:	10 92 c3 40 	sts	0x40C3, r1	; 0x8040c3 <g_long_leftsense_press>
     e6a:	6c e0       	ldi	r22, 0x0C	; 12
     e6c:	70 e0       	ldi	r23, 0x00	; 0
     e6e:	86 ec       	ldi	r24, 0xC6	; 198
     e70:	90 e4       	ldi	r25, 0x40	; 64
     e72:	0e 94 b9 18 	call	0x3172	; 0x3172 <_ZN4leds4initE7Blink_t>
     e76:	80 91 b9 40 	lds	r24, 0x40B9	; 0x8040b9 <g_handle_counted_rightsense_presses>
     e7a:	90 91 ba 40 	lds	r25, 0x40BA	; 0x8040ba <g_handle_counted_rightsense_presses+0x1>
     e7e:	21 e0       	ldi	r18, 0x01	; 1
     e80:	89 2b       	or	r24, r25
     e82:	09 f4       	brne	.+2      	; 0xe86 <main+0x184>
     e84:	20 e0       	ldi	r18, 0x00	; 0
     e86:	22 23       	and	r18, r18
     e88:	31 f1       	breq	.+76     	; 0xed6 <main+0x1d4>
     e8a:	80 91 b9 40 	lds	r24, 0x40B9	; 0x8040b9 <g_handle_counted_rightsense_presses>
     e8e:	90 91 ba 40 	lds	r25, 0x40BA	; 0x8040ba <g_handle_counted_rightsense_presses+0x1>
     e92:	21 e0       	ldi	r18, 0x01	; 1
     e94:	01 97       	sbiw	r24, 0x01	; 1
     e96:	09 f0       	breq	.+2      	; 0xe9a <main+0x198>
     e98:	20 e0       	ldi	r18, 0x00	; 0
     e9a:	22 23       	and	r18, r18
     e9c:	41 f0       	breq	.+16     	; 0xeae <main+0x1ac>
     e9e:	41 e0       	ldi	r20, 0x01	; 1
     ea0:	66 e0       	ldi	r22, 0x06	; 6
     ea2:	70 e0       	ldi	r23, 0x00	; 0
     ea4:	86 ec       	ldi	r24, 0xC6	; 198
     ea6:	90 e4       	ldi	r25, 0x40	; 64
     ea8:	0e 94 05 19 	call	0x320a	; 0x320a <_ZN4leds5blinkE7Blink_tb>
     eac:	10 c0       	rjmp	.+32     	; 0xece <main+0x1cc>
     eae:	80 91 b9 40 	lds	r24, 0x40B9	; 0x8040b9 <g_handle_counted_rightsense_presses>
     eb2:	90 91 ba 40 	lds	r25, 0x40BA	; 0x8040ba <g_handle_counted_rightsense_presses+0x1>
     eb6:	21 e0       	ldi	r18, 0x01	; 1
     eb8:	02 97       	sbiw	r24, 0x02	; 2
     eba:	09 f0       	breq	.+2      	; 0xebe <main+0x1bc>
     ebc:	20 e0       	ldi	r18, 0x00	; 0
     ebe:	22 23       	and	r18, r18
     ec0:	31 f0       	breq	.+12     	; 0xece <main+0x1cc>
     ec2:	62 e0       	ldi	r22, 0x02	; 2
     ec4:	70 e0       	ldi	r23, 0x00	; 0
     ec6:	86 ec       	ldi	r24, 0xC6	; 198
     ec8:	90 e4       	ldi	r25, 0x40	; 64
     eca:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
     ece:	10 92 b9 40 	sts	0x40B9, r1	; 0x8040b9 <g_handle_counted_rightsense_presses>
     ed2:	10 92 ba 40 	sts	0x40BA, r1	; 0x8040ba <g_handle_counted_rightsense_presses+0x1>
     ed6:	80 91 b3 40 	lds	r24, 0x40B3	; 0x8040b3 <g_rightsense_closed_time>
     eda:	90 91 b4 40 	lds	r25, 0x40B4	; 0x8040b4 <g_rightsense_closed_time+0x1>
     ede:	21 e0       	ldi	r18, 0x01	; 1
     ee0:	88 3e       	cpi	r24, 0xE8	; 232
     ee2:	93 40       	sbci	r25, 0x03	; 3
     ee4:	08 f4       	brcc	.+2      	; 0xee8 <main+0x1e6>
     ee6:	20 e0       	ldi	r18, 0x00	; 0
     ee8:	22 23       	and	r18, r18
     eea:	61 f0       	breq	.+24     	; 0xf04 <main+0x202>
     eec:	68 e0       	ldi	r22, 0x08	; 8
     eee:	70 e0       	ldi	r23, 0x00	; 0
     ef0:	86 ec       	ldi	r24, 0xC6	; 198
     ef2:	90 e4       	ldi	r25, 0x40	; 64
     ef4:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
     ef8:	67 e0       	ldi	r22, 0x07	; 7
     efa:	70 e0       	ldi	r23, 0x00	; 0
     efc:	86 ec       	ldi	r24, 0xC6	; 198
     efe:	90 e4       	ldi	r25, 0x40	; 64
     f00:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
     f04:	80 91 c4 40 	lds	r24, 0x40C4	; 0x8040c4 <g_long_rightsense_press>
     f08:	88 23       	and	r24, r24
     f0a:	41 f0       	breq	.+16     	; 0xf1c <main+0x21a>
     f0c:	10 92 c4 40 	sts	0x40C4, r1	; 0x8040c4 <g_long_rightsense_press>
     f10:	6b e0       	ldi	r22, 0x0B	; 11
     f12:	70 e0       	ldi	r23, 0x00	; 0
     f14:	86 ec       	ldi	r24, 0xC6	; 198
     f16:	90 e4       	ldi	r25, 0x40	; 64
     f18:	0e 94 b9 18 	call	0x3172	; 0x3172 <_ZN4leds4initE7Blink_t>
     f1c:	80 91 bb 40 	lds	r24, 0x40BB	; 0x8040bb <g_handle_counted_encoder_presses>
     f20:	90 91 bc 40 	lds	r25, 0x40BC	; 0x8040bc <g_handle_counted_encoder_presses+0x1>
     f24:	21 e0       	ldi	r18, 0x01	; 1
     f26:	89 2b       	or	r24, r25
     f28:	09 f4       	brne	.+2      	; 0xf2c <main+0x22a>
     f2a:	20 e0       	ldi	r18, 0x00	; 0
     f2c:	22 23       	and	r18, r18
     f2e:	29 f1       	breq	.+74     	; 0xf7a <main+0x278>
     f30:	80 91 bb 40 	lds	r24, 0x40BB	; 0x8040bb <g_handle_counted_encoder_presses>
     f34:	90 91 bc 40 	lds	r25, 0x40BC	; 0x8040bc <g_handle_counted_encoder_presses+0x1>
     f38:	21 e0       	ldi	r18, 0x01	; 1
     f3a:	01 97       	sbiw	r24, 0x01	; 1
     f3c:	09 f0       	breq	.+2      	; 0xf40 <main+0x23e>
     f3e:	20 e0       	ldi	r18, 0x00	; 0
     f40:	22 23       	and	r18, r18
     f42:	39 f0       	breq	.+14     	; 0xf52 <main+0x250>
     f44:	69 e0       	ldi	r22, 0x09	; 9
     f46:	70 e0       	ldi	r23, 0x00	; 0
     f48:	86 ec       	ldi	r24, 0xC6	; 198
     f4a:	90 e4       	ldi	r25, 0x40	; 64
     f4c:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
     f50:	10 c0       	rjmp	.+32     	; 0xf72 <main+0x270>
     f52:	80 91 bb 40 	lds	r24, 0x40BB	; 0x8040bb <g_handle_counted_encoder_presses>
     f56:	90 91 bc 40 	lds	r25, 0x40BC	; 0x8040bc <g_handle_counted_encoder_presses+0x1>
     f5a:	21 e0       	ldi	r18, 0x01	; 1
     f5c:	02 97       	sbiw	r24, 0x02	; 2
     f5e:	09 f0       	breq	.+2      	; 0xf62 <main+0x260>
     f60:	20 e0       	ldi	r18, 0x00	; 0
     f62:	22 23       	and	r18, r18
     f64:	31 f0       	breq	.+12     	; 0xf72 <main+0x270>
     f66:	6a e0       	ldi	r22, 0x0A	; 10
     f68:	70 e0       	ldi	r23, 0x00	; 0
     f6a:	86 ec       	ldi	r24, 0xC6	; 198
     f6c:	90 e4       	ldi	r25, 0x40	; 64
     f6e:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
     f72:	10 92 bb 40 	sts	0x40BB, r1	; 0x8040bb <g_handle_counted_encoder_presses>
     f76:	10 92 bc 40 	sts	0x40BC, r1	; 0x8040bc <g_handle_counted_encoder_presses+0x1>
     f7a:	80 91 b5 40 	lds	r24, 0x40B5	; 0x8040b5 <g_encoder_closed_time>
     f7e:	90 91 b6 40 	lds	r25, 0x40B6	; 0x8040b6 <g_encoder_closed_time+0x1>
     f82:	21 e0       	ldi	r18, 0x01	; 1
     f84:	88 3e       	cpi	r24, 0xE8	; 232
     f86:	93 40       	sbci	r25, 0x03	; 3
     f88:	08 f4       	brcc	.+2      	; 0xf8c <main+0x28a>
     f8a:	20 e0       	ldi	r18, 0x00	; 0
     f8c:	22 23       	and	r18, r18
     f8e:	61 f0       	breq	.+24     	; 0xfa8 <main+0x2a6>
     f90:	68 e0       	ldi	r22, 0x08	; 8
     f92:	70 e0       	ldi	r23, 0x00	; 0
     f94:	86 ec       	ldi	r24, 0xC6	; 198
     f96:	90 e4       	ldi	r25, 0x40	; 64
     f98:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
     f9c:	67 e0       	ldi	r22, 0x07	; 7
     f9e:	70 e0       	ldi	r23, 0x00	; 0
     fa0:	86 ec       	ldi	r24, 0xC6	; 198
     fa2:	90 e4       	ldi	r25, 0x40	; 64
     fa4:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
     fa8:	80 91 c5 40 	lds	r24, 0x40C5	; 0x8040c5 <g_long_encoder_press>
     fac:	88 23       	and	r24, r24
     fae:	71 f0       	breq	.+28     	; 0xfcc <main+0x2ca>
     fb0:	10 92 c5 40 	sts	0x40C5, r1	; 0x8040c5 <g_long_encoder_press>
     fb4:	68 e0       	ldi	r22, 0x08	; 8
     fb6:	70 e0       	ldi	r23, 0x00	; 0
     fb8:	86 ec       	ldi	r24, 0xC6	; 198
     fba:	90 e4       	ldi	r25, 0x40	; 64
     fbc:	0e 94 b9 18 	call	0x3172	; 0x3172 <_ZN4leds4initE7Blink_t>
     fc0:	67 e0       	ldi	r22, 0x07	; 7
     fc2:	70 e0       	ldi	r23, 0x00	; 0
     fc4:	86 ec       	ldi	r24, 0xC6	; 198
     fc6:	90 e4       	ldi	r25, 0x40	; 64
     fc8:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
     fcc:	80 91 9c 40 	lds	r24, 0x409C	; 0x80409c <_ZL17g_last_error_code>
     fd0:	90 91 9d 40 	lds	r25, 0x409D	; 0x80409d <_ZL17g_last_error_code+0x1>
     fd4:	21 e0       	ldi	r18, 0x01	; 1
     fd6:	89 2b       	or	r24, r25
     fd8:	09 f4       	brne	.+2      	; 0xfdc <main+0x2da>
     fda:	20 e0       	ldi	r18, 0x00	; 0
     fdc:	22 23       	and	r18, r18
     fde:	09 f1       	breq	.+66     	; 0x1022 <main+0x320>
     fe0:	80 91 9c 40 	lds	r24, 0x409C	; 0x80409c <_ZL17g_last_error_code>
     fe4:	90 91 9d 40 	lds	r25, 0x409D	; 0x80409d <_ZL17g_last_error_code+0x1>
     fe8:	29 2f       	mov	r18, r25
     fea:	2f 93       	push	r18
     fec:	8f 93       	push	r24
     fee:	8f e2       	ldi	r24, 0x2F	; 47
     ff0:	90 e4       	ldi	r25, 0x40	; 64
     ff2:	89 2f       	mov	r24, r25
     ff4:	8f 93       	push	r24
     ff6:	8f e2       	ldi	r24, 0x2F	; 47
     ff8:	90 e4       	ldi	r25, 0x40	; 64
     ffa:	8f 93       	push	r24
     ffc:	88 e3       	ldi	r24, 0x38	; 56
     ffe:	90 e4       	ldi	r25, 0x40	; 64
    1000:	89 2f       	mov	r24, r25
    1002:	8f 93       	push	r24
    1004:	88 e3       	ldi	r24, 0x38	; 56
    1006:	90 e4       	ldi	r25, 0x40	; 64
    1008:	8f 93       	push	r24
    100a:	0e 94 60 2d 	call	0x5ac0	; 0x5ac0 <sprintf>
    100e:	0f 90       	pop	r0
    1010:	0f 90       	pop	r0
    1012:	0f 90       	pop	r0
    1014:	0f 90       	pop	r0
    1016:	0f 90       	pop	r0
    1018:	0f 90       	pop	r0
    101a:	10 92 9c 40 	sts	0x409C, r1	; 0x80409c <_ZL17g_last_error_code>
    101e:	10 92 9d 40 	sts	0x409D, r1	; 0x80409d <_ZL17g_last_error_code+0x1>
    1022:	80 91 9e 40 	lds	r24, 0x409E	; 0x80409e <_ZL18g_last_status_code>
    1026:	90 91 9f 40 	lds	r25, 0x409F	; 0x80409f <_ZL18g_last_status_code+0x1>
    102a:	21 e0       	ldi	r18, 0x01	; 1
    102c:	89 2b       	or	r24, r25
    102e:	09 f4       	brne	.+2      	; 0x1032 <main+0x330>
    1030:	20 e0       	ldi	r18, 0x00	; 0
    1032:	22 23       	and	r18, r18
    1034:	09 f1       	breq	.+66     	; 0x1078 <main+0x376>
    1036:	80 91 9e 40 	lds	r24, 0x409E	; 0x80409e <_ZL18g_last_status_code>
    103a:	90 91 9f 40 	lds	r25, 0x409F	; 0x80409f <_ZL18g_last_status_code+0x1>
    103e:	29 2f       	mov	r18, r25
    1040:	2f 93       	push	r18
    1042:	8f 93       	push	r24
    1044:	8f e2       	ldi	r24, 0x2F	; 47
    1046:	90 e4       	ldi	r25, 0x40	; 64
    1048:	89 2f       	mov	r24, r25
    104a:	8f 93       	push	r24
    104c:	8f e2       	ldi	r24, 0x2F	; 47
    104e:	90 e4       	ldi	r25, 0x40	; 64
    1050:	8f 93       	push	r24
    1052:	88 e3       	ldi	r24, 0x38	; 56
    1054:	90 e4       	ldi	r25, 0x40	; 64
    1056:	89 2f       	mov	r24, r25
    1058:	8f 93       	push	r24
    105a:	88 e3       	ldi	r24, 0x38	; 56
    105c:	90 e4       	ldi	r25, 0x40	; 64
    105e:	8f 93       	push	r24
    1060:	0e 94 60 2d 	call	0x5ac0	; 0x5ac0 <sprintf>
    1064:	0f 90       	pop	r0
    1066:	0f 90       	pop	r0
    1068:	0f 90       	pop	r0
    106a:	0f 90       	pop	r0
    106c:	0f 90       	pop	r0
    106e:	0f 90       	pop	r0
    1070:	10 92 9e 40 	sts	0x409E, r1	; 0x80409e <_ZL18g_last_status_code>
    1074:	10 92 9f 40 	sts	0x409F, r1	; 0x80409f <_ZL18g_last_status_code+0x1>
    1078:	80 91 a2 40 	lds	r24, 0x40A2	; 0x8040a2 <_ZL14g_rotary_count>
    107c:	90 91 a3 40 	lds	r25, 0x40A3	; 0x8040a3 <_ZL14g_rotary_count+0x1>
    1080:	21 e0       	ldi	r18, 0x01	; 1
    1082:	89 2b       	or	r24, r25
    1084:	09 f4       	brne	.+2      	; 0x1088 <main+0x386>
    1086:	20 e0       	ldi	r18, 0x00	; 0
    1088:	22 23       	and	r18, r18
    108a:	09 f4       	brne	.+2      	; 0x108e <main+0x38c>
    108c:	6b c0       	rjmp	.+214    	; 0x1164 <main+0x462>
    108e:	80 91 a2 40 	lds	r24, 0x40A2	; 0x8040a2 <_ZL14g_rotary_count>
    1092:	90 91 a3 40 	lds	r25, 0x40A3	; 0x8040a3 <_ZL14g_rotary_count+0x1>
    1096:	21 e0       	ldi	r18, 0x01	; 1
    1098:	18 16       	cp	r1, r24
    109a:	19 06       	cpc	r1, r25
    109c:	0c f0       	brlt	.+2      	; 0x10a0 <main+0x39e>
    109e:	20 e0       	ldi	r18, 0x00	; 0
    10a0:	22 23       	and	r18, r18
    10a2:	f9 f0       	breq	.+62     	; 0x10e2 <main+0x3e0>
    10a4:	63 e0       	ldi	r22, 0x03	; 3
    10a6:	70 e0       	ldi	r23, 0x00	; 0
    10a8:	86 ec       	ldi	r24, 0xC6	; 198
    10aa:	90 e4       	ldi	r25, 0x40	; 64
    10ac:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
    10b0:	68 e0       	ldi	r22, 0x08	; 8
    10b2:	70 e0       	ldi	r23, 0x00	; 0
    10b4:	86 ec       	ldi	r24, 0xC6	; 198
    10b6:	90 e4       	ldi	r25, 0x40	; 64
    10b8:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
    10bc:	80 91 a2 40 	lds	r24, 0x40A2	; 0x8040a2 <_ZL14g_rotary_count>
    10c0:	90 91 a3 40 	lds	r25, 0x40A3	; 0x8040a3 <_ZL14g_rotary_count+0x1>
    10c4:	01 97       	sbiw	r24, 0x01	; 1
    10c6:	80 93 a2 40 	sts	0x40A2, r24	; 0x8040a2 <_ZL14g_rotary_count>
    10ca:	90 93 a3 40 	sts	0x40A3, r25	; 0x8040a3 <_ZL14g_rotary_count+0x1>
    10ce:	80 91 18 40 	lds	r24, 0x4018	; 0x804018 <_ZZ4mainE3pwm>
    10d2:	8f 5f       	subi	r24, 0xFF	; 255
    10d4:	80 93 18 40 	sts	0x4018, r24	; 0x804018 <_ZZ4mainE3pwm>
    10d8:	81 e0       	ldi	r24, 0x01	; 1
    10da:	90 e0       	ldi	r25, 0x00	; 0
    10dc:	0e 94 fe 20 	call	0x41fc	; 0x41fc <si5351_set_quad_frequency>
    10e0:	1e c0       	rjmp	.+60     	; 0x111e <main+0x41c>
    10e2:	65 e0       	ldi	r22, 0x05	; 5
    10e4:	70 e0       	ldi	r23, 0x00	; 0
    10e6:	86 ec       	ldi	r24, 0xC6	; 198
    10e8:	90 e4       	ldi	r25, 0x40	; 64
    10ea:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
    10ee:	67 e0       	ldi	r22, 0x07	; 7
    10f0:	70 e0       	ldi	r23, 0x00	; 0
    10f2:	86 ec       	ldi	r24, 0xC6	; 198
    10f4:	90 e4       	ldi	r25, 0x40	; 64
    10f6:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
    10fa:	80 91 a2 40 	lds	r24, 0x40A2	; 0x8040a2 <_ZL14g_rotary_count>
    10fe:	90 91 a3 40 	lds	r25, 0x40A3	; 0x8040a3 <_ZL14g_rotary_count+0x1>
    1102:	01 96       	adiw	r24, 0x01	; 1
    1104:	80 93 a2 40 	sts	0x40A2, r24	; 0x8040a2 <_ZL14g_rotary_count>
    1108:	90 93 a3 40 	sts	0x40A3, r25	; 0x8040a3 <_ZL14g_rotary_count+0x1>
    110c:	80 91 18 40 	lds	r24, 0x4018	; 0x804018 <_ZZ4mainE3pwm>
    1110:	81 50       	subi	r24, 0x01	; 1
    1112:	80 93 18 40 	sts	0x4018, r24	; 0x804018 <_ZZ4mainE3pwm>
    1116:	8f ef       	ldi	r24, 0xFF	; 255
    1118:	9f ef       	ldi	r25, 0xFF	; 255
    111a:	0e 94 fe 20 	call	0x41fc	; 0x41fc <si5351_set_quad_frequency>
    111e:	80 91 18 40 	lds	r24, 0x4018	; 0x804018 <_ZZ4mainE3pwm>
    1122:	8d 83       	std	Y+5, r24	; 0x05
    1124:	1e 82       	std	Y+6, r1	; 0x06
    1126:	1f 82       	std	Y+7, r1	; 0x07
    1128:	84 e6       	ldi	r24, 0x64	; 100
    112a:	90 e0       	ldi	r25, 0x00	; 0
    112c:	88 87       	std	Y+8, r24	; 0x08
    112e:	99 87       	std	Y+9, r25	; 0x09
    1130:	8d 81       	ldd	r24, Y+5	; 0x05
    1132:	88 2f       	mov	r24, r24
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	28 85       	ldd	r18, Y+8	; 0x08
    1138:	39 85       	ldd	r19, Y+9	; 0x09
    113a:	28 17       	cp	r18, r24
    113c:	39 07       	cpc	r19, r25
    113e:	54 f0       	brlt	.+20     	; 0x1154 <main+0x452>
    1140:	8d 81       	ldd	r24, Y+5	; 0x05
    1142:	28 2f       	mov	r18, r24
    1144:	30 e0       	ldi	r19, 0x00	; 0
    1146:	8e 81       	ldd	r24, Y+6	; 0x06
    1148:	9f 81       	ldd	r25, Y+7	; 0x07
    114a:	82 17       	cp	r24, r18
    114c:	93 07       	cpc	r25, r19
    114e:	24 f4       	brge	.+8      	; 0x1158 <main+0x456>
    1150:	c9 01       	movw	r24, r18
    1152:	02 c0       	rjmp	.+4      	; 0x1158 <main+0x456>
    1154:	88 85       	ldd	r24, Y+8	; 0x08
    1156:	99 85       	ldd	r25, Y+9	; 0x09
    1158:	80 93 18 40 	sts	0x4018, r24	; 0x804018 <_ZZ4mainE3pwm>
    115c:	80 91 18 40 	lds	r24, 0x4018	; 0x804018 <_ZZ4mainE3pwm>
    1160:	0e 94 0d 28 	call	0x501a	; 0x501a <setPWM>
    1164:	80 91 a6 40 	lds	r24, 0x40A6	; 0x8040a6 <_ZL17g_go_to_sleep_now>
    1168:	88 23       	and	r24, r24
    116a:	09 f4       	brne	.+2      	; 0x116e <main+0x46c>
    116c:	31 ce       	rjmp	.-926    	; 0xdd0 <main+0xce>
    116e:	86 ec       	ldi	r24, 0xC6	; 198
    1170:	90 e4       	ldi	r25, 0x40	; 64
    1172:	0e 94 51 18 	call	0x30a2	; 0x30a2 <_ZN4leds10deactivateEv>
    1176:	0e 94 69 06 	call	0xcd2	; 0xcd2 <_Z11powerDown5Vv>
    117a:	0e 94 37 13 	call	0x266e	; 0x266e <system_sleep_settings>
    117e:	82 e0       	ldi	r24, 0x02	; 2
    1180:	90 e0       	ldi	r25, 0x00	; 0
    1182:	0e 94 43 27 	call	0x4e86	; 0x4e86 <SLPCTRL_set_sleep_mode>
    1186:	81 e0       	ldi	r24, 0x01	; 1
    1188:	80 93 a7 40 	sts	0x40A7, r24	; 0x8040a7 <_ZL10g_sleeping>
    118c:	10 92 06 40 	sts	0x4006, r1	; 0x804006 <_ZL12g_awakenedBy>
    1190:	10 92 07 40 	sts	0x4007, r1	; 0x804007 <_ZL12g_awakenedBy+0x1>
    1194:	80 91 a6 40 	lds	r24, 0x40A6	; 0x8040a6 <_ZL17g_go_to_sleep_now>
    1198:	88 23       	and	r24, r24
    119a:	09 f1       	breq	.+66     	; 0x11de <main+0x4dc>
    119c:	80 e5       	ldi	r24, 0x50	; 80
    119e:	90 e0       	ldi	r25, 0x00	; 0
    11a0:	fc 01       	movw	r30, r24
    11a2:	80 81       	ld	r24, Z
    11a4:	89 7f       	andi	r24, 0xF9	; 249
    11a6:	28 2f       	mov	r18, r24
    11a8:	22 60       	ori	r18, 0x02	; 2
    11aa:	80 e5       	ldi	r24, 0x50	; 80
    11ac:	90 e0       	ldi	r25, 0x00	; 0
    11ae:	fc 01       	movw	r30, r24
    11b0:	20 83       	st	Z, r18
    11b2:	f8 94       	cli
    11b4:	80 e5       	ldi	r24, 0x50	; 80
    11b6:	90 e0       	ldi	r25, 0x00	; 0
    11b8:	fc 01       	movw	r30, r24
    11ba:	20 81       	ld	r18, Z
    11bc:	80 e5       	ldi	r24, 0x50	; 80
    11be:	90 e0       	ldi	r25, 0x00	; 0
    11c0:	21 60       	ori	r18, 0x01	; 1
    11c2:	fc 01       	movw	r30, r24
    11c4:	20 83       	st	Z, r18
    11c6:	78 94       	sei
    11c8:	88 95       	sleep
    11ca:	80 e5       	ldi	r24, 0x50	; 80
    11cc:	90 e0       	ldi	r25, 0x00	; 0
    11ce:	fc 01       	movw	r30, r24
    11d0:	20 81       	ld	r18, Z
    11d2:	80 e5       	ldi	r24, 0x50	; 80
    11d4:	90 e0       	ldi	r25, 0x00	; 0
    11d6:	2e 7f       	andi	r18, 0xFE	; 254
    11d8:	fc 01       	movw	r30, r24
    11da:	20 83       	st	Z, r18
    11dc:	db cf       	rjmp	.-74     	; 0x1194 <main+0x492>
    11de:	10 92 a7 40 	sts	0x40A7, r1	; 0x8040a7 <_ZL10g_sleeping>
    11e2:	0e 94 df 00 	call	0x1be	; 0x1be <atmel_start_init>
    11e6:	0e 94 75 06 	call	0xcea	; 0xcea <_Z9powerUp5Vv>
    11ea:	0e 94 7a 2a 	call	0x54f4	; 0x54f4 <_Z13init_receiverv>
    11ee:	80 91 06 40 	lds	r24, 0x4006	; 0x804006 <_ZL12g_awakenedBy>
    11f2:	90 91 07 40 	lds	r25, 0x4007	; 0x804007 <_ZL12g_awakenedBy+0x1>
    11f6:	8d ee       	ldi	r24, 0xED	; 237
    11f8:	90 e0       	ldi	r25, 0x00	; 0
    11fa:	80 93 9e 40 	sts	0x409E, r24	; 0x80409e <_ZL18g_last_status_code>
    11fe:	90 93 9f 40 	sts	0x409F, r25	; 0x80409f <_ZL18g_last_status_code+0x1>
    1202:	e6 cd       	rjmp	.-1076   	; 0xdd0 <main+0xce>

00001204 <_Z41__static_initialization_and_destruction_0ii>:
    1204:	cf 93       	push	r28
    1206:	df 93       	push	r29
    1208:	00 d0       	rcall	.+0      	; 0x120a <_Z41__static_initialization_and_destruction_0ii+0x6>
    120a:	00 d0       	rcall	.+0      	; 0x120c <_Z41__static_initialization_and_destruction_0ii+0x8>
    120c:	cd b7       	in	r28, 0x3d	; 61
    120e:	de b7       	in	r29, 0x3e	; 62
    1210:	89 83       	std	Y+1, r24	; 0x01
    1212:	9a 83       	std	Y+2, r25	; 0x02
    1214:	6b 83       	std	Y+3, r22	; 0x03
    1216:	7c 83       	std	Y+4, r23	; 0x04
    1218:	89 81       	ldd	r24, Y+1	; 0x01
    121a:	9a 81       	ldd	r25, Y+2	; 0x02
    121c:	01 97       	sbiw	r24, 0x01	; 1
    121e:	91 f4       	brne	.+36     	; 0x1244 <_Z41__static_initialization_and_destruction_0ii+0x40>
    1220:	8b 81       	ldd	r24, Y+3	; 0x03
    1222:	9c 81       	ldd	r25, Y+4	; 0x04
    1224:	01 96       	adiw	r24, 0x01	; 1
    1226:	71 f4       	brne	.+28     	; 0x1244 <_Z41__static_initialization_and_destruction_0ii+0x40>

volatile uint16_t g_check_temperature = 0;

Enunciation_t g_enunciator = LED_ONLY;

leds LEDS = leds();
    1228:	86 ec       	ldi	r24, 0xC6	; 198
    122a:	90 e4       	ldi	r25, 0x40	; 64
    122c:	0e 94 91 16 	call	0x2d22	; 0x2d22 <_ZN4ledsC1Ev>
CircularStringBuff g_text_buff = CircularStringBuff(TEXT_BUFF_SIZE);
    1230:	64 e6       	ldi	r22, 0x64	; 100
    1232:	70 e0       	ldi	r23, 0x00	; 0
    1234:	87 ec       	ldi	r24, 0xC7	; 199
    1236:	90 e4       	ldi	r25, 0x40	; 64
    1238:	0e 94 3d 11 	call	0x227a	; 0x227a <_ZN18CircularStringBuffC1Ej>

EepromManager g_ee_mgr;
    123c:	81 ed       	ldi	r24, 0xD1	; 209
    123e:	90 e4       	ldi	r25, 0x40	; 64
    1240:	0e 94 53 13 	call	0x26a6	; 0x26a6 <_ZN13EepromManagerC1Ev>
    1244:	89 81       	ldd	r24, Y+1	; 0x01
    1246:	9a 81       	ldd	r25, Y+2	; 0x02
    1248:	89 2b       	or	r24, r25
    124a:	81 f4       	brne	.+32     	; 0x126c <_Z41__static_initialization_and_destruction_0ii+0x68>
    124c:	8b 81       	ldd	r24, Y+3	; 0x03
    124e:	9c 81       	ldd	r25, Y+4	; 0x04
    1250:	01 96       	adiw	r24, 0x01	; 1
    1252:	61 f4       	brne	.+24     	; 0x126c <_Z41__static_initialization_and_destruction_0ii+0x68>
    1254:	81 ed       	ldi	r24, 0xD1	; 209
    1256:	90 e4       	ldi	r25, 0x40	; 64
    1258:	0e 94 60 13 	call	0x26c0	; 0x26c0 <_ZN13EepromManagerD1Ev>
volatile uint16_t g_check_temperature = 0;

Enunciation_t g_enunciator = LED_ONLY;

leds LEDS = leds();
CircularStringBuff g_text_buff = CircularStringBuff(TEXT_BUFF_SIZE);
    125c:	87 ec       	ldi	r24, 0xC7	; 199
    125e:	90 e4       	ldi	r25, 0x40	; 64
    1260:	0e 94 71 11 	call	0x22e2	; 0x22e2 <_ZN18CircularStringBuffD1Ev>

volatile uint16_t g_check_temperature = 0;

Enunciation_t g_enunciator = LED_ONLY;

leds LEDS = leds();
    1264:	86 ec       	ldi	r24, 0xC6	; 198
    1266:	90 e4       	ldi	r25, 0x40	; 64
    1268:	0e 94 9e 16 	call	0x2d3c	; 0x2d3c <_ZN4ledsD1Ev>

  // Write new null terminator character
  end[1] = '\0';

  return str;
    126c:	00 00       	nop
    126e:	24 96       	adiw	r28, 0x04	; 4
    1270:	cd bf       	out	0x3d, r28	; 61
    1272:	de bf       	out	0x3e, r29	; 62
    1274:	df 91       	pop	r29
    1276:	cf 91       	pop	r28
    1278:	08 95       	ret

0000127a <_GLOBAL__sub_I_g_antenna_connect_state>:
    127a:	cf 93       	push	r28
    127c:	df 93       	push	r29
    127e:	cd b7       	in	r28, 0x3d	; 61
    1280:	de b7       	in	r29, 0x3e	; 62
    1282:	6f ef       	ldi	r22, 0xFF	; 255
    1284:	7f ef       	ldi	r23, 0xFF	; 255
    1286:	81 e0       	ldi	r24, 0x01	; 1
    1288:	90 e0       	ldi	r25, 0x00	; 0
    128a:	0e 94 02 09 	call	0x1204	; 0x1204 <_Z41__static_initialization_and_destruction_0ii>
    128e:	df 91       	pop	r29
    1290:	cf 91       	pop	r28
    1292:	08 95       	ret

00001294 <_GLOBAL__sub_D_g_antenna_connect_state>:
    1294:	cf 93       	push	r28
    1296:	df 93       	push	r29
    1298:	cd b7       	in	r28, 0x3d	; 61
    129a:	de b7       	in	r29, 0x3e	; 62
    129c:	6f ef       	ldi	r22, 0xFF	; 255
    129e:	7f ef       	ldi	r23, 0xFF	; 255
    12a0:	80 e0       	ldi	r24, 0x00	; 0
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	0e 94 02 09 	call	0x1204	; 0x1204 <_Z41__static_initialization_and_destruction_0ii>
    12a8:	df 91       	pop	r29
    12aa:	cf 91       	pop	r28
    12ac:	08 95       	ret

000012ae <_Z18ADC0_setADCChannel20ADC_Active_Channel_t>:
	}
	
	ADC0.MUXPOS = holdMux; /* Restore ADC registers */
	
	return(temperature_in_C);
}
    12ae:	cf 93       	push	r28
    12b0:	df 93       	push	r29
    12b2:	00 d0       	rcall	.+0      	; 0x12b4 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x6>
    12b4:	cd b7       	in	r28, 0x3d	; 61
    12b6:	de b7       	in	r29, 0x3e	; 62
    12b8:	89 83       	std	Y+1, r24	; 0x01
    12ba:	9a 83       	std	Y+2, r25	; 0x02
    12bc:	89 81       	ldd	r24, Y+1	; 0x01
    12be:	9a 81       	ldd	r25, Y+2	; 0x02
    12c0:	09 2e       	mov	r0, r25
    12c2:	00 0c       	add	r0, r0
    12c4:	aa 0b       	sbc	r26, r26
    12c6:	bb 0b       	sbc	r27, r27
    12c8:	89 30       	cpi	r24, 0x09	; 9
    12ca:	91 05       	cpc	r25, r1
    12cc:	a1 05       	cpc	r26, r1
    12ce:	b1 05       	cpc	r27, r1
    12d0:	08 f0       	brcs	.+2      	; 0x12d4 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x26>
    12d2:	85 c0       	rjmp	.+266    	; 0x13de <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x130>
    12d4:	81 59       	subi	r24, 0x91	; 145
    12d6:	96 4f       	sbci	r25, 0xF6	; 246
    12d8:	fc 01       	movw	r30, r24
    12da:	0c 94 18 2c 	jmp	0x5830	; 0x5830 <__tablejump2__>
    12de:	78 09       	sbc	r23, r8
    12e0:	86 09       	sbc	r24, r6
    12e2:	95 09       	sbc	r25, r5
    12e4:	a4 09       	sbc	r26, r4
    12e6:	b3 09       	sbc	r27, r3
    12e8:	c2 09       	sbc	r28, r2
    12ea:	ef 09       	sbc	r30, r15
    12ec:	d1 09       	sbc	r29, r1
    12ee:	e0 09       	sbc	r30, r0
    12f0:	80 91 e5 40 	lds	r24, 0x40E5	; 0x8040e5 <_ZL20g_adc_initialization>
    12f4:	90 91 e6 40 	lds	r25, 0x40E6	; 0x8040e6 <_ZL20g_adc_initialization+0x1>
    12f8:	01 97       	sbiw	r24, 0x01	; 1
    12fa:	19 f0       	breq	.+6      	; 0x1302 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x54>
    12fc:	81 e0       	ldi	r24, 0x01	; 1
    12fe:	0e 94 e8 0a 	call	0x15d0	; 0x15d0 <_ZL16ADC0_SYSTEM_initb>
    1302:	80 e0       	ldi	r24, 0x00	; 0
    1304:	96 e0       	ldi	r25, 0x06	; 6
    1306:	fc 01       	movw	r30, r24
    1308:	10 86       	std	Z+8, r1	; 0x08
    130a:	6c c0       	rjmp	.+216    	; 0x13e4 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    130c:	80 91 e5 40 	lds	r24, 0x40E5	; 0x8040e5 <_ZL20g_adc_initialization>
    1310:	90 91 e6 40 	lds	r25, 0x40E6	; 0x8040e6 <_ZL20g_adc_initialization+0x1>
    1314:	01 97       	sbiw	r24, 0x01	; 1
    1316:	19 f0       	breq	.+6      	; 0x131e <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x70>
    1318:	81 e0       	ldi	r24, 0x01	; 1
    131a:	0e 94 e8 0a 	call	0x15d0	; 0x15d0 <_ZL16ADC0_SYSTEM_initb>
    131e:	80 e0       	ldi	r24, 0x00	; 0
    1320:	96 e0       	ldi	r25, 0x06	; 6
    1322:	21 e0       	ldi	r18, 0x01	; 1
    1324:	fc 01       	movw	r30, r24
    1326:	20 87       	std	Z+8, r18	; 0x08
    1328:	5d c0       	rjmp	.+186    	; 0x13e4 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    132a:	80 91 e5 40 	lds	r24, 0x40E5	; 0x8040e5 <_ZL20g_adc_initialization>
    132e:	90 91 e6 40 	lds	r25, 0x40E6	; 0x8040e6 <_ZL20g_adc_initialization+0x1>
    1332:	01 97       	sbiw	r24, 0x01	; 1
    1334:	19 f0       	breq	.+6      	; 0x133c <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x8e>
    1336:	81 e0       	ldi	r24, 0x01	; 1
    1338:	0e 94 e8 0a 	call	0x15d0	; 0x15d0 <_ZL16ADC0_SYSTEM_initb>
    133c:	80 e0       	ldi	r24, 0x00	; 0
    133e:	96 e0       	ldi	r25, 0x06	; 6
    1340:	22 e0       	ldi	r18, 0x02	; 2
    1342:	fc 01       	movw	r30, r24
    1344:	20 87       	std	Z+8, r18	; 0x08
    1346:	4e c0       	rjmp	.+156    	; 0x13e4 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    1348:	80 91 e5 40 	lds	r24, 0x40E5	; 0x8040e5 <_ZL20g_adc_initialization>
    134c:	90 91 e6 40 	lds	r25, 0x40E6	; 0x8040e6 <_ZL20g_adc_initialization+0x1>
    1350:	01 97       	sbiw	r24, 0x01	; 1
    1352:	19 f0       	breq	.+6      	; 0x135a <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xac>
    1354:	81 e0       	ldi	r24, 0x01	; 1
    1356:	0e 94 e8 0a 	call	0x15d0	; 0x15d0 <_ZL16ADC0_SYSTEM_initb>
    135a:	80 e0       	ldi	r24, 0x00	; 0
    135c:	96 e0       	ldi	r25, 0x06	; 6
    135e:	23 e0       	ldi	r18, 0x03	; 3
    1360:	fc 01       	movw	r30, r24
    1362:	20 87       	std	Z+8, r18	; 0x08
    1364:	3f c0       	rjmp	.+126    	; 0x13e4 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    1366:	80 91 e5 40 	lds	r24, 0x40E5	; 0x8040e5 <_ZL20g_adc_initialization>
    136a:	90 91 e6 40 	lds	r25, 0x40E6	; 0x8040e6 <_ZL20g_adc_initialization+0x1>
    136e:	02 97       	sbiw	r24, 0x02	; 2
    1370:	19 f0       	breq	.+6      	; 0x1378 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xca>
    1372:	80 e0       	ldi	r24, 0x00	; 0
    1374:	0e 94 e8 0a 	call	0x15d0	; 0x15d0 <_ZL16ADC0_SYSTEM_initb>
    1378:	80 e0       	ldi	r24, 0x00	; 0
    137a:	96 e0       	ldi	r25, 0x06	; 6
    137c:	24 e0       	ldi	r18, 0x04	; 4
    137e:	fc 01       	movw	r30, r24
    1380:	20 87       	std	Z+8, r18	; 0x08
    1382:	30 c0       	rjmp	.+96     	; 0x13e4 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    1384:	80 91 e5 40 	lds	r24, 0x40E5	; 0x8040e5 <_ZL20g_adc_initialization>
    1388:	90 91 e6 40 	lds	r25, 0x40E6	; 0x8040e6 <_ZL20g_adc_initialization+0x1>
    138c:	02 97       	sbiw	r24, 0x02	; 2
    138e:	19 f0       	breq	.+6      	; 0x1396 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xe8>
    1390:	80 e0       	ldi	r24, 0x00	; 0
    1392:	0e 94 e8 0a 	call	0x15d0	; 0x15d0 <_ZL16ADC0_SYSTEM_initb>
    1396:	80 e0       	ldi	r24, 0x00	; 0
    1398:	96 e0       	ldi	r25, 0x06	; 6
    139a:	25 e0       	ldi	r18, 0x05	; 5
    139c:	fc 01       	movw	r30, r24
    139e:	20 87       	std	Z+8, r18	; 0x08
    13a0:	21 c0       	rjmp	.+66     	; 0x13e4 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    13a2:	80 91 e5 40 	lds	r24, 0x40E5	; 0x8040e5 <_ZL20g_adc_initialization>
    13a6:	90 91 e6 40 	lds	r25, 0x40E6	; 0x8040e6 <_ZL20g_adc_initialization+0x1>
    13aa:	02 97       	sbiw	r24, 0x02	; 2
    13ac:	19 f0       	breq	.+6      	; 0x13b4 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x106>
    13ae:	80 e0       	ldi	r24, 0x00	; 0
    13b0:	0e 94 e8 0a 	call	0x15d0	; 0x15d0 <_ZL16ADC0_SYSTEM_initb>
    13b4:	80 e0       	ldi	r24, 0x00	; 0
    13b6:	96 e0       	ldi	r25, 0x06	; 6
    13b8:	27 e0       	ldi	r18, 0x07	; 7
    13ba:	fc 01       	movw	r30, r24
    13bc:	20 87       	std	Z+8, r18	; 0x08
    13be:	12 c0       	rjmp	.+36     	; 0x13e4 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    13c0:	80 91 e5 40 	lds	r24, 0x40E5	; 0x8040e5 <_ZL20g_adc_initialization>
    13c4:	90 91 e6 40 	lds	r25, 0x40E6	; 0x8040e6 <_ZL20g_adc_initialization+0x1>
    13c8:	02 97       	sbiw	r24, 0x02	; 2
    13ca:	19 f0       	breq	.+6      	; 0x13d2 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x124>
    13cc:	80 e0       	ldi	r24, 0x00	; 0
    13ce:	0e 94 e8 0a 	call	0x15d0	; 0x15d0 <_ZL16ADC0_SYSTEM_initb>
    13d2:	80 e0       	ldi	r24, 0x00	; 0
    13d4:	96 e0       	ldi	r25, 0x06	; 6
    13d6:	22 e4       	ldi	r18, 0x42	; 66
    13d8:	fc 01       	movw	r30, r24
    13da:	20 87       	std	Z+8, r18	; 0x08
    13dc:	03 c0       	rjmp	.+6      	; 0x13e4 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x136>
    13de:	0e 94 fa 0a 	call	0x15f4	; 0x15f4 <_ZL20ADC0_SYSTEM_shutdownv>
    13e2:	00 00       	nop
    13e4:	00 00       	nop
    13e6:	0f 90       	pop	r0
    13e8:	0f 90       	pop	r0
    13ea:	df 91       	pop	r29
    13ec:	cf 91       	pop	r28
    13ee:	08 95       	ret

000013f0 <_Z20ADC0_startConversionv>:
    13f0:	cf 93       	push	r28
    13f2:	df 93       	push	r29
    13f4:	cd b7       	in	r28, 0x3d	; 61
    13f6:	de b7       	in	r29, 0x3e	; 62
    13f8:	80 91 e5 40 	lds	r24, 0x40E5	; 0x8040e5 <_ZL20g_adc_initialization>
    13fc:	90 91 e6 40 	lds	r25, 0x40E6	; 0x8040e6 <_ZL20g_adc_initialization+0x1>
    1400:	89 2b       	or	r24, r25
    1402:	49 f0       	breq	.+18     	; 0x1416 <_Z20ADC0_startConversionv+0x26>
    1404:	80 e0       	ldi	r24, 0x00	; 0
    1406:	96 e0       	ldi	r25, 0x06	; 6
    1408:	fc 01       	movw	r30, r24
    140a:	14 86       	std	Z+12, r1	; 0x0c
    140c:	80 e0       	ldi	r24, 0x00	; 0
    140e:	96 e0       	ldi	r25, 0x06	; 6
    1410:	21 e0       	ldi	r18, 0x01	; 1
    1412:	fc 01       	movw	r30, r24
    1414:	22 87       	std	Z+10, r18	; 0x0a
    1416:	00 00       	nop
    1418:	df 91       	pop	r29
    141a:	cf 91       	pop	r28
    141c:	08 95       	ret

0000141e <_Z19ADC0_conversionDonev>:
    141e:	cf 93       	push	r28
    1420:	df 93       	push	r29
    1422:	cd b7       	in	r28, 0x3d	; 61
    1424:	de b7       	in	r29, 0x3e	; 62
    1426:	80 e0       	ldi	r24, 0x00	; 0
    1428:	96 e0       	ldi	r25, 0x06	; 6
    142a:	fc 01       	movw	r30, r24
    142c:	85 85       	ldd	r24, Z+13	; 0x0d
    142e:	88 2f       	mov	r24, r24
    1430:	90 e0       	ldi	r25, 0x00	; 0
    1432:	81 70       	andi	r24, 0x01	; 1
    1434:	99 27       	eor	r25, r25
    1436:	21 e0       	ldi	r18, 0x01	; 1
    1438:	89 2b       	or	r24, r25
    143a:	09 f4       	brne	.+2      	; 0x143e <_Z19ADC0_conversionDonev+0x20>
    143c:	20 e0       	ldi	r18, 0x00	; 0
    143e:	82 2f       	mov	r24, r18
    1440:	df 91       	pop	r29
    1442:	cf 91       	pop	r28
    1444:	08 95       	ret

00001446 <_Z9ADC0_readv>:
    1446:	cf 93       	push	r28
    1448:	df 93       	push	r29
    144a:	cd b7       	in	r28, 0x3d	; 61
    144c:	de b7       	in	r29, 0x3e	; 62
    144e:	80 e0       	ldi	r24, 0x00	; 0
    1450:	96 e0       	ldi	r25, 0x06	; 6
    1452:	fc 01       	movw	r30, r24
    1454:	80 89       	ldd	r24, Z+16	; 0x10
    1456:	91 89       	ldd	r25, Z+17	; 0x11
    1458:	df 91       	pop	r29
    145a:	cf 91       	pop	r28
    145c:	08 95       	ret

0000145e <_ZL9PORT_initv>:


static void PORT_init(void)
{
    145e:	cf 93       	push	r28
    1460:	df 93       	push	r29
    1462:	cd b7       	in	r28, 0x3d	; 61
    1464:	de b7       	in	r29, 0x3e	; 62
	/* Disable interrupt and digital input buffer on PD2 */
	PORTD.PIN2CTRL &= ~PORT_ISC_gm;
    1466:	80 e6       	ldi	r24, 0x60	; 96
    1468:	94 e0       	ldi	r25, 0x04	; 4
    146a:	fc 01       	movw	r30, r24
    146c:	22 89       	ldd	r18, Z+18	; 0x12
    146e:	80 e6       	ldi	r24, 0x60	; 96
    1470:	94 e0       	ldi	r25, 0x04	; 4
    1472:	28 7f       	andi	r18, 0xF8	; 248
    1474:	fc 01       	movw	r30, r24
    1476:	22 8b       	std	Z+18, r18	; 0x12
	PORTD.PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    1478:	80 e6       	ldi	r24, 0x60	; 96
    147a:	94 e0       	ldi	r25, 0x04	; 4
    147c:	fc 01       	movw	r30, r24
    147e:	22 89       	ldd	r18, Z+18	; 0x12
    1480:	80 e6       	ldi	r24, 0x60	; 96
    1482:	94 e0       	ldi	r25, 0x04	; 4
    1484:	24 60       	ori	r18, 0x04	; 4
    1486:	fc 01       	movw	r30, r24
    1488:	22 8b       	std	Z+18, r18	; 0x12
	/* Disable interrupt and digital input buffer on PD3 */
	PORTD.PIN3CTRL &= ~PORT_ISC_gm;
    148a:	80 e6       	ldi	r24, 0x60	; 96
    148c:	94 e0       	ldi	r25, 0x04	; 4
    148e:	fc 01       	movw	r30, r24
    1490:	23 89       	ldd	r18, Z+19	; 0x13
    1492:	80 e6       	ldi	r24, 0x60	; 96
    1494:	94 e0       	ldi	r25, 0x04	; 4
    1496:	28 7f       	andi	r18, 0xF8	; 248
    1498:	fc 01       	movw	r30, r24
    149a:	23 8b       	std	Z+19, r18	; 0x13
	PORTD.PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    149c:	80 e6       	ldi	r24, 0x60	; 96
    149e:	94 e0       	ldi	r25, 0x04	; 4
    14a0:	fc 01       	movw	r30, r24
    14a2:	23 89       	ldd	r18, Z+19	; 0x13
    14a4:	80 e6       	ldi	r24, 0x60	; 96
    14a6:	94 e0       	ldi	r25, 0x04	; 4
    14a8:	24 60       	ori	r18, 0x04	; 4
    14aa:	fc 01       	movw	r30, r24
    14ac:	23 8b       	std	Z+19, r18	; 0x13
	/* Disable interrupt and digital input buffer on PD4 */
	PORTD.PIN4CTRL &= ~PORT_ISC_gm;
    14ae:	80 e6       	ldi	r24, 0x60	; 96
    14b0:	94 e0       	ldi	r25, 0x04	; 4
    14b2:	fc 01       	movw	r30, r24
    14b4:	24 89       	ldd	r18, Z+20	; 0x14
    14b6:	80 e6       	ldi	r24, 0x60	; 96
    14b8:	94 e0       	ldi	r25, 0x04	; 4
    14ba:	28 7f       	andi	r18, 0xF8	; 248
    14bc:	fc 01       	movw	r30, r24
    14be:	24 8b       	std	Z+20, r18	; 0x14
	PORTD.PIN4CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    14c0:	80 e6       	ldi	r24, 0x60	; 96
    14c2:	94 e0       	ldi	r25, 0x04	; 4
    14c4:	fc 01       	movw	r30, r24
    14c6:	24 89       	ldd	r18, Z+20	; 0x14
    14c8:	80 e6       	ldi	r24, 0x60	; 96
    14ca:	94 e0       	ldi	r25, 0x04	; 4
    14cc:	24 60       	ori	r18, 0x04	; 4
    14ce:	fc 01       	movw	r30, r24
    14d0:	24 8b       	std	Z+20, r18	; 0x14
	/* Disable interrupt and digital input buffer on PD5 */
	PORTD.PIN5CTRL &= ~PORT_ISC_gm;
    14d2:	80 e6       	ldi	r24, 0x60	; 96
    14d4:	94 e0       	ldi	r25, 0x04	; 4
    14d6:	fc 01       	movw	r30, r24
    14d8:	25 89       	ldd	r18, Z+21	; 0x15
    14da:	80 e6       	ldi	r24, 0x60	; 96
    14dc:	94 e0       	ldi	r25, 0x04	; 4
    14de:	28 7f       	andi	r18, 0xF8	; 248
    14e0:	fc 01       	movw	r30, r24
    14e2:	25 8b       	std	Z+21, r18	; 0x15
	PORTD.PIN5CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    14e4:	80 e6       	ldi	r24, 0x60	; 96
    14e6:	94 e0       	ldi	r25, 0x04	; 4
    14e8:	fc 01       	movw	r30, r24
    14ea:	25 89       	ldd	r18, Z+21	; 0x15
    14ec:	80 e6       	ldi	r24, 0x60	; 96
    14ee:	94 e0       	ldi	r25, 0x04	; 4
    14f0:	24 60       	ori	r18, 0x04	; 4
    14f2:	fc 01       	movw	r30, r24
    14f4:	25 8b       	std	Z+21, r18	; 0x15
	
	/* Disable pull-up resistor */
	PORTD.PIN2CTRL &= ~PORT_PULLUPEN_bm;
    14f6:	80 e6       	ldi	r24, 0x60	; 96
    14f8:	94 e0       	ldi	r25, 0x04	; 4
    14fa:	fc 01       	movw	r30, r24
    14fc:	22 89       	ldd	r18, Z+18	; 0x12
    14fe:	80 e6       	ldi	r24, 0x60	; 96
    1500:	94 e0       	ldi	r25, 0x04	; 4
    1502:	27 7f       	andi	r18, 0xF7	; 247
    1504:	fc 01       	movw	r30, r24
    1506:	22 8b       	std	Z+18, r18	; 0x12
	PORTD.PIN3CTRL &= ~PORT_PULLUPEN_bm;
    1508:	80 e6       	ldi	r24, 0x60	; 96
    150a:	94 e0       	ldi	r25, 0x04	; 4
    150c:	fc 01       	movw	r30, r24
    150e:	23 89       	ldd	r18, Z+19	; 0x13
    1510:	80 e6       	ldi	r24, 0x60	; 96
    1512:	94 e0       	ldi	r25, 0x04	; 4
    1514:	27 7f       	andi	r18, 0xF7	; 247
    1516:	fc 01       	movw	r30, r24
    1518:	23 8b       	std	Z+19, r18	; 0x13
	PORTD.PIN4CTRL &= ~PORT_PULLUPEN_bm;
    151a:	80 e6       	ldi	r24, 0x60	; 96
    151c:	94 e0       	ldi	r25, 0x04	; 4
    151e:	fc 01       	movw	r30, r24
    1520:	24 89       	ldd	r18, Z+20	; 0x14
    1522:	80 e6       	ldi	r24, 0x60	; 96
    1524:	94 e0       	ldi	r25, 0x04	; 4
    1526:	27 7f       	andi	r18, 0xF7	; 247
    1528:	fc 01       	movw	r30, r24
    152a:	24 8b       	std	Z+20, r18	; 0x14
	PORTD.PIN5CTRL &= ~PORT_PULLUPEN_bm;
    152c:	80 e6       	ldi	r24, 0x60	; 96
    152e:	94 e0       	ldi	r25, 0x04	; 4
    1530:	fc 01       	movw	r30, r24
    1532:	25 89       	ldd	r18, Z+21	; 0x15
    1534:	80 e6       	ldi	r24, 0x60	; 96
    1536:	94 e0       	ldi	r25, 0x04	; 4
    1538:	27 7f       	andi	r18, 0xF7	; 247
    153a:	fc 01       	movw	r30, r24
    153c:	25 8b       	std	Z+21, r18	; 0x15
}
    153e:	00 00       	nop
    1540:	df 91       	pop	r29
    1542:	cf 91       	pop	r28
    1544:	08 95       	ret

00001546 <_ZL10VREF0_initv>:

static void VREF0_init(void)
{
    1546:	cf 93       	push	r28
    1548:	df 93       	push	r29
    154a:	cd b7       	in	r28, 0x3d	; 61
    154c:	de b7       	in	r29, 0x3e	; 62
	VREF.ADC0REF = VREF_REFSEL_2V048_gc;  /* Internal 2.048V reference */
    154e:	80 ea       	ldi	r24, 0xA0	; 160
    1550:	90 e0       	ldi	r25, 0x00	; 0
    1552:	21 e0       	ldi	r18, 0x01	; 1
    1554:	fc 01       	movw	r30, r24
    1556:	20 83       	st	Z, r18
}
    1558:	00 00       	nop
    155a:	df 91       	pop	r29
    155c:	cf 91       	pop	r28
    155e:	08 95       	ret

00001560 <_ZL9ADC0_initb>:

static void ADC0_init(bool freerun)
{
    1560:	cf 93       	push	r28
    1562:	df 93       	push	r29
    1564:	1f 92       	push	r1
    1566:	cd b7       	in	r28, 0x3d	; 61
    1568:	de b7       	in	r29, 0x3e	; 62
    156a:	89 83       	std	Y+1, r24	; 0x01
	ADC0.CTRLC = ADC_PRESC_DIV64_gc;   /* CLK_PER divided by 4 => 24096 sps */
    156c:	80 e0       	ldi	r24, 0x00	; 0
    156e:	96 e0       	ldi	r25, 0x06	; 6
    1570:	2a e0       	ldi	r18, 0x0A	; 10
    1572:	fc 01       	movw	r30, r24
    1574:	22 83       	std	Z+2, r18	; 0x02
	
	if(freerun)
    1576:	89 81       	ldd	r24, Y+1	; 0x01
    1578:	88 23       	and	r24, r24
    157a:	b1 f0       	breq	.+44     	; 0x15a8 <_ZL9ADC0_initb+0x48>
	{
		ADC0.CTRLA = ADC_ENABLE_bm /* ADC Enable: enabled */
    157c:	80 e0       	ldi	r24, 0x00	; 0
    157e:	96 e0       	ldi	r25, 0x06	; 6
    1580:	23 e0       	ldi	r18, 0x03	; 3
    1582:	fc 01       	movw	r30, r24
    1584:	20 83       	st	Z, r18
		| ADC_RESSEL_12BIT_gc      /* 12-bit mode */
		| ADC_FREERUN_bm;          /* Enable Free-Run mode */
		
		ADC0.INTCTRL = 0x01; /* Enable interrupt */
    1586:	80 e0       	ldi	r24, 0x00	; 0
    1588:	96 e0       	ldi	r25, 0x06	; 6
    158a:	21 e0       	ldi	r18, 0x01	; 1
    158c:	fc 01       	movw	r30, r24
    158e:	24 87       	std	Z+12, r18	; 0x0c
		
		ADC0.COMMAND = ADC_STCONV_bm; /* Start conversion */
    1590:	80 e0       	ldi	r24, 0x00	; 0
    1592:	96 e0       	ldi	r25, 0x06	; 6
    1594:	21 e0       	ldi	r18, 0x01	; 1
    1596:	fc 01       	movw	r30, r24
    1598:	22 87       	std	Z+10, r18	; 0x0a
		g_adc_initialization = ADC_FREE_RUN_INITIALIZED;
    159a:	81 e0       	ldi	r24, 0x01	; 1
    159c:	90 e0       	ldi	r25, 0x00	; 0
    159e:	80 93 e5 40 	sts	0x40E5, r24	; 0x8040e5 <_ZL20g_adc_initialization>
    15a2:	90 93 e6 40 	sts	0x40E6, r25	; 0x8040e6 <_ZL20g_adc_initialization+0x1>
	{
		ADC0.CTRLA = ADC_ENABLE_bm;  /* ADC Enable: enabled; 12-bit mode is default */
		ADC0.INTCTRL = 0x00; /* Disable interrupt */
		g_adc_initialization = ADC_SINGLE_CONVERSION_INITIALIZED;
	}
}
    15a6:	0f c0       	rjmp	.+30     	; 0x15c6 <_ZL9ADC0_initb+0x66>
		ADC0.COMMAND = ADC_STCONV_bm; /* Start conversion */
		g_adc_initialization = ADC_FREE_RUN_INITIALIZED;
	}
	else
	{
		ADC0.CTRLA = ADC_ENABLE_bm;  /* ADC Enable: enabled; 12-bit mode is default */
    15a8:	80 e0       	ldi	r24, 0x00	; 0
    15aa:	96 e0       	ldi	r25, 0x06	; 6
    15ac:	21 e0       	ldi	r18, 0x01	; 1
    15ae:	fc 01       	movw	r30, r24
    15b0:	20 83       	st	Z, r18
		ADC0.INTCTRL = 0x00; /* Disable interrupt */
    15b2:	80 e0       	ldi	r24, 0x00	; 0
    15b4:	96 e0       	ldi	r25, 0x06	; 6
    15b6:	fc 01       	movw	r30, r24
    15b8:	14 86       	std	Z+12, r1	; 0x0c
		g_adc_initialization = ADC_SINGLE_CONVERSION_INITIALIZED;
    15ba:	82 e0       	ldi	r24, 0x02	; 2
    15bc:	90 e0       	ldi	r25, 0x00	; 0
    15be:	80 93 e5 40 	sts	0x40E5, r24	; 0x8040e5 <_ZL20g_adc_initialization>
    15c2:	90 93 e6 40 	sts	0x40E6, r25	; 0x8040e6 <_ZL20g_adc_initialization+0x1>
	}
}
    15c6:	00 00       	nop
    15c8:	0f 90       	pop	r0
    15ca:	df 91       	pop	r29
    15cc:	cf 91       	pop	r28
    15ce:	08 95       	ret

000015d0 <_ZL16ADC0_SYSTEM_initb>:

static void ADC0_SYSTEM_init(bool freerun)
{
    15d0:	cf 93       	push	r28
    15d2:	df 93       	push	r29
    15d4:	1f 92       	push	r1
    15d6:	cd b7       	in	r28, 0x3d	; 61
    15d8:	de b7       	in	r29, 0x3e	; 62
    15da:	89 83       	std	Y+1, r24	; 0x01
	PORT_init();
    15dc:	0e 94 2f 0a 	call	0x145e	; 0x145e <_ZL9PORT_initv>
	VREF0_init();
    15e0:	0e 94 a3 0a 	call	0x1546	; 0x1546 <_ZL10VREF0_initv>
	ADC0_init(freerun);
    15e4:	89 81       	ldd	r24, Y+1	; 0x01
    15e6:	0e 94 b0 0a 	call	0x1560	; 0x1560 <_ZL9ADC0_initb>
}
    15ea:	00 00       	nop
    15ec:	0f 90       	pop	r0
    15ee:	df 91       	pop	r29
    15f0:	cf 91       	pop	r28
    15f2:	08 95       	ret

000015f4 <_ZL20ADC0_SYSTEM_shutdownv>:

static void ADC0_SYSTEM_shutdown(void)
{
    15f4:	cf 93       	push	r28
    15f6:	df 93       	push	r29
    15f8:	cd b7       	in	r28, 0x3d	; 61
    15fa:	de b7       	in	r29, 0x3e	; 62
	ADC0.INTCTRL = 0x00; /* Disable interrupt */
    15fc:	80 e0       	ldi	r24, 0x00	; 0
    15fe:	96 e0       	ldi	r25, 0x06	; 6
    1600:	fc 01       	movw	r30, r24
    1602:	14 86       	std	Z+12, r1	; 0x0c
	ADC0.CTRLA = ADC_RESSEL_12BIT_gc; /* Turn off ADC leaving 12-bit resolution set */
    1604:	80 e0       	ldi	r24, 0x00	; 0
    1606:	96 e0       	ldi	r25, 0x06	; 6
    1608:	fc 01       	movw	r30, r24
    160a:	10 82       	st	Z, r1
	g_adc_initialization = ADC_NOT_INITIALIZED;
    160c:	10 92 e5 40 	sts	0x40E5, r1	; 0x8040e5 <_ZL20g_adc_initialization>
    1610:	10 92 e6 40 	sts	0x40E6, r1	; 0x8040e6 <_ZL20g_adc_initialization+0x1>
}
    1614:	00 00       	nop
    1616:	df 91       	pop	r29
    1618:	cf 91       	pop	r28
    161a:	08 95       	ret

0000161c <__vector_24>:

ISR(ADC0_RESRDY_vect)
{
    161c:	1f 92       	push	r1
    161e:	0f 92       	push	r0
    1620:	0f b6       	in	r0, 0x3f	; 63
    1622:	0f 92       	push	r0
    1624:	11 24       	eor	r1, r1
    1626:	0b b6       	in	r0, 0x3b	; 59
    1628:	0f 92       	push	r0
    162a:	2f 93       	push	r18
    162c:	3f 93       	push	r19
    162e:	4f 93       	push	r20
    1630:	5f 93       	push	r21
    1632:	6f 93       	push	r22
    1634:	7f 93       	push	r23
    1636:	8f 93       	push	r24
    1638:	9f 93       	push	r25
    163a:	af 93       	push	r26
    163c:	bf 93       	push	r27
    163e:	ef 93       	push	r30
    1640:	ff 93       	push	r31
    1642:	cf 93       	push	r28
    1644:	df 93       	push	r29
    1646:	00 d0       	rcall	.+0      	; 0x1648 <__vector_24+0x2c>
    1648:	cd b7       	in	r28, 0x3d	; 61
    164a:	de b7       	in	r29, 0x3e	; 62
	/* Clear the interrupt flag by reading the result */
	int val = ADC0_read();
    164c:	0e 94 23 0a 	call	0x1446	; 0x1446 <_Z9ADC0_readv>
    1650:	89 83       	std	Y+1, r24	; 0x01
    1652:	9a 83       	std	Y+2, r25	; 0x02
//	LED_toggle_level();
	if(g_goertzel.DataPoint(val))
    1654:	89 81       	ldd	r24, Y+1	; 0x01
    1656:	9a 81       	ldd	r25, Y+2	; 0x02
    1658:	bc 01       	movw	r22, r24
    165a:	84 ee       	ldi	r24, 0xE4	; 228
    165c:	90 e4       	ldi	r25, 0x40	; 64
    165e:	0e 94 2b 14 	call	0x2856	; 0x2856 <_ZN8Goertzel9DataPointEi>
    1662:	88 23       	and	r24, r24
    1664:	21 f0       	breq	.+8      	; 0x166e <__vector_24+0x52>
	{
		ADC0.INTCTRL = 0x00; /* disable ADC interrupt */
    1666:	80 e0       	ldi	r24, 0x00	; 0
    1668:	96 e0       	ldi	r25, 0x06	; 6
    166a:	fc 01       	movw	r30, r24
    166c:	14 86       	std	Z+12, r1	; 0x0c
	}
    166e:	00 00       	nop
    1670:	0f 90       	pop	r0
    1672:	0f 90       	pop	r0
    1674:	df 91       	pop	r29
    1676:	cf 91       	pop	r28
    1678:	ff 91       	pop	r31
    167a:	ef 91       	pop	r30
    167c:	bf 91       	pop	r27
    167e:	af 91       	pop	r26
    1680:	9f 91       	pop	r25
    1682:	8f 91       	pop	r24
    1684:	7f 91       	pop	r23
    1686:	6f 91       	pop	r22
    1688:	5f 91       	pop	r21
    168a:	4f 91       	pop	r20
    168c:	3f 91       	pop	r19
    168e:	2f 91       	pop	r18
    1690:	0f 90       	pop	r0
    1692:	0b be       	out	0x3b, r0	; 59
    1694:	0f 90       	pop	r0
    1696:	0f be       	out	0x3f, r0	; 63
    1698:	0f 90       	pop	r0
    169a:	1f 90       	pop	r1
    169c:	18 95       	reti

0000169e <_Z41__static_initialization_and_destruction_0ii>:
    169e:	0f 93       	push	r16
    16a0:	1f 93       	push	r17
    16a2:	cf 93       	push	r28
    16a4:	df 93       	push	r29
    16a6:	00 d0       	rcall	.+0      	; 0x16a8 <_Z41__static_initialization_and_destruction_0ii+0xa>
    16a8:	00 d0       	rcall	.+0      	; 0x16aa <_Z41__static_initialization_and_destruction_0ii+0xc>
    16aa:	cd b7       	in	r28, 0x3d	; 61
    16ac:	de b7       	in	r29, 0x3e	; 62
    16ae:	89 83       	std	Y+1, r24	; 0x01
    16b0:	9a 83       	std	Y+2, r25	; 0x02
    16b2:	6b 83       	std	Y+3, r22	; 0x03
    16b4:	7c 83       	std	Y+4, r23	; 0x04
    16b6:	89 81       	ldd	r24, Y+1	; 0x01
    16b8:	9a 81       	ldd	r25, Y+2	; 0x02
    16ba:	01 97       	sbiw	r24, 0x01	; 1
    16bc:	81 f4       	brne	.+32     	; 0x16de <_Z41__static_initialization_and_destruction_0ii+0x40>
    16be:	8b 81       	ldd	r24, Y+3	; 0x03
    16c0:	9c 81       	ldd	r25, Y+4	; 0x04
    16c2:	01 96       	adiw	r24, 0x01	; 1
    16c4:	61 f4       	brne	.+24     	; 0x16de <_Z41__static_initialization_and_destruction_0ii+0x40>
	
#define FREE_RUNNING true
#define SINGLE_CONVERSION false
	
volatile int16_t g_adcVal;
Goertzel g_goertzel(N, sampling_freq);
    16c6:	00 e0       	ldi	r16, 0x00	; 0
    16c8:	10 e4       	ldi	r17, 0x40	; 64
    16ca:	2c eb       	ldi	r18, 0xBC	; 188
    16cc:	36 e4       	ldi	r19, 0x46	; 70
    16ce:	40 e0       	ldi	r20, 0x00	; 0
    16d0:	50 e0       	ldi	r21, 0x00	; 0
    16d2:	69 e4       	ldi	r22, 0x49	; 73
    16d4:	73 e4       	ldi	r23, 0x43	; 67
    16d6:	84 ee       	ldi	r24, 0xE4	; 228
    16d8:	90 e4       	ldi	r25, 0x40	; 64
    16da:	0e 94 80 13 	call	0x2700	; 0x2700 <_ZN8GoertzelC1Eff>
    16de:	89 81       	ldd	r24, Y+1	; 0x01
    16e0:	9a 81       	ldd	r25, Y+2	; 0x02
    16e2:	89 2b       	or	r24, r25
    16e4:	41 f4       	brne	.+16     	; 0x16f6 <_Z41__static_initialization_and_destruction_0ii+0x58>
    16e6:	8b 81       	ldd	r24, Y+3	; 0x03
    16e8:	9c 81       	ldd	r25, Y+4	; 0x04
    16ea:	01 96       	adiw	r24, 0x01	; 1
    16ec:	21 f4       	brne	.+8      	; 0x16f6 <_Z41__static_initialization_and_destruction_0ii+0x58>
    16ee:	84 ee       	ldi	r24, 0xE4	; 228
    16f0:	90 e4       	ldi	r25, 0x40	; 64
    16f2:	0e 94 18 14 	call	0x2830	; 0x2830 <_ZN8GoertzelD1Ev>
//	LED_toggle_level();
	if(g_goertzel.DataPoint(val))
	{
		ADC0.INTCTRL = 0x00; /* disable ADC interrupt */
	}
    16f6:	00 00       	nop
    16f8:	24 96       	adiw	r28, 0x04	; 4
    16fa:	cd bf       	out	0x3d, r28	; 61
    16fc:	de bf       	out	0x3e, r29	; 62
    16fe:	df 91       	pop	r29
    1700:	cf 91       	pop	r28
    1702:	1f 91       	pop	r17
    1704:	0f 91       	pop	r16
    1706:	08 95       	ret

00001708 <_GLOBAL__sub_I_g_adcVal>:
    1708:	cf 93       	push	r28
    170a:	df 93       	push	r29
    170c:	cd b7       	in	r28, 0x3d	; 61
    170e:	de b7       	in	r29, 0x3e	; 62
    1710:	6f ef       	ldi	r22, 0xFF	; 255
    1712:	7f ef       	ldi	r23, 0xFF	; 255
    1714:	81 e0       	ldi	r24, 0x01	; 1
    1716:	90 e0       	ldi	r25, 0x00	; 0
    1718:	0e 94 4f 0b 	call	0x169e	; 0x169e <_Z41__static_initialization_and_destruction_0ii>
    171c:	df 91       	pop	r29
    171e:	cf 91       	pop	r28
    1720:	08 95       	ret

00001722 <_GLOBAL__sub_D_g_adcVal>:
    1722:	cf 93       	push	r28
    1724:	df 93       	push	r29
    1726:	cd b7       	in	r28, 0x3d	; 61
    1728:	de b7       	in	r29, 0x3e	; 62
    172a:	6f ef       	ldi	r22, 0xFF	; 255
    172c:	7f ef       	ldi	r23, 0xFF	; 255
    172e:	80 e0       	ldi	r24, 0x00	; 0
    1730:	90 e0       	ldi	r25, 0x00	; 0
    1732:	0e 94 4f 0b 	call	0x169e	; 0x169e <_Z41__static_initialization_and_destruction_0ii>
    1736:	df 91       	pop	r29
    1738:	cf 91       	pop	r28
    173a:	08 95       	ret

0000173c <PORTA_set_pin_pull_mode>:
}

uint8_t portFdebouncedVals(void)
{
	return portFdebounced;
}
    173c:	cf 93       	push	r28
    173e:	df 93       	push	r29
    1740:	cd b7       	in	r28, 0x3d	; 61
    1742:	de b7       	in	r29, 0x3e	; 62
    1744:	25 97       	sbiw	r28, 0x05	; 5
    1746:	cd bf       	out	0x3d, r28	; 61
    1748:	de bf       	out	0x3e, r29	; 62
    174a:	8b 83       	std	Y+3, r24	; 0x03
    174c:	6c 83       	std	Y+4, r22	; 0x04
    174e:	7d 83       	std	Y+5, r23	; 0x05
    1750:	8b 81       	ldd	r24, Y+3	; 0x03
    1752:	88 2f       	mov	r24, r24
    1754:	90 e0       	ldi	r25, 0x00	; 0
    1756:	80 5f       	subi	r24, 0xF0	; 240
    1758:	9b 4f       	sbci	r25, 0xFB	; 251
    175a:	89 83       	std	Y+1, r24	; 0x01
    175c:	9a 83       	std	Y+2, r25	; 0x02
    175e:	8c 81       	ldd	r24, Y+4	; 0x04
    1760:	9d 81       	ldd	r25, Y+5	; 0x05
    1762:	01 97       	sbiw	r24, 0x01	; 1
    1764:	59 f4       	brne	.+22     	; 0x177c <PORTA_set_pin_pull_mode+0x40>
    1766:	89 81       	ldd	r24, Y+1	; 0x01
    1768:	9a 81       	ldd	r25, Y+2	; 0x02
    176a:	fc 01       	movw	r30, r24
    176c:	80 81       	ld	r24, Z
    176e:	28 2f       	mov	r18, r24
    1770:	28 60       	ori	r18, 0x08	; 8
    1772:	89 81       	ldd	r24, Y+1	; 0x01
    1774:	9a 81       	ldd	r25, Y+2	; 0x02
    1776:	fc 01       	movw	r30, r24
    1778:	20 83       	st	Z, r18
    177a:	0e c0       	rjmp	.+28     	; 0x1798 <PORTA_set_pin_pull_mode+0x5c>
    177c:	8c 81       	ldd	r24, Y+4	; 0x04
    177e:	9d 81       	ldd	r25, Y+5	; 0x05
    1780:	89 2b       	or	r24, r25
    1782:	51 f4       	brne	.+20     	; 0x1798 <PORTA_set_pin_pull_mode+0x5c>
    1784:	89 81       	ldd	r24, Y+1	; 0x01
    1786:	9a 81       	ldd	r25, Y+2	; 0x02
    1788:	fc 01       	movw	r30, r24
    178a:	80 81       	ld	r24, Z
    178c:	28 2f       	mov	r18, r24
    178e:	27 7f       	andi	r18, 0xF7	; 247
    1790:	89 81       	ldd	r24, Y+1	; 0x01
    1792:	9a 81       	ldd	r25, Y+2	; 0x02
    1794:	fc 01       	movw	r30, r24
    1796:	20 83       	st	Z, r18
    1798:	00 00       	nop
    179a:	25 96       	adiw	r28, 0x05	; 5
    179c:	cd bf       	out	0x3d, r28	; 61
    179e:	de bf       	out	0x3e, r29	; 62
    17a0:	df 91       	pop	r29
    17a2:	cf 91       	pop	r28
    17a4:	08 95       	ret

000017a6 <PORTA_set_pin_dir>:
    17a6:	cf 93       	push	r28
    17a8:	df 93       	push	r29
    17aa:	00 d0       	rcall	.+0      	; 0x17ac <PORTA_set_pin_dir+0x6>
    17ac:	1f 92       	push	r1
    17ae:	cd b7       	in	r28, 0x3d	; 61
    17b0:	de b7       	in	r29, 0x3e	; 62
    17b2:	89 83       	std	Y+1, r24	; 0x01
    17b4:	6a 83       	std	Y+2, r22	; 0x02
    17b6:	7b 83       	std	Y+3, r23	; 0x03
    17b8:	8a 81       	ldd	r24, Y+2	; 0x02
    17ba:	9b 81       	ldd	r25, Y+3	; 0x03
    17bc:	81 30       	cpi	r24, 0x01	; 1
    17be:	91 05       	cpc	r25, r1
    17c0:	e9 f0       	breq	.+58     	; 0x17fc <PORTA_set_pin_dir+0x56>
    17c2:	82 30       	cpi	r24, 0x02	; 2
    17c4:	91 05       	cpc	r25, r1
    17c6:	81 f1       	breq	.+96     	; 0x1828 <PORTA_set_pin_dir+0x82>
    17c8:	89 2b       	or	r24, r25
    17ca:	09 f0       	breq	.+2      	; 0x17ce <PORTA_set_pin_dir+0x28>
    17cc:	3d c0       	rjmp	.+122    	; 0x1848 <PORTA_set_pin_dir+0xa2>
    17ce:	80 e0       	ldi	r24, 0x00	; 0
    17d0:	90 e0       	ldi	r25, 0x00	; 0
    17d2:	fc 01       	movw	r30, r24
    17d4:	80 81       	ld	r24, Z
    17d6:	48 2f       	mov	r20, r24
    17d8:	89 81       	ldd	r24, Y+1	; 0x01
    17da:	28 2f       	mov	r18, r24
    17dc:	30 e0       	ldi	r19, 0x00	; 0
    17de:	81 e0       	ldi	r24, 0x01	; 1
    17e0:	90 e0       	ldi	r25, 0x00	; 0
    17e2:	02 c0       	rjmp	.+4      	; 0x17e8 <PORTA_set_pin_dir+0x42>
    17e4:	88 0f       	add	r24, r24
    17e6:	99 1f       	adc	r25, r25
    17e8:	2a 95       	dec	r18
    17ea:	e2 f7       	brpl	.-8      	; 0x17e4 <PORTA_set_pin_dir+0x3e>
    17ec:	80 95       	com	r24
    17ee:	24 2f       	mov	r18, r20
    17f0:	28 23       	and	r18, r24
    17f2:	80 e0       	ldi	r24, 0x00	; 0
    17f4:	90 e0       	ldi	r25, 0x00	; 0
    17f6:	fc 01       	movw	r30, r24
    17f8:	20 83       	st	Z, r18
    17fa:	26 c0       	rjmp	.+76     	; 0x1848 <PORTA_set_pin_dir+0xa2>
    17fc:	80 e0       	ldi	r24, 0x00	; 0
    17fe:	90 e0       	ldi	r25, 0x00	; 0
    1800:	fc 01       	movw	r30, r24
    1802:	80 81       	ld	r24, Z
    1804:	48 2f       	mov	r20, r24
    1806:	89 81       	ldd	r24, Y+1	; 0x01
    1808:	28 2f       	mov	r18, r24
    180a:	30 e0       	ldi	r19, 0x00	; 0
    180c:	81 e0       	ldi	r24, 0x01	; 1
    180e:	90 e0       	ldi	r25, 0x00	; 0
    1810:	02 c0       	rjmp	.+4      	; 0x1816 <PORTA_set_pin_dir+0x70>
    1812:	88 0f       	add	r24, r24
    1814:	99 1f       	adc	r25, r25
    1816:	2a 95       	dec	r18
    1818:	e2 f7       	brpl	.-8      	; 0x1812 <PORTA_set_pin_dir+0x6c>
    181a:	24 2f       	mov	r18, r20
    181c:	28 2b       	or	r18, r24
    181e:	80 e0       	ldi	r24, 0x00	; 0
    1820:	90 e0       	ldi	r25, 0x00	; 0
    1822:	fc 01       	movw	r30, r24
    1824:	20 83       	st	Z, r18
    1826:	10 c0       	rjmp	.+32     	; 0x1848 <PORTA_set_pin_dir+0xa2>
    1828:	89 81       	ldd	r24, Y+1	; 0x01
    182a:	88 2f       	mov	r24, r24
    182c:	90 e0       	ldi	r25, 0x00	; 0
    182e:	80 5f       	subi	r24, 0xF0	; 240
    1830:	9b 4f       	sbci	r25, 0xFB	; 251
    1832:	fc 01       	movw	r30, r24
    1834:	20 81       	ld	r18, Z
    1836:	89 81       	ldd	r24, Y+1	; 0x01
    1838:	88 2f       	mov	r24, r24
    183a:	90 e0       	ldi	r25, 0x00	; 0
    183c:	80 5f       	subi	r24, 0xF0	; 240
    183e:	9b 4f       	sbci	r25, 0xFB	; 251
    1840:	28 60       	ori	r18, 0x08	; 8
    1842:	fc 01       	movw	r30, r24
    1844:	20 83       	st	Z, r18
    1846:	00 00       	nop
    1848:	00 00       	nop
    184a:	23 96       	adiw	r28, 0x03	; 3
    184c:	cd bf       	out	0x3d, r28	; 61
    184e:	de bf       	out	0x3e, r29	; 62
    1850:	df 91       	pop	r29
    1852:	cf 91       	pop	r28
    1854:	08 95       	ret

00001856 <PORTA_set_pin_level>:
    1856:	cf 93       	push	r28
    1858:	df 93       	push	r29
    185a:	00 d0       	rcall	.+0      	; 0x185c <PORTA_set_pin_level+0x6>
    185c:	cd b7       	in	r28, 0x3d	; 61
    185e:	de b7       	in	r29, 0x3e	; 62
    1860:	89 83       	std	Y+1, r24	; 0x01
    1862:	6a 83       	std	Y+2, r22	; 0x02
    1864:	8a 81       	ldd	r24, Y+2	; 0x02
    1866:	88 23       	and	r24, r24
    1868:	b1 f0       	breq	.+44     	; 0x1896 <PORTA_set_pin_level+0x40>
    186a:	80 e0       	ldi	r24, 0x00	; 0
    186c:	90 e0       	ldi	r25, 0x00	; 0
    186e:	fc 01       	movw	r30, r24
    1870:	81 81       	ldd	r24, Z+1	; 0x01
    1872:	48 2f       	mov	r20, r24
    1874:	89 81       	ldd	r24, Y+1	; 0x01
    1876:	28 2f       	mov	r18, r24
    1878:	30 e0       	ldi	r19, 0x00	; 0
    187a:	81 e0       	ldi	r24, 0x01	; 1
    187c:	90 e0       	ldi	r25, 0x00	; 0
    187e:	02 c0       	rjmp	.+4      	; 0x1884 <PORTA_set_pin_level+0x2e>
    1880:	88 0f       	add	r24, r24
    1882:	99 1f       	adc	r25, r25
    1884:	2a 95       	dec	r18
    1886:	e2 f7       	brpl	.-8      	; 0x1880 <PORTA_set_pin_level+0x2a>
    1888:	24 2f       	mov	r18, r20
    188a:	28 2b       	or	r18, r24
    188c:	80 e0       	ldi	r24, 0x00	; 0
    188e:	90 e0       	ldi	r25, 0x00	; 0
    1890:	fc 01       	movw	r30, r24
    1892:	21 83       	std	Z+1, r18	; 0x01
    1894:	16 c0       	rjmp	.+44     	; 0x18c2 <PORTA_set_pin_level+0x6c>
    1896:	80 e0       	ldi	r24, 0x00	; 0
    1898:	90 e0       	ldi	r25, 0x00	; 0
    189a:	fc 01       	movw	r30, r24
    189c:	81 81       	ldd	r24, Z+1	; 0x01
    189e:	48 2f       	mov	r20, r24
    18a0:	89 81       	ldd	r24, Y+1	; 0x01
    18a2:	28 2f       	mov	r18, r24
    18a4:	30 e0       	ldi	r19, 0x00	; 0
    18a6:	81 e0       	ldi	r24, 0x01	; 1
    18a8:	90 e0       	ldi	r25, 0x00	; 0
    18aa:	02 c0       	rjmp	.+4      	; 0x18b0 <PORTA_set_pin_level+0x5a>
    18ac:	88 0f       	add	r24, r24
    18ae:	99 1f       	adc	r25, r25
    18b0:	2a 95       	dec	r18
    18b2:	e2 f7       	brpl	.-8      	; 0x18ac <PORTA_set_pin_level+0x56>
    18b4:	80 95       	com	r24
    18b6:	24 2f       	mov	r18, r20
    18b8:	28 23       	and	r18, r24
    18ba:	80 e0       	ldi	r24, 0x00	; 0
    18bc:	90 e0       	ldi	r25, 0x00	; 0
    18be:	fc 01       	movw	r30, r24
    18c0:	21 83       	std	Z+1, r18	; 0x01
    18c2:	00 00       	nop
    18c4:	0f 90       	pop	r0
    18c6:	0f 90       	pop	r0
    18c8:	df 91       	pop	r29
    18ca:	cf 91       	pop	r28
    18cc:	08 95       	ret

000018ce <PORTA_get_port_level>:
    18ce:	cf 93       	push	r28
    18d0:	df 93       	push	r29
    18d2:	cd b7       	in	r28, 0x3d	; 61
    18d4:	de b7       	in	r29, 0x3e	; 62
    18d6:	80 e0       	ldi	r24, 0x00	; 0
    18d8:	90 e0       	ldi	r25, 0x00	; 0
    18da:	fc 01       	movw	r30, r24
    18dc:	82 81       	ldd	r24, Z+2	; 0x02
    18de:	df 91       	pop	r29
    18e0:	cf 91       	pop	r28
    18e2:	08 95       	ret

000018e4 <PORTB_set_pin_dir>:
    18e4:	cf 93       	push	r28
    18e6:	df 93       	push	r29
    18e8:	00 d0       	rcall	.+0      	; 0x18ea <PORTB_set_pin_dir+0x6>
    18ea:	1f 92       	push	r1
    18ec:	cd b7       	in	r28, 0x3d	; 61
    18ee:	de b7       	in	r29, 0x3e	; 62
    18f0:	89 83       	std	Y+1, r24	; 0x01
    18f2:	6a 83       	std	Y+2, r22	; 0x02
    18f4:	7b 83       	std	Y+3, r23	; 0x03
    18f6:	8a 81       	ldd	r24, Y+2	; 0x02
    18f8:	9b 81       	ldd	r25, Y+3	; 0x03
    18fa:	81 30       	cpi	r24, 0x01	; 1
    18fc:	91 05       	cpc	r25, r1
    18fe:	e9 f0       	breq	.+58     	; 0x193a <PORTB_set_pin_dir+0x56>
    1900:	82 30       	cpi	r24, 0x02	; 2
    1902:	91 05       	cpc	r25, r1
    1904:	81 f1       	breq	.+96     	; 0x1966 <PORTB_set_pin_dir+0x82>
    1906:	89 2b       	or	r24, r25
    1908:	09 f0       	breq	.+2      	; 0x190c <PORTB_set_pin_dir+0x28>
    190a:	3d c0       	rjmp	.+122    	; 0x1986 <PORTB_set_pin_dir+0xa2>
    190c:	84 e0       	ldi	r24, 0x04	; 4
    190e:	90 e0       	ldi	r25, 0x00	; 0
    1910:	fc 01       	movw	r30, r24
    1912:	80 81       	ld	r24, Z
    1914:	48 2f       	mov	r20, r24
    1916:	89 81       	ldd	r24, Y+1	; 0x01
    1918:	28 2f       	mov	r18, r24
    191a:	30 e0       	ldi	r19, 0x00	; 0
    191c:	81 e0       	ldi	r24, 0x01	; 1
    191e:	90 e0       	ldi	r25, 0x00	; 0
    1920:	02 c0       	rjmp	.+4      	; 0x1926 <PORTB_set_pin_dir+0x42>
    1922:	88 0f       	add	r24, r24
    1924:	99 1f       	adc	r25, r25
    1926:	2a 95       	dec	r18
    1928:	e2 f7       	brpl	.-8      	; 0x1922 <PORTB_set_pin_dir+0x3e>
    192a:	80 95       	com	r24
    192c:	24 2f       	mov	r18, r20
    192e:	28 23       	and	r18, r24
    1930:	84 e0       	ldi	r24, 0x04	; 4
    1932:	90 e0       	ldi	r25, 0x00	; 0
    1934:	fc 01       	movw	r30, r24
    1936:	20 83       	st	Z, r18
    1938:	26 c0       	rjmp	.+76     	; 0x1986 <PORTB_set_pin_dir+0xa2>
    193a:	84 e0       	ldi	r24, 0x04	; 4
    193c:	90 e0       	ldi	r25, 0x00	; 0
    193e:	fc 01       	movw	r30, r24
    1940:	80 81       	ld	r24, Z
    1942:	48 2f       	mov	r20, r24
    1944:	89 81       	ldd	r24, Y+1	; 0x01
    1946:	28 2f       	mov	r18, r24
    1948:	30 e0       	ldi	r19, 0x00	; 0
    194a:	81 e0       	ldi	r24, 0x01	; 1
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	02 c0       	rjmp	.+4      	; 0x1954 <PORTB_set_pin_dir+0x70>
    1950:	88 0f       	add	r24, r24
    1952:	99 1f       	adc	r25, r25
    1954:	2a 95       	dec	r18
    1956:	e2 f7       	brpl	.-8      	; 0x1950 <PORTB_set_pin_dir+0x6c>
    1958:	24 2f       	mov	r18, r20
    195a:	28 2b       	or	r18, r24
    195c:	84 e0       	ldi	r24, 0x04	; 4
    195e:	90 e0       	ldi	r25, 0x00	; 0
    1960:	fc 01       	movw	r30, r24
    1962:	20 83       	st	Z, r18
    1964:	10 c0       	rjmp	.+32     	; 0x1986 <PORTB_set_pin_dir+0xa2>
    1966:	89 81       	ldd	r24, Y+1	; 0x01
    1968:	88 2f       	mov	r24, r24
    196a:	90 e0       	ldi	r25, 0x00	; 0
    196c:	80 5d       	subi	r24, 0xD0	; 208
    196e:	9b 4f       	sbci	r25, 0xFB	; 251
    1970:	fc 01       	movw	r30, r24
    1972:	20 81       	ld	r18, Z
    1974:	89 81       	ldd	r24, Y+1	; 0x01
    1976:	88 2f       	mov	r24, r24
    1978:	90 e0       	ldi	r25, 0x00	; 0
    197a:	80 5d       	subi	r24, 0xD0	; 208
    197c:	9b 4f       	sbci	r25, 0xFB	; 251
    197e:	28 60       	ori	r18, 0x08	; 8
    1980:	fc 01       	movw	r30, r24
    1982:	20 83       	st	Z, r18
    1984:	00 00       	nop
    1986:	00 00       	nop
    1988:	23 96       	adiw	r28, 0x03	; 3
    198a:	cd bf       	out	0x3d, r28	; 61
    198c:	de bf       	out	0x3e, r29	; 62
    198e:	df 91       	pop	r29
    1990:	cf 91       	pop	r28
    1992:	08 95       	ret

00001994 <PORTB_set_pin_level>:
    1994:	cf 93       	push	r28
    1996:	df 93       	push	r29
    1998:	00 d0       	rcall	.+0      	; 0x199a <PORTB_set_pin_level+0x6>
    199a:	cd b7       	in	r28, 0x3d	; 61
    199c:	de b7       	in	r29, 0x3e	; 62
    199e:	89 83       	std	Y+1, r24	; 0x01
    19a0:	6a 83       	std	Y+2, r22	; 0x02
    19a2:	8a 81       	ldd	r24, Y+2	; 0x02
    19a4:	88 23       	and	r24, r24
    19a6:	b1 f0       	breq	.+44     	; 0x19d4 <PORTB_set_pin_level+0x40>
    19a8:	84 e0       	ldi	r24, 0x04	; 4
    19aa:	90 e0       	ldi	r25, 0x00	; 0
    19ac:	fc 01       	movw	r30, r24
    19ae:	81 81       	ldd	r24, Z+1	; 0x01
    19b0:	48 2f       	mov	r20, r24
    19b2:	89 81       	ldd	r24, Y+1	; 0x01
    19b4:	28 2f       	mov	r18, r24
    19b6:	30 e0       	ldi	r19, 0x00	; 0
    19b8:	81 e0       	ldi	r24, 0x01	; 1
    19ba:	90 e0       	ldi	r25, 0x00	; 0
    19bc:	02 c0       	rjmp	.+4      	; 0x19c2 <PORTB_set_pin_level+0x2e>
    19be:	88 0f       	add	r24, r24
    19c0:	99 1f       	adc	r25, r25
    19c2:	2a 95       	dec	r18
    19c4:	e2 f7       	brpl	.-8      	; 0x19be <PORTB_set_pin_level+0x2a>
    19c6:	24 2f       	mov	r18, r20
    19c8:	28 2b       	or	r18, r24
    19ca:	84 e0       	ldi	r24, 0x04	; 4
    19cc:	90 e0       	ldi	r25, 0x00	; 0
    19ce:	fc 01       	movw	r30, r24
    19d0:	21 83       	std	Z+1, r18	; 0x01
    19d2:	16 c0       	rjmp	.+44     	; 0x1a00 <PORTB_set_pin_level+0x6c>
    19d4:	84 e0       	ldi	r24, 0x04	; 4
    19d6:	90 e0       	ldi	r25, 0x00	; 0
    19d8:	fc 01       	movw	r30, r24
    19da:	81 81       	ldd	r24, Z+1	; 0x01
    19dc:	48 2f       	mov	r20, r24
    19de:	89 81       	ldd	r24, Y+1	; 0x01
    19e0:	28 2f       	mov	r18, r24
    19e2:	30 e0       	ldi	r19, 0x00	; 0
    19e4:	81 e0       	ldi	r24, 0x01	; 1
    19e6:	90 e0       	ldi	r25, 0x00	; 0
    19e8:	02 c0       	rjmp	.+4      	; 0x19ee <PORTB_set_pin_level+0x5a>
    19ea:	88 0f       	add	r24, r24
    19ec:	99 1f       	adc	r25, r25
    19ee:	2a 95       	dec	r18
    19f0:	e2 f7       	brpl	.-8      	; 0x19ea <PORTB_set_pin_level+0x56>
    19f2:	80 95       	com	r24
    19f4:	24 2f       	mov	r18, r20
    19f6:	28 23       	and	r18, r24
    19f8:	84 e0       	ldi	r24, 0x04	; 4
    19fa:	90 e0       	ldi	r25, 0x00	; 0
    19fc:	fc 01       	movw	r30, r24
    19fe:	21 83       	std	Z+1, r18	; 0x01
    1a00:	00 00       	nop
    1a02:	0f 90       	pop	r0
    1a04:	0f 90       	pop	r0
    1a06:	df 91       	pop	r29
    1a08:	cf 91       	pop	r28
    1a0a:	08 95       	ret

00001a0c <PORTC_set_pin_pull_mode>:
    1a0c:	cf 93       	push	r28
    1a0e:	df 93       	push	r29
    1a10:	cd b7       	in	r28, 0x3d	; 61
    1a12:	de b7       	in	r29, 0x3e	; 62
    1a14:	25 97       	sbiw	r28, 0x05	; 5
    1a16:	cd bf       	out	0x3d, r28	; 61
    1a18:	de bf       	out	0x3e, r29	; 62
    1a1a:	8b 83       	std	Y+3, r24	; 0x03
    1a1c:	6c 83       	std	Y+4, r22	; 0x04
    1a1e:	7d 83       	std	Y+5, r23	; 0x05
    1a20:	8b 81       	ldd	r24, Y+3	; 0x03
    1a22:	88 2f       	mov	r24, r24
    1a24:	90 e0       	ldi	r25, 0x00	; 0
    1a26:	80 5b       	subi	r24, 0xB0	; 176
    1a28:	9b 4f       	sbci	r25, 0xFB	; 251
    1a2a:	89 83       	std	Y+1, r24	; 0x01
    1a2c:	9a 83       	std	Y+2, r25	; 0x02
    1a2e:	8c 81       	ldd	r24, Y+4	; 0x04
    1a30:	9d 81       	ldd	r25, Y+5	; 0x05
    1a32:	01 97       	sbiw	r24, 0x01	; 1
    1a34:	59 f4       	brne	.+22     	; 0x1a4c <PORTC_set_pin_pull_mode+0x40>
    1a36:	89 81       	ldd	r24, Y+1	; 0x01
    1a38:	9a 81       	ldd	r25, Y+2	; 0x02
    1a3a:	fc 01       	movw	r30, r24
    1a3c:	80 81       	ld	r24, Z
    1a3e:	28 2f       	mov	r18, r24
    1a40:	28 60       	ori	r18, 0x08	; 8
    1a42:	89 81       	ldd	r24, Y+1	; 0x01
    1a44:	9a 81       	ldd	r25, Y+2	; 0x02
    1a46:	fc 01       	movw	r30, r24
    1a48:	20 83       	st	Z, r18
    1a4a:	0e c0       	rjmp	.+28     	; 0x1a68 <PORTC_set_pin_pull_mode+0x5c>
    1a4c:	8c 81       	ldd	r24, Y+4	; 0x04
    1a4e:	9d 81       	ldd	r25, Y+5	; 0x05
    1a50:	89 2b       	or	r24, r25
    1a52:	51 f4       	brne	.+20     	; 0x1a68 <PORTC_set_pin_pull_mode+0x5c>
    1a54:	89 81       	ldd	r24, Y+1	; 0x01
    1a56:	9a 81       	ldd	r25, Y+2	; 0x02
    1a58:	fc 01       	movw	r30, r24
    1a5a:	80 81       	ld	r24, Z
    1a5c:	28 2f       	mov	r18, r24
    1a5e:	27 7f       	andi	r18, 0xF7	; 247
    1a60:	89 81       	ldd	r24, Y+1	; 0x01
    1a62:	9a 81       	ldd	r25, Y+2	; 0x02
    1a64:	fc 01       	movw	r30, r24
    1a66:	20 83       	st	Z, r18
    1a68:	00 00       	nop
    1a6a:	25 96       	adiw	r28, 0x05	; 5
    1a6c:	cd bf       	out	0x3d, r28	; 61
    1a6e:	de bf       	out	0x3e, r29	; 62
    1a70:	df 91       	pop	r29
    1a72:	cf 91       	pop	r28
    1a74:	08 95       	ret

00001a76 <PORTC_set_pin_dir>:
    1a76:	cf 93       	push	r28
    1a78:	df 93       	push	r29
    1a7a:	00 d0       	rcall	.+0      	; 0x1a7c <PORTC_set_pin_dir+0x6>
    1a7c:	1f 92       	push	r1
    1a7e:	cd b7       	in	r28, 0x3d	; 61
    1a80:	de b7       	in	r29, 0x3e	; 62
    1a82:	89 83       	std	Y+1, r24	; 0x01
    1a84:	6a 83       	std	Y+2, r22	; 0x02
    1a86:	7b 83       	std	Y+3, r23	; 0x03
    1a88:	8a 81       	ldd	r24, Y+2	; 0x02
    1a8a:	9b 81       	ldd	r25, Y+3	; 0x03
    1a8c:	81 30       	cpi	r24, 0x01	; 1
    1a8e:	91 05       	cpc	r25, r1
    1a90:	e9 f0       	breq	.+58     	; 0x1acc <PORTC_set_pin_dir+0x56>
    1a92:	82 30       	cpi	r24, 0x02	; 2
    1a94:	91 05       	cpc	r25, r1
    1a96:	81 f1       	breq	.+96     	; 0x1af8 <PORTC_set_pin_dir+0x82>
    1a98:	89 2b       	or	r24, r25
    1a9a:	09 f0       	breq	.+2      	; 0x1a9e <PORTC_set_pin_dir+0x28>
    1a9c:	3d c0       	rjmp	.+122    	; 0x1b18 <PORTC_set_pin_dir+0xa2>
    1a9e:	88 e0       	ldi	r24, 0x08	; 8
    1aa0:	90 e0       	ldi	r25, 0x00	; 0
    1aa2:	fc 01       	movw	r30, r24
    1aa4:	80 81       	ld	r24, Z
    1aa6:	48 2f       	mov	r20, r24
    1aa8:	89 81       	ldd	r24, Y+1	; 0x01
    1aaa:	28 2f       	mov	r18, r24
    1aac:	30 e0       	ldi	r19, 0x00	; 0
    1aae:	81 e0       	ldi	r24, 0x01	; 1
    1ab0:	90 e0       	ldi	r25, 0x00	; 0
    1ab2:	02 c0       	rjmp	.+4      	; 0x1ab8 <PORTC_set_pin_dir+0x42>
    1ab4:	88 0f       	add	r24, r24
    1ab6:	99 1f       	adc	r25, r25
    1ab8:	2a 95       	dec	r18
    1aba:	e2 f7       	brpl	.-8      	; 0x1ab4 <PORTC_set_pin_dir+0x3e>
    1abc:	80 95       	com	r24
    1abe:	24 2f       	mov	r18, r20
    1ac0:	28 23       	and	r18, r24
    1ac2:	88 e0       	ldi	r24, 0x08	; 8
    1ac4:	90 e0       	ldi	r25, 0x00	; 0
    1ac6:	fc 01       	movw	r30, r24
    1ac8:	20 83       	st	Z, r18
    1aca:	26 c0       	rjmp	.+76     	; 0x1b18 <PORTC_set_pin_dir+0xa2>
    1acc:	88 e0       	ldi	r24, 0x08	; 8
    1ace:	90 e0       	ldi	r25, 0x00	; 0
    1ad0:	fc 01       	movw	r30, r24
    1ad2:	80 81       	ld	r24, Z
    1ad4:	48 2f       	mov	r20, r24
    1ad6:	89 81       	ldd	r24, Y+1	; 0x01
    1ad8:	28 2f       	mov	r18, r24
    1ada:	30 e0       	ldi	r19, 0x00	; 0
    1adc:	81 e0       	ldi	r24, 0x01	; 1
    1ade:	90 e0       	ldi	r25, 0x00	; 0
    1ae0:	02 c0       	rjmp	.+4      	; 0x1ae6 <PORTC_set_pin_dir+0x70>
    1ae2:	88 0f       	add	r24, r24
    1ae4:	99 1f       	adc	r25, r25
    1ae6:	2a 95       	dec	r18
    1ae8:	e2 f7       	brpl	.-8      	; 0x1ae2 <PORTC_set_pin_dir+0x6c>
    1aea:	24 2f       	mov	r18, r20
    1aec:	28 2b       	or	r18, r24
    1aee:	88 e0       	ldi	r24, 0x08	; 8
    1af0:	90 e0       	ldi	r25, 0x00	; 0
    1af2:	fc 01       	movw	r30, r24
    1af4:	20 83       	st	Z, r18
    1af6:	10 c0       	rjmp	.+32     	; 0x1b18 <PORTC_set_pin_dir+0xa2>
    1af8:	89 81       	ldd	r24, Y+1	; 0x01
    1afa:	88 2f       	mov	r24, r24
    1afc:	90 e0       	ldi	r25, 0x00	; 0
    1afe:	80 5b       	subi	r24, 0xB0	; 176
    1b00:	9b 4f       	sbci	r25, 0xFB	; 251
    1b02:	fc 01       	movw	r30, r24
    1b04:	20 81       	ld	r18, Z
    1b06:	89 81       	ldd	r24, Y+1	; 0x01
    1b08:	88 2f       	mov	r24, r24
    1b0a:	90 e0       	ldi	r25, 0x00	; 0
    1b0c:	80 5b       	subi	r24, 0xB0	; 176
    1b0e:	9b 4f       	sbci	r25, 0xFB	; 251
    1b10:	28 60       	ori	r18, 0x08	; 8
    1b12:	fc 01       	movw	r30, r24
    1b14:	20 83       	st	Z, r18
    1b16:	00 00       	nop
    1b18:	00 00       	nop
    1b1a:	23 96       	adiw	r28, 0x03	; 3
    1b1c:	cd bf       	out	0x3d, r28	; 61
    1b1e:	de bf       	out	0x3e, r29	; 62
    1b20:	df 91       	pop	r29
    1b22:	cf 91       	pop	r28
    1b24:	08 95       	ret

00001b26 <PORTC_set_pin_level>:
    1b26:	cf 93       	push	r28
    1b28:	df 93       	push	r29
    1b2a:	00 d0       	rcall	.+0      	; 0x1b2c <PORTC_set_pin_level+0x6>
    1b2c:	cd b7       	in	r28, 0x3d	; 61
    1b2e:	de b7       	in	r29, 0x3e	; 62
    1b30:	89 83       	std	Y+1, r24	; 0x01
    1b32:	6a 83       	std	Y+2, r22	; 0x02
    1b34:	8a 81       	ldd	r24, Y+2	; 0x02
    1b36:	88 23       	and	r24, r24
    1b38:	b1 f0       	breq	.+44     	; 0x1b66 <PORTC_set_pin_level+0x40>
    1b3a:	88 e0       	ldi	r24, 0x08	; 8
    1b3c:	90 e0       	ldi	r25, 0x00	; 0
    1b3e:	fc 01       	movw	r30, r24
    1b40:	81 81       	ldd	r24, Z+1	; 0x01
    1b42:	48 2f       	mov	r20, r24
    1b44:	89 81       	ldd	r24, Y+1	; 0x01
    1b46:	28 2f       	mov	r18, r24
    1b48:	30 e0       	ldi	r19, 0x00	; 0
    1b4a:	81 e0       	ldi	r24, 0x01	; 1
    1b4c:	90 e0       	ldi	r25, 0x00	; 0
    1b4e:	02 c0       	rjmp	.+4      	; 0x1b54 <PORTC_set_pin_level+0x2e>
    1b50:	88 0f       	add	r24, r24
    1b52:	99 1f       	adc	r25, r25
    1b54:	2a 95       	dec	r18
    1b56:	e2 f7       	brpl	.-8      	; 0x1b50 <PORTC_set_pin_level+0x2a>
    1b58:	24 2f       	mov	r18, r20
    1b5a:	28 2b       	or	r18, r24
    1b5c:	88 e0       	ldi	r24, 0x08	; 8
    1b5e:	90 e0       	ldi	r25, 0x00	; 0
    1b60:	fc 01       	movw	r30, r24
    1b62:	21 83       	std	Z+1, r18	; 0x01
    1b64:	16 c0       	rjmp	.+44     	; 0x1b92 <PORTC_set_pin_level+0x6c>
    1b66:	88 e0       	ldi	r24, 0x08	; 8
    1b68:	90 e0       	ldi	r25, 0x00	; 0
    1b6a:	fc 01       	movw	r30, r24
    1b6c:	81 81       	ldd	r24, Z+1	; 0x01
    1b6e:	48 2f       	mov	r20, r24
    1b70:	89 81       	ldd	r24, Y+1	; 0x01
    1b72:	28 2f       	mov	r18, r24
    1b74:	30 e0       	ldi	r19, 0x00	; 0
    1b76:	81 e0       	ldi	r24, 0x01	; 1
    1b78:	90 e0       	ldi	r25, 0x00	; 0
    1b7a:	02 c0       	rjmp	.+4      	; 0x1b80 <PORTC_set_pin_level+0x5a>
    1b7c:	88 0f       	add	r24, r24
    1b7e:	99 1f       	adc	r25, r25
    1b80:	2a 95       	dec	r18
    1b82:	e2 f7       	brpl	.-8      	; 0x1b7c <PORTC_set_pin_level+0x56>
    1b84:	80 95       	com	r24
    1b86:	24 2f       	mov	r18, r20
    1b88:	28 23       	and	r18, r24
    1b8a:	88 e0       	ldi	r24, 0x08	; 8
    1b8c:	90 e0       	ldi	r25, 0x00	; 0
    1b8e:	fc 01       	movw	r30, r24
    1b90:	21 83       	std	Z+1, r18	; 0x01
    1b92:	00 00       	nop
    1b94:	0f 90       	pop	r0
    1b96:	0f 90       	pop	r0
    1b98:	df 91       	pop	r29
    1b9a:	cf 91       	pop	r28
    1b9c:	08 95       	ret

00001b9e <PORTE_set_pin_dir>:
    1b9e:	cf 93       	push	r28
    1ba0:	df 93       	push	r29
    1ba2:	00 d0       	rcall	.+0      	; 0x1ba4 <PORTE_set_pin_dir+0x6>
    1ba4:	1f 92       	push	r1
    1ba6:	cd b7       	in	r28, 0x3d	; 61
    1ba8:	de b7       	in	r29, 0x3e	; 62
    1baa:	89 83       	std	Y+1, r24	; 0x01
    1bac:	6a 83       	std	Y+2, r22	; 0x02
    1bae:	7b 83       	std	Y+3, r23	; 0x03
    1bb0:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb2:	9b 81       	ldd	r25, Y+3	; 0x03
    1bb4:	81 30       	cpi	r24, 0x01	; 1
    1bb6:	91 05       	cpc	r25, r1
    1bb8:	e9 f0       	breq	.+58     	; 0x1bf4 <PORTE_set_pin_dir+0x56>
    1bba:	82 30       	cpi	r24, 0x02	; 2
    1bbc:	91 05       	cpc	r25, r1
    1bbe:	81 f1       	breq	.+96     	; 0x1c20 <PORTE_set_pin_dir+0x82>
    1bc0:	89 2b       	or	r24, r25
    1bc2:	09 f0       	breq	.+2      	; 0x1bc6 <PORTE_set_pin_dir+0x28>
    1bc4:	3d c0       	rjmp	.+122    	; 0x1c40 <PORTE_set_pin_dir+0xa2>
    1bc6:	80 e1       	ldi	r24, 0x10	; 16
    1bc8:	90 e0       	ldi	r25, 0x00	; 0
    1bca:	fc 01       	movw	r30, r24
    1bcc:	80 81       	ld	r24, Z
    1bce:	48 2f       	mov	r20, r24
    1bd0:	89 81       	ldd	r24, Y+1	; 0x01
    1bd2:	28 2f       	mov	r18, r24
    1bd4:	30 e0       	ldi	r19, 0x00	; 0
    1bd6:	81 e0       	ldi	r24, 0x01	; 1
    1bd8:	90 e0       	ldi	r25, 0x00	; 0
    1bda:	02 c0       	rjmp	.+4      	; 0x1be0 <PORTE_set_pin_dir+0x42>
    1bdc:	88 0f       	add	r24, r24
    1bde:	99 1f       	adc	r25, r25
    1be0:	2a 95       	dec	r18
    1be2:	e2 f7       	brpl	.-8      	; 0x1bdc <PORTE_set_pin_dir+0x3e>
    1be4:	80 95       	com	r24
    1be6:	24 2f       	mov	r18, r20
    1be8:	28 23       	and	r18, r24
    1bea:	80 e1       	ldi	r24, 0x10	; 16
    1bec:	90 e0       	ldi	r25, 0x00	; 0
    1bee:	fc 01       	movw	r30, r24
    1bf0:	20 83       	st	Z, r18
    1bf2:	26 c0       	rjmp	.+76     	; 0x1c40 <PORTE_set_pin_dir+0xa2>
    1bf4:	80 e1       	ldi	r24, 0x10	; 16
    1bf6:	90 e0       	ldi	r25, 0x00	; 0
    1bf8:	fc 01       	movw	r30, r24
    1bfa:	80 81       	ld	r24, Z
    1bfc:	48 2f       	mov	r20, r24
    1bfe:	89 81       	ldd	r24, Y+1	; 0x01
    1c00:	28 2f       	mov	r18, r24
    1c02:	30 e0       	ldi	r19, 0x00	; 0
    1c04:	81 e0       	ldi	r24, 0x01	; 1
    1c06:	90 e0       	ldi	r25, 0x00	; 0
    1c08:	02 c0       	rjmp	.+4      	; 0x1c0e <PORTE_set_pin_dir+0x70>
    1c0a:	88 0f       	add	r24, r24
    1c0c:	99 1f       	adc	r25, r25
    1c0e:	2a 95       	dec	r18
    1c10:	e2 f7       	brpl	.-8      	; 0x1c0a <PORTE_set_pin_dir+0x6c>
    1c12:	24 2f       	mov	r18, r20
    1c14:	28 2b       	or	r18, r24
    1c16:	80 e1       	ldi	r24, 0x10	; 16
    1c18:	90 e0       	ldi	r25, 0x00	; 0
    1c1a:	fc 01       	movw	r30, r24
    1c1c:	20 83       	st	Z, r18
    1c1e:	10 c0       	rjmp	.+32     	; 0x1c40 <PORTE_set_pin_dir+0xa2>
    1c20:	89 81       	ldd	r24, Y+1	; 0x01
    1c22:	88 2f       	mov	r24, r24
    1c24:	90 e0       	ldi	r25, 0x00	; 0
    1c26:	80 57       	subi	r24, 0x70	; 112
    1c28:	9b 4f       	sbci	r25, 0xFB	; 251
    1c2a:	fc 01       	movw	r30, r24
    1c2c:	20 81       	ld	r18, Z
    1c2e:	89 81       	ldd	r24, Y+1	; 0x01
    1c30:	88 2f       	mov	r24, r24
    1c32:	90 e0       	ldi	r25, 0x00	; 0
    1c34:	80 57       	subi	r24, 0x70	; 112
    1c36:	9b 4f       	sbci	r25, 0xFB	; 251
    1c38:	28 60       	ori	r18, 0x08	; 8
    1c3a:	fc 01       	movw	r30, r24
    1c3c:	20 83       	st	Z, r18
    1c3e:	00 00       	nop
    1c40:	00 00       	nop
    1c42:	23 96       	adiw	r28, 0x03	; 3
    1c44:	cd bf       	out	0x3d, r28	; 61
    1c46:	de bf       	out	0x3e, r29	; 62
    1c48:	df 91       	pop	r29
    1c4a:	cf 91       	pop	r28
    1c4c:	08 95       	ret

00001c4e <PORTE_set_pin_level>:
    1c4e:	cf 93       	push	r28
    1c50:	df 93       	push	r29
    1c52:	00 d0       	rcall	.+0      	; 0x1c54 <PORTE_set_pin_level+0x6>
    1c54:	cd b7       	in	r28, 0x3d	; 61
    1c56:	de b7       	in	r29, 0x3e	; 62
    1c58:	89 83       	std	Y+1, r24	; 0x01
    1c5a:	6a 83       	std	Y+2, r22	; 0x02
    1c5c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c5e:	88 23       	and	r24, r24
    1c60:	b1 f0       	breq	.+44     	; 0x1c8e <PORTE_set_pin_level+0x40>
    1c62:	80 e1       	ldi	r24, 0x10	; 16
    1c64:	90 e0       	ldi	r25, 0x00	; 0
    1c66:	fc 01       	movw	r30, r24
    1c68:	81 81       	ldd	r24, Z+1	; 0x01
    1c6a:	48 2f       	mov	r20, r24
    1c6c:	89 81       	ldd	r24, Y+1	; 0x01
    1c6e:	28 2f       	mov	r18, r24
    1c70:	30 e0       	ldi	r19, 0x00	; 0
    1c72:	81 e0       	ldi	r24, 0x01	; 1
    1c74:	90 e0       	ldi	r25, 0x00	; 0
    1c76:	02 c0       	rjmp	.+4      	; 0x1c7c <PORTE_set_pin_level+0x2e>
    1c78:	88 0f       	add	r24, r24
    1c7a:	99 1f       	adc	r25, r25
    1c7c:	2a 95       	dec	r18
    1c7e:	e2 f7       	brpl	.-8      	; 0x1c78 <PORTE_set_pin_level+0x2a>
    1c80:	24 2f       	mov	r18, r20
    1c82:	28 2b       	or	r18, r24
    1c84:	80 e1       	ldi	r24, 0x10	; 16
    1c86:	90 e0       	ldi	r25, 0x00	; 0
    1c88:	fc 01       	movw	r30, r24
    1c8a:	21 83       	std	Z+1, r18	; 0x01
    1c8c:	16 c0       	rjmp	.+44     	; 0x1cba <PORTE_set_pin_level+0x6c>
    1c8e:	80 e1       	ldi	r24, 0x10	; 16
    1c90:	90 e0       	ldi	r25, 0x00	; 0
    1c92:	fc 01       	movw	r30, r24
    1c94:	81 81       	ldd	r24, Z+1	; 0x01
    1c96:	48 2f       	mov	r20, r24
    1c98:	89 81       	ldd	r24, Y+1	; 0x01
    1c9a:	28 2f       	mov	r18, r24
    1c9c:	30 e0       	ldi	r19, 0x00	; 0
    1c9e:	81 e0       	ldi	r24, 0x01	; 1
    1ca0:	90 e0       	ldi	r25, 0x00	; 0
    1ca2:	02 c0       	rjmp	.+4      	; 0x1ca8 <PORTE_set_pin_level+0x5a>
    1ca4:	88 0f       	add	r24, r24
    1ca6:	99 1f       	adc	r25, r25
    1ca8:	2a 95       	dec	r18
    1caa:	e2 f7       	brpl	.-8      	; 0x1ca4 <PORTE_set_pin_level+0x56>
    1cac:	80 95       	com	r24
    1cae:	24 2f       	mov	r18, r20
    1cb0:	28 23       	and	r18, r24
    1cb2:	80 e1       	ldi	r24, 0x10	; 16
    1cb4:	90 e0       	ldi	r25, 0x00	; 0
    1cb6:	fc 01       	movw	r30, r24
    1cb8:	21 83       	std	Z+1, r18	; 0x01
    1cba:	00 00       	nop
    1cbc:	0f 90       	pop	r0
    1cbe:	0f 90       	pop	r0
    1cc0:	df 91       	pop	r29
    1cc2:	cf 91       	pop	r28
    1cc4:	08 95       	ret

00001cc6 <PORTF_set_pin_pull_mode>:
    1cc6:	cf 93       	push	r28
    1cc8:	df 93       	push	r29
    1cca:	cd b7       	in	r28, 0x3d	; 61
    1ccc:	de b7       	in	r29, 0x3e	; 62
    1cce:	25 97       	sbiw	r28, 0x05	; 5
    1cd0:	cd bf       	out	0x3d, r28	; 61
    1cd2:	de bf       	out	0x3e, r29	; 62
    1cd4:	8b 83       	std	Y+3, r24	; 0x03
    1cd6:	6c 83       	std	Y+4, r22	; 0x04
    1cd8:	7d 83       	std	Y+5, r23	; 0x05
    1cda:	8b 81       	ldd	r24, Y+3	; 0x03
    1cdc:	88 2f       	mov	r24, r24
    1cde:	90 e0       	ldi	r25, 0x00	; 0
    1ce0:	80 55       	subi	r24, 0x50	; 80
    1ce2:	9b 4f       	sbci	r25, 0xFB	; 251
    1ce4:	89 83       	std	Y+1, r24	; 0x01
    1ce6:	9a 83       	std	Y+2, r25	; 0x02
    1ce8:	8c 81       	ldd	r24, Y+4	; 0x04
    1cea:	9d 81       	ldd	r25, Y+5	; 0x05
    1cec:	01 97       	sbiw	r24, 0x01	; 1
    1cee:	59 f4       	brne	.+22     	; 0x1d06 <PORTF_set_pin_pull_mode+0x40>
    1cf0:	89 81       	ldd	r24, Y+1	; 0x01
    1cf2:	9a 81       	ldd	r25, Y+2	; 0x02
    1cf4:	fc 01       	movw	r30, r24
    1cf6:	80 81       	ld	r24, Z
    1cf8:	28 2f       	mov	r18, r24
    1cfa:	28 60       	ori	r18, 0x08	; 8
    1cfc:	89 81       	ldd	r24, Y+1	; 0x01
    1cfe:	9a 81       	ldd	r25, Y+2	; 0x02
    1d00:	fc 01       	movw	r30, r24
    1d02:	20 83       	st	Z, r18
    1d04:	0e c0       	rjmp	.+28     	; 0x1d22 <PORTF_set_pin_pull_mode+0x5c>
    1d06:	8c 81       	ldd	r24, Y+4	; 0x04
    1d08:	9d 81       	ldd	r25, Y+5	; 0x05
    1d0a:	89 2b       	or	r24, r25
    1d0c:	51 f4       	brne	.+20     	; 0x1d22 <PORTF_set_pin_pull_mode+0x5c>
    1d0e:	89 81       	ldd	r24, Y+1	; 0x01
    1d10:	9a 81       	ldd	r25, Y+2	; 0x02
    1d12:	fc 01       	movw	r30, r24
    1d14:	80 81       	ld	r24, Z
    1d16:	28 2f       	mov	r18, r24
    1d18:	27 7f       	andi	r18, 0xF7	; 247
    1d1a:	89 81       	ldd	r24, Y+1	; 0x01
    1d1c:	9a 81       	ldd	r25, Y+2	; 0x02
    1d1e:	fc 01       	movw	r30, r24
    1d20:	20 83       	st	Z, r18
    1d22:	00 00       	nop
    1d24:	25 96       	adiw	r28, 0x05	; 5
    1d26:	cd bf       	out	0x3d, r28	; 61
    1d28:	de bf       	out	0x3e, r29	; 62
    1d2a:	df 91       	pop	r29
    1d2c:	cf 91       	pop	r28
    1d2e:	08 95       	ret

00001d30 <PORTF_set_pin_dir>:
    1d30:	cf 93       	push	r28
    1d32:	df 93       	push	r29
    1d34:	00 d0       	rcall	.+0      	; 0x1d36 <PORTF_set_pin_dir+0x6>
    1d36:	1f 92       	push	r1
    1d38:	cd b7       	in	r28, 0x3d	; 61
    1d3a:	de b7       	in	r29, 0x3e	; 62
    1d3c:	89 83       	std	Y+1, r24	; 0x01
    1d3e:	6a 83       	std	Y+2, r22	; 0x02
    1d40:	7b 83       	std	Y+3, r23	; 0x03
    1d42:	8a 81       	ldd	r24, Y+2	; 0x02
    1d44:	9b 81       	ldd	r25, Y+3	; 0x03
    1d46:	81 30       	cpi	r24, 0x01	; 1
    1d48:	91 05       	cpc	r25, r1
    1d4a:	e9 f0       	breq	.+58     	; 0x1d86 <PORTF_set_pin_dir+0x56>
    1d4c:	82 30       	cpi	r24, 0x02	; 2
    1d4e:	91 05       	cpc	r25, r1
    1d50:	81 f1       	breq	.+96     	; 0x1db2 <PORTF_set_pin_dir+0x82>
    1d52:	89 2b       	or	r24, r25
    1d54:	09 f0       	breq	.+2      	; 0x1d58 <PORTF_set_pin_dir+0x28>
    1d56:	3d c0       	rjmp	.+122    	; 0x1dd2 <PORTF_set_pin_dir+0xa2>
    1d58:	84 e1       	ldi	r24, 0x14	; 20
    1d5a:	90 e0       	ldi	r25, 0x00	; 0
    1d5c:	fc 01       	movw	r30, r24
    1d5e:	80 81       	ld	r24, Z
    1d60:	48 2f       	mov	r20, r24
    1d62:	89 81       	ldd	r24, Y+1	; 0x01
    1d64:	28 2f       	mov	r18, r24
    1d66:	30 e0       	ldi	r19, 0x00	; 0
    1d68:	81 e0       	ldi	r24, 0x01	; 1
    1d6a:	90 e0       	ldi	r25, 0x00	; 0
    1d6c:	02 c0       	rjmp	.+4      	; 0x1d72 <PORTF_set_pin_dir+0x42>
    1d6e:	88 0f       	add	r24, r24
    1d70:	99 1f       	adc	r25, r25
    1d72:	2a 95       	dec	r18
    1d74:	e2 f7       	brpl	.-8      	; 0x1d6e <PORTF_set_pin_dir+0x3e>
    1d76:	80 95       	com	r24
    1d78:	24 2f       	mov	r18, r20
    1d7a:	28 23       	and	r18, r24
    1d7c:	84 e1       	ldi	r24, 0x14	; 20
    1d7e:	90 e0       	ldi	r25, 0x00	; 0
    1d80:	fc 01       	movw	r30, r24
    1d82:	20 83       	st	Z, r18
    1d84:	26 c0       	rjmp	.+76     	; 0x1dd2 <PORTF_set_pin_dir+0xa2>
    1d86:	84 e1       	ldi	r24, 0x14	; 20
    1d88:	90 e0       	ldi	r25, 0x00	; 0
    1d8a:	fc 01       	movw	r30, r24
    1d8c:	80 81       	ld	r24, Z
    1d8e:	48 2f       	mov	r20, r24
    1d90:	89 81       	ldd	r24, Y+1	; 0x01
    1d92:	28 2f       	mov	r18, r24
    1d94:	30 e0       	ldi	r19, 0x00	; 0
    1d96:	81 e0       	ldi	r24, 0x01	; 1
    1d98:	90 e0       	ldi	r25, 0x00	; 0
    1d9a:	02 c0       	rjmp	.+4      	; 0x1da0 <PORTF_set_pin_dir+0x70>
    1d9c:	88 0f       	add	r24, r24
    1d9e:	99 1f       	adc	r25, r25
    1da0:	2a 95       	dec	r18
    1da2:	e2 f7       	brpl	.-8      	; 0x1d9c <PORTF_set_pin_dir+0x6c>
    1da4:	24 2f       	mov	r18, r20
    1da6:	28 2b       	or	r18, r24
    1da8:	84 e1       	ldi	r24, 0x14	; 20
    1daa:	90 e0       	ldi	r25, 0x00	; 0
    1dac:	fc 01       	movw	r30, r24
    1dae:	20 83       	st	Z, r18
    1db0:	10 c0       	rjmp	.+32     	; 0x1dd2 <PORTF_set_pin_dir+0xa2>
    1db2:	89 81       	ldd	r24, Y+1	; 0x01
    1db4:	88 2f       	mov	r24, r24
    1db6:	90 e0       	ldi	r25, 0x00	; 0
    1db8:	80 55       	subi	r24, 0x50	; 80
    1dba:	9b 4f       	sbci	r25, 0xFB	; 251
    1dbc:	fc 01       	movw	r30, r24
    1dbe:	20 81       	ld	r18, Z
    1dc0:	89 81       	ldd	r24, Y+1	; 0x01
    1dc2:	88 2f       	mov	r24, r24
    1dc4:	90 e0       	ldi	r25, 0x00	; 0
    1dc6:	80 55       	subi	r24, 0x50	; 80
    1dc8:	9b 4f       	sbci	r25, 0xFB	; 251
    1dca:	28 60       	ori	r18, 0x08	; 8
    1dcc:	fc 01       	movw	r30, r24
    1dce:	20 83       	st	Z, r18
    1dd0:	00 00       	nop
    1dd2:	00 00       	nop
    1dd4:	23 96       	adiw	r28, 0x03	; 3
    1dd6:	cd bf       	out	0x3d, r28	; 61
    1dd8:	de bf       	out	0x3e, r29	; 62
    1dda:	df 91       	pop	r29
    1ddc:	cf 91       	pop	r28
    1dde:	08 95       	ret

00001de0 <PORTF_set_pin_level>:
    1de0:	cf 93       	push	r28
    1de2:	df 93       	push	r29
    1de4:	00 d0       	rcall	.+0      	; 0x1de6 <PORTF_set_pin_level+0x6>
    1de6:	cd b7       	in	r28, 0x3d	; 61
    1de8:	de b7       	in	r29, 0x3e	; 62
    1dea:	89 83       	std	Y+1, r24	; 0x01
    1dec:	6a 83       	std	Y+2, r22	; 0x02
    1dee:	8a 81       	ldd	r24, Y+2	; 0x02
    1df0:	88 23       	and	r24, r24
    1df2:	b1 f0       	breq	.+44     	; 0x1e20 <PORTF_set_pin_level+0x40>
    1df4:	84 e1       	ldi	r24, 0x14	; 20
    1df6:	90 e0       	ldi	r25, 0x00	; 0
    1df8:	fc 01       	movw	r30, r24
    1dfa:	81 81       	ldd	r24, Z+1	; 0x01
    1dfc:	48 2f       	mov	r20, r24
    1dfe:	89 81       	ldd	r24, Y+1	; 0x01
    1e00:	28 2f       	mov	r18, r24
    1e02:	30 e0       	ldi	r19, 0x00	; 0
    1e04:	81 e0       	ldi	r24, 0x01	; 1
    1e06:	90 e0       	ldi	r25, 0x00	; 0
    1e08:	02 c0       	rjmp	.+4      	; 0x1e0e <PORTF_set_pin_level+0x2e>
    1e0a:	88 0f       	add	r24, r24
    1e0c:	99 1f       	adc	r25, r25
    1e0e:	2a 95       	dec	r18
    1e10:	e2 f7       	brpl	.-8      	; 0x1e0a <PORTF_set_pin_level+0x2a>
    1e12:	24 2f       	mov	r18, r20
    1e14:	28 2b       	or	r18, r24
    1e16:	84 e1       	ldi	r24, 0x14	; 20
    1e18:	90 e0       	ldi	r25, 0x00	; 0
    1e1a:	fc 01       	movw	r30, r24
    1e1c:	21 83       	std	Z+1, r18	; 0x01
    1e1e:	16 c0       	rjmp	.+44     	; 0x1e4c <PORTF_set_pin_level+0x6c>
    1e20:	84 e1       	ldi	r24, 0x14	; 20
    1e22:	90 e0       	ldi	r25, 0x00	; 0
    1e24:	fc 01       	movw	r30, r24
    1e26:	81 81       	ldd	r24, Z+1	; 0x01
    1e28:	48 2f       	mov	r20, r24
    1e2a:	89 81       	ldd	r24, Y+1	; 0x01
    1e2c:	28 2f       	mov	r18, r24
    1e2e:	30 e0       	ldi	r19, 0x00	; 0
    1e30:	81 e0       	ldi	r24, 0x01	; 1
    1e32:	90 e0       	ldi	r25, 0x00	; 0
    1e34:	02 c0       	rjmp	.+4      	; 0x1e3a <PORTF_set_pin_level+0x5a>
    1e36:	88 0f       	add	r24, r24
    1e38:	99 1f       	adc	r25, r25
    1e3a:	2a 95       	dec	r18
    1e3c:	e2 f7       	brpl	.-8      	; 0x1e36 <PORTF_set_pin_level+0x56>
    1e3e:	80 95       	com	r24
    1e40:	24 2f       	mov	r18, r20
    1e42:	28 23       	and	r18, r24
    1e44:	84 e1       	ldi	r24, 0x14	; 20
    1e46:	90 e0       	ldi	r25, 0x00	; 0
    1e48:	fc 01       	movw	r30, r24
    1e4a:	21 83       	std	Z+1, r18	; 0x01
    1e4c:	00 00       	nop
    1e4e:	0f 90       	pop	r0
    1e50:	0f 90       	pop	r0
    1e52:	df 91       	pop	r29
    1e54:	cf 91       	pop	r28
    1e56:	08 95       	ret

00001e58 <PORTF_get_port_level>:
    1e58:	cf 93       	push	r28
    1e5a:	df 93       	push	r29
    1e5c:	cd b7       	in	r28, 0x3d	; 61
    1e5e:	de b7       	in	r29, 0x3e	; 62
    1e60:	84 e1       	ldi	r24, 0x14	; 20
    1e62:	90 e0       	ldi	r25, 0x00	; 0
    1e64:	fc 01       	movw	r30, r24
    1e66:	82 81       	ldd	r24, Z+2	; 0x02
    1e68:	df 91       	pop	r29
    1e6a:	cf 91       	pop	r28
    1e6c:	08 95       	ret

00001e6e <_Z8debouncev>:
    1e6e:	cf 93       	push	r28
    1e70:	df 93       	push	r29
    1e72:	cd b7       	in	r28, 0x3d	; 61
    1e74:	de b7       	in	r29, 0x3e	; 62
    1e76:	80 91 eb 40 	lds	r24, 0x40EB	; 0x8040eb <portFpinReadings+0x1>
    1e7a:	80 93 ec 40 	sts	0x40EC, r24	; 0x8040ec <portFpinReadings+0x2>
    1e7e:	80 91 ea 40 	lds	r24, 0x40EA	; 0x8040ea <portFpinReadings>
    1e82:	80 93 eb 40 	sts	0x40EB, r24	; 0x8040eb <portFpinReadings+0x1>
    1e86:	80 91 e8 40 	lds	r24, 0x40E8	; 0x8040e8 <portApinReadings+0x1>
    1e8a:	80 93 e9 40 	sts	0x40E9, r24	; 0x8040e9 <portApinReadings+0x2>
    1e8e:	80 91 e7 40 	lds	r24, 0x40E7	; 0x8040e7 <portApinReadings>
    1e92:	80 93 e8 40 	sts	0x40E8, r24	; 0x8040e8 <portApinReadings+0x1>
    1e96:	0e 94 67 0c 	call	0x18ce	; 0x18ce <PORTA_get_port_level>
    1e9a:	80 93 e7 40 	sts	0x40E7, r24	; 0x8040e7 <portApinReadings>
    1e9e:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <PORTF_get_port_level>
    1ea2:	80 93 ea 40 	sts	0x40EA, r24	; 0x8040ea <portFpinReadings>
    1ea6:	90 91 e7 40 	lds	r25, 0x40E7	; 0x8040e7 <portApinReadings>
    1eaa:	80 91 ed 40 	lds	r24, 0x40ED	; 0x8040ed <portAdebounced>
    1eae:	98 27       	eor	r25, r24
    1eb0:	20 91 e8 40 	lds	r18, 0x40E8	; 0x8040e8 <portApinReadings+0x1>
    1eb4:	80 91 ed 40 	lds	r24, 0x40ED	; 0x8040ed <portAdebounced>
    1eb8:	82 27       	eor	r24, r18
    1eba:	98 23       	and	r25, r24
    1ebc:	20 91 e9 40 	lds	r18, 0x40E9	; 0x8040e9 <portApinReadings+0x2>
    1ec0:	80 91 ed 40 	lds	r24, 0x40ED	; 0x8040ed <portAdebounced>
    1ec4:	82 27       	eor	r24, r18
    1ec6:	98 23       	and	r25, r24
    1ec8:	80 91 ed 40 	lds	r24, 0x40ED	; 0x8040ed <portAdebounced>
    1ecc:	89 27       	eor	r24, r25
    1ece:	80 93 ed 40 	sts	0x40ED, r24	; 0x8040ed <portAdebounced>
    1ed2:	90 91 ea 40 	lds	r25, 0x40EA	; 0x8040ea <portFpinReadings>
    1ed6:	80 91 ee 40 	lds	r24, 0x40EE	; 0x8040ee <portFdebounced>
    1eda:	98 27       	eor	r25, r24
    1edc:	20 91 eb 40 	lds	r18, 0x40EB	; 0x8040eb <portFpinReadings+0x1>
    1ee0:	80 91 ee 40 	lds	r24, 0x40EE	; 0x8040ee <portFdebounced>
    1ee4:	82 27       	eor	r24, r18
    1ee6:	98 23       	and	r25, r24
    1ee8:	20 91 ec 40 	lds	r18, 0x40EC	; 0x8040ec <portFpinReadings+0x2>
    1eec:	80 91 ee 40 	lds	r24, 0x40EE	; 0x8040ee <portFdebounced>
    1ef0:	82 27       	eor	r24, r18
    1ef2:	98 23       	and	r25, r24
    1ef4:	80 91 ee 40 	lds	r24, 0x40EE	; 0x8040ee <portFdebounced>
    1ef8:	89 27       	eor	r24, r25
    1efa:	80 93 ee 40 	sts	0x40EE, r24	; 0x8040ee <portFdebounced>
    1efe:	00 00       	nop
    1f00:	df 91       	pop	r29
    1f02:	cf 91       	pop	r28
    1f04:	08 95       	ret

00001f06 <_Z18portAdebouncedValsv>:
    1f06:	cf 93       	push	r28
    1f08:	df 93       	push	r29
    1f0a:	cd b7       	in	r28, 0x3d	; 61
    1f0c:	de b7       	in	r29, 0x3e	; 62
    1f0e:	80 91 ed 40 	lds	r24, 0x40ED	; 0x8040ed <portAdebounced>
    1f12:	df 91       	pop	r29
    1f14:	cf 91       	pop	r28
    1f16:	08 95       	ret

00001f18 <_Z10BINIO_initv>:


void BINIO_init(void)
{
    1f18:	cf 93       	push	r28
    1f1a:	df 93       	push	r29
    1f1c:	cd b7       	in	r28, 0x3d	; 61
    1f1e:	de b7       	in	r29, 0x3e	; 62
	/* PORTA *************************************************************************************/
	
	/* PORTA.PIN0 = TXDO USART */
	/* PORTA.PIN1 = RXD0 USART */
	
	PORTA_set_pin_dir(SENSE_SWITCH_RIGHT, PORT_DIR_IN);
    1f20:	60 e0       	ldi	r22, 0x00	; 0
    1f22:	70 e0       	ldi	r23, 0x00	; 0
    1f24:	80 e0       	ldi	r24, 0x00	; 0
    1f26:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(SENSE_SWITCH_RIGHT, PORT_PULL_UP);
    1f2a:	61 e0       	ldi	r22, 0x01	; 1
    1f2c:	70 e0       	ldi	r23, 0x00	; 0
    1f2e:	80 e0       	ldi	r24, 0x00	; 0
    1f30:	0e 94 9e 0b 	call	0x173c	; 0x173c <PORTA_set_pin_pull_mode>
//	PORTA_pin_set_isc(SENSE_SWITCH_RIGHT, PORT_ISC_RISING_gc);
	
	PORTA_set_pin_dir(SENSE_SWITCH_LEFT, PORT_DIR_IN);
    1f34:	60 e0       	ldi	r22, 0x00	; 0
    1f36:	70 e0       	ldi	r23, 0x00	; 0
    1f38:	81 e0       	ldi	r24, 0x01	; 1
    1f3a:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(SENSE_SWITCH_LEFT, PORT_PULL_UP);
    1f3e:	61 e0       	ldi	r22, 0x01	; 1
    1f40:	70 e0       	ldi	r23, 0x00	; 0
    1f42:	81 e0       	ldi	r24, 0x01	; 1
    1f44:	0e 94 9e 0b 	call	0x173c	; 0x173c <PORTA_set_pin_pull_mode>
	//	PORTA_pin_set_isc(SENSE_SWITCH_LEFT, PORT_ISC_RISING_gc);
	
	PORTA_set_pin_dir(ENCODER_SWITCH, PORT_DIR_IN);
    1f48:	60 e0       	ldi	r22, 0x00	; 0
    1f4a:	70 e0       	ldi	r23, 0x00	; 0
    1f4c:	82 e0       	ldi	r24, 0x02	; 2
    1f4e:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(ENCODER_SWITCH, PORT_PULL_UP);
    1f52:	61 e0       	ldi	r22, 0x01	; 1
    1f54:	70 e0       	ldi	r23, 0x00	; 0
    1f56:	82 e0       	ldi	r24, 0x02	; 2
    1f58:	0e 94 9e 0b 	call	0x173c	; 0x173c <PORTA_set_pin_pull_mode>
//	PORTA_pin_set_isc(ENCODER_SWITCH, PORT_ISC_RISING_gc);
	
	PORTA_set_pin_dir(PWR_5V_ENABLE, PORT_DIR_OUT);
    1f5c:	61 e0       	ldi	r22, 0x01	; 1
    1f5e:	70 e0       	ldi	r23, 0x00	; 0
    1f60:	83 e0       	ldi	r24, 0x03	; 3
    1f62:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_level(PWR_5V_ENABLE, HIGH);
    1f66:	61 e0       	ldi	r22, 0x01	; 1
    1f68:	83 e0       	ldi	r24, 0x03	; 3
    1f6a:	0e 94 2b 0c 	call	0x1856	; 0x1856 <PORTA_set_pin_level>
	
	PORTA_set_pin_dir(HEADPHONE_DETECT, PORT_DIR_IN);
    1f6e:	60 e0       	ldi	r22, 0x00	; 0
    1f70:	70 e0       	ldi	r23, 0x00	; 0
    1f72:	84 e0       	ldi	r24, 0x04	; 4
    1f74:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(HEADPHONE_DETECT, PORT_PULL_UP);
    1f78:	61 e0       	ldi	r22, 0x01	; 1
    1f7a:	70 e0       	ldi	r23, 0x00	; 0
    1f7c:	84 e0       	ldi	r24, 0x04	; 4
    1f7e:	0e 94 9e 0b 	call	0x173c	; 0x173c <PORTA_set_pin_pull_mode>
//	PORTA_pin_set_isc(HEADPHONE_DETECT, PORT_ISC_FALLING_gc);

	PORTA_set_pin_dir(CARDIOID_FRONT, PORT_DIR_OUT);
    1f82:	61 e0       	ldi	r22, 0x01	; 1
    1f84:	70 e0       	ldi	r23, 0x00	; 0
    1f86:	85 e0       	ldi	r24, 0x05	; 5
    1f88:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_level(CARDIOID_FRONT, LOW);
    1f8c:	60 e0       	ldi	r22, 0x00	; 0
    1f8e:	85 e0       	ldi	r24, 0x05	; 5
    1f90:	0e 94 2b 0c 	call	0x1856	; 0x1856 <PORTA_set_pin_level>
	
	PORTA_set_pin_dir(CARDIOID_BACK, PORT_DIR_OUT);
    1f94:	61 e0       	ldi	r22, 0x01	; 1
    1f96:	70 e0       	ldi	r23, 0x00	; 0
    1f98:	86 e0       	ldi	r24, 0x06	; 6
    1f9a:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_level(CARDIOID_BACK, LOW);
    1f9e:	60 e0       	ldi	r22, 0x00	; 0
    1fa0:	86 e0       	ldi	r24, 0x06	; 6
    1fa2:	0e 94 2b 0c 	call	0x1856	; 0x1856 <PORTA_set_pin_level>
	
	PORTA_set_pin_dir(POWER_ENABLE, PORT_DIR_OUT);
    1fa6:	61 e0       	ldi	r22, 0x01	; 1
    1fa8:	70 e0       	ldi	r23, 0x00	; 0
    1faa:	87 e0       	ldi	r24, 0x07	; 7
    1fac:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_level(POWER_ENABLE, HIGH);
    1fb0:	61 e0       	ldi	r22, 0x01	; 1
    1fb2:	87 e0       	ldi	r24, 0x07	; 7
    1fb4:	0e 94 2b 0c 	call	0x1856	; 0x1856 <PORTA_set_pin_level>
// 	PORTB_set_pin_dir(PROC_TONE_OUT, PORT_DIR_OUT);
// 	PORTB_set_pin_level(PROC_TONE_OUT, LOW);
	
	/* PORTB.PIN2 = SDA1 I2C */
	/* PORTB.PIN3 = SCL1 I2C */
	PORTB_set_pin_dir(LCD_RESET, PORT_DIR_OUT);
    1fb8:	61 e0       	ldi	r22, 0x01	; 1
    1fba:	70 e0       	ldi	r23, 0x00	; 0
    1fbc:	84 e0       	ldi	r24, 0x04	; 4
    1fbe:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <PORTB_set_pin_dir>
	PORTB_set_pin_level(LCD_RESET, HIGH);
    1fc2:	61 e0       	ldi	r22, 0x01	; 1
    1fc4:	84 e0       	ldi	r24, 0x04	; 4
    1fc6:	0e 94 ca 0c 	call	0x1994	; 0x1994 <PORTB_set_pin_level>
	/* PORTC *************************************************************************************/
	
	/* PORTC.PIN0 = unused */
	/* PORTC.PIN1 = unused */

	PORTC_set_pin_dir(SI5351_SDA0, PORT_DIR_IN);
    1fca:	60 e0       	ldi	r22, 0x00	; 0
    1fcc:	70 e0       	ldi	r23, 0x00	; 0
    1fce:	82 e0       	ldi	r24, 0x02	; 2
    1fd0:	0e 94 3b 0d 	call	0x1a76	; 0x1a76 <PORTC_set_pin_dir>
	PORTC_set_pin_pull_mode(SI5351_SDA0, PORT_PULL_UP);
    1fd4:	61 e0       	ldi	r22, 0x01	; 1
    1fd6:	70 e0       	ldi	r23, 0x00	; 0
    1fd8:	82 e0       	ldi	r24, 0x02	; 2
    1fda:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <PORTC_set_pin_pull_mode>
	
	PORTC_set_pin_dir(SI5351_SCL0, PORT_DIR_IN);
    1fde:	60 e0       	ldi	r22, 0x00	; 0
    1fe0:	70 e0       	ldi	r23, 0x00	; 0
    1fe2:	83 e0       	ldi	r24, 0x03	; 3
    1fe4:	0e 94 3b 0d 	call	0x1a76	; 0x1a76 <PORTC_set_pin_dir>
	PORTC_set_pin_pull_mode(SI5351_SCL0, PORT_PULL_UP);
    1fe8:	61 e0       	ldi	r22, 0x01	; 1
    1fea:	70 e0       	ldi	r23, 0x00	; 0
    1fec:	83 e0       	ldi	r24, 0x03	; 3
    1fee:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <PORTC_set_pin_pull_mode>

	PORTC_set_pin_dir(LED_GREEN_1, PORT_DIR_OUT);
    1ff2:	61 e0       	ldi	r22, 0x01	; 1
    1ff4:	70 e0       	ldi	r23, 0x00	; 0
    1ff6:	84 e0       	ldi	r24, 0x04	; 4
    1ff8:	0e 94 3b 0d 	call	0x1a76	; 0x1a76 <PORTC_set_pin_dir>
	PORTC_set_pin_level(LED_GREEN_1, HIGH);
    1ffc:	61 e0       	ldi	r22, 0x01	; 1
    1ffe:	84 e0       	ldi	r24, 0x04	; 4
    2000:	0e 94 93 0d 	call	0x1b26	; 0x1b26 <PORTC_set_pin_level>

	PORTC_set_pin_dir(LED_RED_1, PORT_DIR_OUT);
    2004:	61 e0       	ldi	r22, 0x01	; 1
    2006:	70 e0       	ldi	r23, 0x00	; 0
    2008:	85 e0       	ldi	r24, 0x05	; 5
    200a:	0e 94 3b 0d 	call	0x1a76	; 0x1a76 <PORTC_set_pin_dir>
	PORTC_set_pin_level(LED_RED_1, HIGH);
    200e:	61 e0       	ldi	r22, 0x01	; 1
    2010:	85 e0       	ldi	r24, 0x05	; 5
    2012:	0e 94 93 0d 	call	0x1b26	; 0x1b26 <PORTC_set_pin_level>
	/* PORTE *************************************************************************************/
// 	PORTE_set_pin_dir(0, PORT_DIR_OFF); /* Unused */
// 	PORTE_set_pin_dir(1, PORT_DIR_OFF); /* Unused */
// 	PORTE_set_pin_dir(2, PORT_DIR_OFF); /* Unused */
	
	PORTE_set_pin_dir(0, PORT_DIR_OUT);
    2016:	61 e0       	ldi	r22, 0x01	; 1
    2018:	70 e0       	ldi	r23, 0x00	; 0
    201a:	80 e0       	ldi	r24, 0x00	; 0
    201c:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <PORTE_set_pin_dir>
	
	PORTE_set_pin_dir(1, PORT_DIR_OUT);
    2020:	61 e0       	ldi	r22, 0x01	; 1
    2022:	70 e0       	ldi	r23, 0x00	; 0
    2024:	81 e0       	ldi	r24, 0x01	; 1
    2026:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <PORTE_set_pin_dir>
	
	PORTE_set_pin_dir(2, PORT_DIR_OUT);
    202a:	61 e0       	ldi	r22, 0x01	; 1
    202c:	70 e0       	ldi	r23, 0x00	; 0
    202e:	82 e0       	ldi	r24, 0x02	; 2
    2030:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <PORTE_set_pin_dir>
	
	PORTE_set_pin_dir(PWM, PORT_DIR_OUT);
    2034:	61 e0       	ldi	r22, 0x01	; 1
    2036:	70 e0       	ldi	r23, 0x00	; 0
    2038:	83 e0       	ldi	r24, 0x03	; 3
    203a:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <PORTE_set_pin_dir>
	PORTE_set_pin_level(PWM, LOW);
    203e:	60 e0       	ldi	r22, 0x00	; 0
    2040:	83 e0       	ldi	r24, 0x03	; 3
    2042:	0e 94 27 0e 	call	0x1c4e	; 0x1c4e <PORTE_set_pin_level>
	
	/* PORTF *************************************************************************************/
	PORTF_set_pin_dir(X32KHZ_SQUAREWAVE, PORT_DIR_OFF);	
    2046:	62 e0       	ldi	r22, 0x02	; 2
    2048:	70 e0       	ldi	r23, 0x00	; 0
    204a:	80 e0       	ldi	r24, 0x00	; 0
    204c:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(1, PORT_DIR_OFF);	/* Unused */
    2050:	62 e0       	ldi	r22, 0x02	; 2
    2052:	70 e0       	ldi	r23, 0x00	; 0
    2054:	81 e0       	ldi	r24, 0x01	; 1
    2056:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(ROTARY_B, PORT_DIR_IN); /* Rotary encoder B voltage out */
    205a:	60 e0       	ldi	r22, 0x00	; 0
    205c:	70 e0       	ldi	r23, 0x00	; 0
    205e:	82 e0       	ldi	r24, 0x02	; 2
    2060:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <PORTF_set_pin_dir>
	PORTF_set_pin_pull_mode(ROTARY_B, PORT_PULL_UP);
    2064:	61 e0       	ldi	r22, 0x01	; 1
    2066:	70 e0       	ldi	r23, 0x00	; 0
    2068:	82 e0       	ldi	r24, 0x02	; 2
    206a:	0e 94 63 0e 	call	0x1cc6	; 0x1cc6 <PORTF_set_pin_pull_mode>
	
	PORTF_set_pin_dir(ROTARY_B_IN, PORT_DIR_IN); /* Rotary encoder B read */
    206e:	60 e0       	ldi	r22, 0x00	; 0
    2070:	70 e0       	ldi	r23, 0x00	; 0
    2072:	83 e0       	ldi	r24, 0x03	; 3
    2074:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(ROTARY_A_IN, PORT_DIR_IN); /* Rotary encoder A read */
    2078:	60 e0       	ldi	r22, 0x00	; 0
    207a:	70 e0       	ldi	r23, 0x00	; 0
    207c:	84 e0       	ldi	r24, 0x04	; 4
    207e:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(ROTARY_A, PORT_DIR_IN); /* Rotary encoder A voltage out */
    2082:	60 e0       	ldi	r22, 0x00	; 0
    2084:	70 e0       	ldi	r23, 0x00	; 0
    2086:	85 e0       	ldi	r24, 0x05	; 5
    2088:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <PORTF_set_pin_dir>
	PORTF_set_pin_pull_mode(ROTARY_A, PORT_PULL_UP);
    208c:	61 e0       	ldi	r22, 0x01	; 1
    208e:	70 e0       	ldi	r23, 0x00	; 0
    2090:	85 e0       	ldi	r24, 0x05	; 5
    2092:	0e 94 63 0e 	call	0x1cc6	; 0x1cc6 <PORTF_set_pin_pull_mode>
	
	PORTF_set_pin_dir(6, PORT_DIR_OFF); /* Unused */
    2096:	62 e0       	ldi	r22, 0x02	; 2
    2098:	70 e0       	ldi	r23, 0x00	; 0
    209a:	86 e0       	ldi	r24, 0x06	; 6
    209c:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <PORTF_set_pin_dir>
	
	/* PORT Pin Interrupts */
	PORTF.PIN3CTRL |= PORT_ISC_BOTHEDGES_gc; 
    20a0:	80 ea       	ldi	r24, 0xA0	; 160
    20a2:	94 e0       	ldi	r25, 0x04	; 4
    20a4:	fc 01       	movw	r30, r24
    20a6:	23 89       	ldd	r18, Z+19	; 0x13
    20a8:	80 ea       	ldi	r24, 0xA0	; 160
    20aa:	94 e0       	ldi	r25, 0x04	; 4
    20ac:	21 60       	ori	r18, 0x01	; 1
    20ae:	fc 01       	movw	r30, r24
    20b0:	23 8b       	std	Z+19, r18	; 0x13
	PORTF.PIN4CTRL |= PORT_ISC_BOTHEDGES_gc;
    20b2:	80 ea       	ldi	r24, 0xA0	; 160
    20b4:	94 e0       	ldi	r25, 0x04	; 4
    20b6:	fc 01       	movw	r30, r24
    20b8:	24 89       	ldd	r18, Z+20	; 0x14
    20ba:	80 ea       	ldi	r24, 0xA0	; 160
    20bc:	94 e0       	ldi	r25, 0x04	; 4
    20be:	21 60       	ori	r18, 0x01	; 1
    20c0:	fc 01       	movw	r30, r24
    20c2:	24 8b       	std	Z+20, r18	; 0x14
	PORTF.INTFLAGS = PIN3_bm | PIN4_bm;
    20c4:	80 ea       	ldi	r24, 0xA0	; 160
    20c6:	94 e0       	ldi	r25, 0x04	; 4
    20c8:	28 e1       	ldi	r18, 0x18	; 24
    20ca:	fc 01       	movw	r30, r24
    20cc:	21 87       	std	Z+9, r18	; 0x09
}
    20ce:	00 00       	nop
    20d0:	df 91       	pop	r29
    20d2:	cf 91       	pop	r28
    20d4:	08 95       	ret

000020d6 <_Z11BINIO_sleepv>:

void BINIO_sleep()
{
    20d6:	cf 93       	push	r28
    20d8:	df 93       	push	r29
    20da:	cd b7       	in	r28, 0x3d	; 61
    20dc:	de b7       	in	r29, 0x3e	; 62
	/* PORTA *************************************************************************************/
	
	/* PORTA.PIN0 = TXDO USART */
	/* PORTA.PIN1 = RXD0 USART */
	
	PORTA_set_pin_dir(SENSE_SWITCH_RIGHT, PORT_DIR_IN);
    20de:	60 e0       	ldi	r22, 0x00	; 0
    20e0:	70 e0       	ldi	r23, 0x00	; 0
    20e2:	80 e0       	ldi	r24, 0x00	; 0
    20e4:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(SENSE_SWITCH_RIGHT, PORT_PULL_OFF);
    20e8:	60 e0       	ldi	r22, 0x00	; 0
    20ea:	70 e0       	ldi	r23, 0x00	; 0
    20ec:	80 e0       	ldi	r24, 0x00	; 0
    20ee:	0e 94 9e 0b 	call	0x173c	; 0x173c <PORTA_set_pin_pull_mode>
	//	PORTA_pin_set_isc(SENSE_SWITCH_RIGHT, PORT_ISC_RISING_gc);
	
	PORTA_set_pin_dir(SENSE_SWITCH_LEFT, PORT_DIR_IN);
    20f2:	60 e0       	ldi	r22, 0x00	; 0
    20f4:	70 e0       	ldi	r23, 0x00	; 0
    20f6:	81 e0       	ldi	r24, 0x01	; 1
    20f8:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(SENSE_SWITCH_LEFT, PORT_PULL_OFF);
    20fc:	60 e0       	ldi	r22, 0x00	; 0
    20fe:	70 e0       	ldi	r23, 0x00	; 0
    2100:	81 e0       	ldi	r24, 0x01	; 1
    2102:	0e 94 9e 0b 	call	0x173c	; 0x173c <PORTA_set_pin_pull_mode>
	//	PORTA_pin_set_isc(SENSE_SWITCH_LEFT, PORT_ISC_RISING_gc);
	
	PORTA_set_pin_dir(ENCODER_SWITCH, PORT_DIR_IN);
    2106:	60 e0       	ldi	r22, 0x00	; 0
    2108:	70 e0       	ldi	r23, 0x00	; 0
    210a:	82 e0       	ldi	r24, 0x02	; 2
    210c:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(ENCODER_SWITCH, PORT_PULL_OFF);
    2110:	60 e0       	ldi	r22, 0x00	; 0
    2112:	70 e0       	ldi	r23, 0x00	; 0
    2114:	82 e0       	ldi	r24, 0x02	; 2
    2116:	0e 94 9e 0b 	call	0x173c	; 0x173c <PORTA_set_pin_pull_mode>
	//	PORTA_pin_set_isc(ENCODER_SWITCH, PORT_ISC_RISING_gc);
	
	PORTA_set_pin_dir(PWR_5V_ENABLE, PORT_DIR_OUT);
    211a:	61 e0       	ldi	r22, 0x01	; 1
    211c:	70 e0       	ldi	r23, 0x00	; 0
    211e:	83 e0       	ldi	r24, 0x03	; 3
    2120:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_level(PWR_5V_ENABLE, LOW);
    2124:	60 e0       	ldi	r22, 0x00	; 0
    2126:	83 e0       	ldi	r24, 0x03	; 3
    2128:	0e 94 2b 0c 	call	0x1856	; 0x1856 <PORTA_set_pin_level>
	
	PORTA_set_pin_dir(HEADPHONE_DETECT, PORT_DIR_IN);
    212c:	60 e0       	ldi	r22, 0x00	; 0
    212e:	70 e0       	ldi	r23, 0x00	; 0
    2130:	84 e0       	ldi	r24, 0x04	; 4
    2132:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_pull_mode(HEADPHONE_DETECT, PORT_PULL_OFF);
    2136:	60 e0       	ldi	r22, 0x00	; 0
    2138:	70 e0       	ldi	r23, 0x00	; 0
    213a:	84 e0       	ldi	r24, 0x04	; 4
    213c:	0e 94 9e 0b 	call	0x173c	; 0x173c <PORTA_set_pin_pull_mode>
	//	PORTA_pin_set_isc(HEADPHONE_DETECT, PORT_ISC_FALLING_gc);

	PORTA_set_pin_dir(CARDIOID_FRONT, PORT_DIR_OUT);
    2140:	61 e0       	ldi	r22, 0x01	; 1
    2142:	70 e0       	ldi	r23, 0x00	; 0
    2144:	85 e0       	ldi	r24, 0x05	; 5
    2146:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_level(CARDIOID_FRONT, LOW);
    214a:	60 e0       	ldi	r22, 0x00	; 0
    214c:	85 e0       	ldi	r24, 0x05	; 5
    214e:	0e 94 2b 0c 	call	0x1856	; 0x1856 <PORTA_set_pin_level>
	
	PORTA_set_pin_dir(CARDIOID_BACK, PORT_DIR_OUT);
    2152:	61 e0       	ldi	r22, 0x01	; 1
    2154:	70 e0       	ldi	r23, 0x00	; 0
    2156:	86 e0       	ldi	r24, 0x06	; 6
    2158:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_level(CARDIOID_BACK, LOW);
    215c:	60 e0       	ldi	r22, 0x00	; 0
    215e:	86 e0       	ldi	r24, 0x06	; 6
    2160:	0e 94 2b 0c 	call	0x1856	; 0x1856 <PORTA_set_pin_level>
	
	PORTA_set_pin_dir(POWER_ENABLE, PORT_DIR_OUT);
    2164:	61 e0       	ldi	r22, 0x01	; 1
    2166:	70 e0       	ldi	r23, 0x00	; 0
    2168:	87 e0       	ldi	r24, 0x07	; 7
    216a:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <PORTA_set_pin_dir>
	PORTA_set_pin_level(POWER_ENABLE, HIGH);
    216e:	61 e0       	ldi	r22, 0x01	; 1
    2170:	87 e0       	ldi	r24, 0x07	; 7
    2172:	0e 94 2b 0c 	call	0x1856	; 0x1856 <PORTA_set_pin_level>
	// 	PORTB_set_pin_dir(PROC_TONE_OUT, PORT_DIR_OUT);
	// 	PORTB_set_pin_level(PROC_TONE_OUT, LOW);
	
	/* PORTB.PIN2 = SDA1 I2C */
	/* PORTB.PIN3 = SCL1 I2C */
	PORTB_set_pin_dir(LCD_RESET, PORT_DIR_OUT);
    2176:	61 e0       	ldi	r22, 0x01	; 1
    2178:	70 e0       	ldi	r23, 0x00	; 0
    217a:	84 e0       	ldi	r24, 0x04	; 4
    217c:	0e 94 72 0c 	call	0x18e4	; 0x18e4 <PORTB_set_pin_dir>
	PORTB_set_pin_level(LCD_RESET, LOW);
    2180:	60 e0       	ldi	r22, 0x00	; 0
    2182:	84 e0       	ldi	r24, 0x04	; 4
    2184:	0e 94 ca 0c 	call	0x1994	; 0x1994 <PORTB_set_pin_level>
	/* PORTC *************************************************************************************/
	
	/* PORTC.PIN0 = unused */
	/* PORTC.PIN1 = unused */

	PORTC_set_pin_dir(SI5351_SDA0, PORT_DIR_IN);
    2188:	60 e0       	ldi	r22, 0x00	; 0
    218a:	70 e0       	ldi	r23, 0x00	; 0
    218c:	82 e0       	ldi	r24, 0x02	; 2
    218e:	0e 94 3b 0d 	call	0x1a76	; 0x1a76 <PORTC_set_pin_dir>
	PORTC_set_pin_pull_mode(SI5351_SDA0, PORT_PULL_UP);
    2192:	61 e0       	ldi	r22, 0x01	; 1
    2194:	70 e0       	ldi	r23, 0x00	; 0
    2196:	82 e0       	ldi	r24, 0x02	; 2
    2198:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <PORTC_set_pin_pull_mode>
	
	PORTC_set_pin_dir(SI5351_SCL0, PORT_DIR_IN);
    219c:	60 e0       	ldi	r22, 0x00	; 0
    219e:	70 e0       	ldi	r23, 0x00	; 0
    21a0:	83 e0       	ldi	r24, 0x03	; 3
    21a2:	0e 94 3b 0d 	call	0x1a76	; 0x1a76 <PORTC_set_pin_dir>
	PORTC_set_pin_pull_mode(SI5351_SCL0, PORT_PULL_UP);
    21a6:	61 e0       	ldi	r22, 0x01	; 1
    21a8:	70 e0       	ldi	r23, 0x00	; 0
    21aa:	83 e0       	ldi	r24, 0x03	; 3
    21ac:	0e 94 06 0d 	call	0x1a0c	; 0x1a0c <PORTC_set_pin_pull_mode>

	PORTC_set_pin_dir(LED_GREEN_1, PORT_DIR_OUT);
    21b0:	61 e0       	ldi	r22, 0x01	; 1
    21b2:	70 e0       	ldi	r23, 0x00	; 0
    21b4:	84 e0       	ldi	r24, 0x04	; 4
    21b6:	0e 94 3b 0d 	call	0x1a76	; 0x1a76 <PORTC_set_pin_dir>
	PORTC_set_pin_level(LED_GREEN_1, LOW);
    21ba:	60 e0       	ldi	r22, 0x00	; 0
    21bc:	84 e0       	ldi	r24, 0x04	; 4
    21be:	0e 94 93 0d 	call	0x1b26	; 0x1b26 <PORTC_set_pin_level>

	PORTC_set_pin_dir(LED_RED_1, PORT_DIR_OUT);
    21c2:	61 e0       	ldi	r22, 0x01	; 1
    21c4:	70 e0       	ldi	r23, 0x00	; 0
    21c6:	85 e0       	ldi	r24, 0x05	; 5
    21c8:	0e 94 3b 0d 	call	0x1a76	; 0x1a76 <PORTC_set_pin_dir>
	PORTC_set_pin_level(LED_RED_1, LOW);
    21cc:	60 e0       	ldi	r22, 0x00	; 0
    21ce:	85 e0       	ldi	r24, 0x05	; 5
    21d0:	0e 94 93 0d 	call	0x1b26	; 0x1b26 <PORTC_set_pin_level>
	/* PORTD.PIN5 = ACD5 ASSI_FAR */
	/* PORTD.PIN6 = DAC0 voltage out DAC_OUTPUT */
	/* PORTD.PIN7 = Battery voltage */

	/* PORTE *************************************************************************************/
	PORTE_set_pin_dir(0, PORT_DIR_OFF); /* Unused */
    21d4:	62 e0       	ldi	r22, 0x02	; 2
    21d6:	70 e0       	ldi	r23, 0x00	; 0
    21d8:	80 e0       	ldi	r24, 0x00	; 0
    21da:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <PORTE_set_pin_dir>
	PORTE_set_pin_dir(1, PORT_DIR_OFF); /* Unused */
    21de:	62 e0       	ldi	r22, 0x02	; 2
    21e0:	70 e0       	ldi	r23, 0x00	; 0
    21e2:	81 e0       	ldi	r24, 0x01	; 1
    21e4:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <PORTE_set_pin_dir>
	PORTE_set_pin_dir(2, PORT_DIR_OFF); /* Unused */
    21e8:	62 e0       	ldi	r22, 0x02	; 2
    21ea:	70 e0       	ldi	r23, 0x00	; 0
    21ec:	82 e0       	ldi	r24, 0x02	; 2
    21ee:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <PORTE_set_pin_dir>
	
	PORTE_set_pin_dir(PWM, PORT_DIR_OUT);
    21f2:	61 e0       	ldi	r22, 0x01	; 1
    21f4:	70 e0       	ldi	r23, 0x00	; 0
    21f6:	83 e0       	ldi	r24, 0x03	; 3
    21f8:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <PORTE_set_pin_dir>
	PORTE_set_pin_level(PWM, LOW);
    21fc:	60 e0       	ldi	r22, 0x00	; 0
    21fe:	83 e0       	ldi	r24, 0x03	; 3
    2200:	0e 94 27 0e 	call	0x1c4e	; 0x1c4e <PORTE_set_pin_level>
	

	/* PORTF *************************************************************************************/
	PORTF_set_pin_dir(X32KHZ_SQUAREWAVE, PORT_DIR_OFF);
    2204:	62 e0       	ldi	r22, 0x02	; 2
    2206:	70 e0       	ldi	r23, 0x00	; 0
    2208:	80 e0       	ldi	r24, 0x00	; 0
    220a:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(1, PORT_DIR_OFF);	/* Unused */
    220e:	62 e0       	ldi	r22, 0x02	; 2
    2210:	70 e0       	ldi	r23, 0x00	; 0
    2212:	81 e0       	ldi	r24, 0x01	; 1
    2214:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(ROTARY_B, PORT_DIR_OUT); /* Rotary encoder B voltage out */
    2218:	61 e0       	ldi	r22, 0x01	; 1
    221a:	70 e0       	ldi	r23, 0x00	; 0
    221c:	82 e0       	ldi	r24, 0x02	; 2
    221e:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <PORTF_set_pin_dir>
	PORTF_set_pin_level(ROTARY_B, LOW);
    2222:	60 e0       	ldi	r22, 0x00	; 0
    2224:	82 e0       	ldi	r24, 0x02	; 2
    2226:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <PORTF_set_pin_level>
	
	PORTF_set_pin_dir(ROTARY_B_IN, PORT_DIR_IN); /* Rotary encoder B read */
    222a:	60 e0       	ldi	r22, 0x00	; 0
    222c:	70 e0       	ldi	r23, 0x00	; 0
    222e:	83 e0       	ldi	r24, 0x03	; 3
    2230:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(ROTARY_A_IN, PORT_DIR_IN); /* Rotary encoder A read */
    2234:	60 e0       	ldi	r22, 0x00	; 0
    2236:	70 e0       	ldi	r23, 0x00	; 0
    2238:	84 e0       	ldi	r24, 0x04	; 4
    223a:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <PORTF_set_pin_dir>
	
	PORTF_set_pin_dir(ROTARY_A, PORT_DIR_OUT); /* Rotary encoder A voltage out */
    223e:	61 e0       	ldi	r22, 0x01	; 1
    2240:	70 e0       	ldi	r23, 0x00	; 0
    2242:	85 e0       	ldi	r24, 0x05	; 5
    2244:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <PORTF_set_pin_dir>
	PORTF_set_pin_level(ROTARY_A, LOW);
    2248:	60 e0       	ldi	r22, 0x00	; 0
    224a:	85 e0       	ldi	r24, 0x05	; 5
    224c:	0e 94 f0 0e 	call	0x1de0	; 0x1de0 <PORTF_set_pin_level>
	
	PORTF_set_pin_dir(6, PORT_DIR_OFF); /* Unused */
    2250:	62 e0       	ldi	r22, 0x02	; 2
    2252:	70 e0       	ldi	r23, 0x00	; 0
    2254:	86 e0       	ldi	r24, 0x06	; 6
    2256:	0e 94 98 0e 	call	0x1d30	; 0x1d30 <PORTF_set_pin_dir>
	
	/* PORT Pin Interrupts */
	// 	PORTA.PIN2CTRL = 0x0A; /* Enable RTC SQW 1-sec interrupts */
	// 	PORTD.PIN1CTRL = 0x09; /* Enable antenna change interrupts */
}
    225a:	00 00       	nop
    225c:	df 91       	pop	r29
    225e:	cf 91       	pop	r28
    2260:	08 95       	ret

00002262 <BOD_init>:
 * \brief Initialize Brownout Detector
 *
 * \return Initialization status.
 */
int8_t BOD_init()
{
    2262:	cf 93       	push	r28
    2264:	df 93       	push	r29
    2266:	cd b7       	in	r28, 0x3d	; 61
    2268:	de b7       	in	r29, 0x3e	; 62

	// ccp_write_io((void*)&(BOD.CTRLA),BOD_SLEEP_DIS_gc /* Disabled */);

	BOD.INTCTRL = 0 << BOD_VLMIE_bp        /* voltage level monitor interrrupt enable: disabled */
    226a:	80 e8       	ldi	r24, 0x80	; 128
    226c:	90 e0       	ldi	r25, 0x00	; 0
    226e:	fc 01       	movw	r30, r24
    2270:	11 86       	std	Z+9, r1	; 0x09
	              | BOD_VLMCFG_FALLING_gc; /* Interrupt when supply goes below VLM level */

	// BOD.VLMCTRLA = BOD_VLMLVL_5ABOVE_gc; /* VLM threshold 5% above BOD level */

	return 0;
    2272:	80 e0       	ldi	r24, 0x00	; 0
}
    2274:	df 91       	pop	r29
    2276:	cf 91       	pop	r28
    2278:	08 95       	ret

0000227a <_ZN18CircularStringBuffC1Ej>:
**********************************************************************************************/
#include "CircularStringBuff.h"
#include <stdlib.h>
#include <ctype.h>

CircularStringBuff::CircularStringBuff(size_t size)
    227a:	cf 93       	push	r28
    227c:	df 93       	push	r29
    227e:	00 d0       	rcall	.+0      	; 0x2280 <_ZN18CircularStringBuffC1Ej+0x6>
    2280:	00 d0       	rcall	.+0      	; 0x2282 <_ZN18CircularStringBuffC1Ej+0x8>
    2282:	cd b7       	in	r28, 0x3d	; 61
    2284:	de b7       	in	r29, 0x3e	; 62
    2286:	89 83       	std	Y+1, r24	; 0x01
    2288:	9a 83       	std	Y+2, r25	; 0x02
    228a:	6b 83       	std	Y+3, r22	; 0x03
    228c:	7c 83       	std	Y+4, r23	; 0x04
{
  buf_ = (char*)malloc(size);
    228e:	8b 81       	ldd	r24, Y+3	; 0x03
    2290:	9c 81       	ldd	r25, Y+4	; 0x04
    2292:	0e 94 3b 2c 	call	0x5876	; 0x5876 <malloc>
    2296:	9c 01       	movw	r18, r24
    2298:	89 81       	ldd	r24, Y+1	; 0x01
    229a:	9a 81       	ldd	r25, Y+2	; 0x02
    229c:	fc 01       	movw	r30, r24
    229e:	25 83       	std	Z+5, r18	; 0x05
    22a0:	36 83       	std	Z+6, r19	; 0x06
  max_size_ = size;
    22a2:	89 81       	ldd	r24, Y+1	; 0x01
    22a4:	9a 81       	ldd	r25, Y+2	; 0x02
    22a6:	2b 81       	ldd	r18, Y+3	; 0x03
    22a8:	3c 81       	ldd	r19, Y+4	; 0x04
    22aa:	fc 01       	movw	r30, r24
    22ac:	27 83       	std	Z+7, r18	; 0x07
    22ae:	30 87       	std	Z+8, r19	; 0x08
  head_ = 0;
    22b0:	89 81       	ldd	r24, Y+1	; 0x01
    22b2:	9a 81       	ldd	r25, Y+2	; 0x02
    22b4:	fc 01       	movw	r30, r24
    22b6:	10 82       	st	Z, r1
    22b8:	11 82       	std	Z+1, r1	; 0x01
  tail_ = 0;
    22ba:	89 81       	ldd	r24, Y+1	; 0x01
    22bc:	9a 81       	ldd	r25, Y+2	; 0x02
    22be:	fc 01       	movw	r30, r24
    22c0:	12 82       	std	Z+2, r1	; 0x02
    22c2:	13 82       	std	Z+3, r1	; 0x03
  full_ = false;
    22c4:	89 81       	ldd	r24, Y+1	; 0x01
    22c6:	9a 81       	ldd	r25, Y+2	; 0x02
    22c8:	fc 01       	movw	r30, r24
    22ca:	14 82       	std	Z+4, r1	; 0x04
  busy_ = false;
    22cc:	89 81       	ldd	r24, Y+1	; 0x01
    22ce:	9a 81       	ldd	r25, Y+2	; 0x02
    22d0:	fc 01       	movw	r30, r24
    22d2:	11 86       	std	Z+9, r1	; 0x09
}
    22d4:	00 00       	nop
    22d6:	24 96       	adiw	r28, 0x04	; 4
    22d8:	cd bf       	out	0x3d, r28	; 61
    22da:	de bf       	out	0x3e, r29	; 62
    22dc:	df 91       	pop	r29
    22de:	cf 91       	pop	r28
    22e0:	08 95       	ret

000022e2 <_ZN18CircularStringBuffD1Ev>:

CircularStringBuff::~CircularStringBuff() {
    22e2:	cf 93       	push	r28
    22e4:	df 93       	push	r29
    22e6:	00 d0       	rcall	.+0      	; 0x22e8 <_ZN18CircularStringBuffD1Ev+0x6>
    22e8:	cd b7       	in	r28, 0x3d	; 61
    22ea:	de b7       	in	r29, 0x3e	; 62
    22ec:	89 83       	std	Y+1, r24	; 0x01
    22ee:	9a 83       	std	Y+2, r25	; 0x02
	free(buf_);
    22f0:	89 81       	ldd	r24, Y+1	; 0x01
    22f2:	9a 81       	ldd	r25, Y+2	; 0x02
    22f4:	fc 01       	movw	r30, r24
    22f6:	85 81       	ldd	r24, Z+5	; 0x05
    22f8:	96 81       	ldd	r25, Z+6	; 0x06
    22fa:	0e 94 d7 2c 	call	0x59ae	; 0x59ae <free>
}
    22fe:	00 00       	nop
    2300:	0f 90       	pop	r0
    2302:	0f 90       	pop	r0
    2304:	df 91       	pop	r29
    2306:	cf 91       	pop	r28
    2308:	08 95       	ret

0000230a <_ZN18CircularStringBuff5resetEv>:


void CircularStringBuff::reset()
{
    230a:	cf 93       	push	r28
    230c:	df 93       	push	r29
    230e:	00 d0       	rcall	.+0      	; 0x2310 <_ZN18CircularStringBuff5resetEv+0x6>
    2310:	cd b7       	in	r28, 0x3d	; 61
    2312:	de b7       	in	r29, 0x3e	; 62
    2314:	89 83       	std	Y+1, r24	; 0x01
    2316:	9a 83       	std	Y+2, r25	; 0x02
  head_ = tail_;
    2318:	89 81       	ldd	r24, Y+1	; 0x01
    231a:	9a 81       	ldd	r25, Y+2	; 0x02
    231c:	fc 01       	movw	r30, r24
    231e:	22 81       	ldd	r18, Z+2	; 0x02
    2320:	33 81       	ldd	r19, Z+3	; 0x03
    2322:	89 81       	ldd	r24, Y+1	; 0x01
    2324:	9a 81       	ldd	r25, Y+2	; 0x02
    2326:	fc 01       	movw	r30, r24
    2328:	20 83       	st	Z, r18
    232a:	31 83       	std	Z+1, r19	; 0x01
  full_ = false;
    232c:	89 81       	ldd	r24, Y+1	; 0x01
    232e:	9a 81       	ldd	r25, Y+2	; 0x02
    2330:	fc 01       	movw	r30, r24
    2332:	14 82       	std	Z+4, r1	; 0x04
  busy_ = false;
    2334:	89 81       	ldd	r24, Y+1	; 0x01
    2336:	9a 81       	ldd	r25, Y+2	; 0x02
    2338:	fc 01       	movw	r30, r24
    233a:	11 86       	std	Z+9, r1	; 0x09
}
    233c:	00 00       	nop
    233e:	0f 90       	pop	r0
    2340:	0f 90       	pop	r0
    2342:	df 91       	pop	r29
    2344:	cf 91       	pop	r28
    2346:	08 95       	ret

00002348 <ccp_write_io>:
 * \note Using IAR Embedded workbench, the choice of memory model has an impact
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_io(void *addr, uint8_t value)
{
    2348:	cf 93       	push	r28
    234a:	df 93       	push	r29
    234c:	00 d0       	rcall	.+0      	; 0x234e <ccp_write_io+0x6>
    234e:	1f 92       	push	r1
    2350:	cd b7       	in	r28, 0x3d	; 61
    2352:	de b7       	in	r29, 0x3e	; 62
    2354:	89 83       	std	Y+1, r24	; 0x01
    2356:	9a 83       	std	Y+2, r25	; 0x02
    2358:	6b 83       	std	Y+3, r22	; 0x03
	protected_write_io(addr, CCP_IOREG_gc, value);
    235a:	89 81       	ldd	r24, Y+1	; 0x01
    235c:	9a 81       	ldd	r25, Y+2	; 0x02
    235e:	4b 81       	ldd	r20, Y+3	; 0x03
    2360:	68 ed       	ldi	r22, 0xD8	; 216
    2362:	0e 94 83 1b 	call	0x3706	; 0x3706 <protected_write_io>
}
    2366:	00 00       	nop
    2368:	23 96       	adiw	r28, 0x03	; 3
    236a:	cd bf       	out	0x3d, r28	; 61
    236c:	de bf       	out	0x3e, r29	; 62
    236e:	df 91       	pop	r29
    2370:	cf 91       	pop	r28
    2372:	08 95       	ret

00002374 <CLKCTRL_init>:
 * \brief Initialize clkctrl interface
 *
 * \return Initialization status.
 */
int8_t CLKCTRL_init()
{
    2374:	cf 93       	push	r28
    2376:	df 93       	push	r29
    2378:	cd b7       	in	r28, 0x3d	; 61
    237a:	de b7       	in	r29, 0x3e	; 62
	ccp_write_io((void *)&(CLKCTRL.XOSC32KCTRLA),CLKCTRL_CSUT_1K_gc /* 1k cycles */
    237c:	65 e8       	ldi	r22, 0x85	; 133
    237e:	8c e7       	ldi	r24, 0x7C	; 124
    2380:	90 e0       	ldi	r25, 0x00	; 0
    2382:	0e 94 a4 11 	call	0x2348	; 0x2348 <ccp_write_io>

	// ccp_write_io((void*)&(CLKCTRL.PLLCTRLA),0 << CLKCTRL_RUNSTDBY_bp /* Run Standby: disabled */
	//		 | CLKCTRL_MULFAC_DISABLE_gc /* 1 */
	//		 | 0 << CLKCTRL_SOURCE_bp /* Select Source for PLL: disabled */);

	ccp_write_io((void*)&(CLKCTRL.OSCHFCTRLA),CLKCTRL_FRQSEL_24M_gc /* 4 */
    2386:	65 e2       	ldi	r22, 0x25	; 37
    2388:	88 e6       	ldi	r24, 0x68	; 104
    238a:	90 e0       	ldi	r25, 0x00	; 0
    238c:	0e 94 a4 11 	call	0x2348	; 0x2348 <ccp_write_io>
	// ccp_write_io((void*)&(CLKCTRL.MCLKCTRLA),CLKCTRL_CLKSEL_OSCHF_gc /* Internal high-frequency oscillator */
	//		 | 0 << CLKCTRL_CLKOUT_bp /* System clock out: disabled */);

	// ccp_write_io((void*)&(CLKCTRL.MCLKLOCK),0 << CLKCTRL_LOCKEN_bp /* lock enable: disabled */);

	return 0;
    2390:	80 e0       	ldi	r24, 0x00	; 0
}
    2392:	df 91       	pop	r29
    2394:	cf 91       	pop	r28
    2396:	08 95       	ret

00002398 <CPUINT_init>:
 * \brief Initialize cpuint interface
 *
 * \return Initialization status
 */
int8_t CPUINT_init()
{
    2398:	cf 93       	push	r28
    239a:	df 93       	push	r29
    239c:	cd b7       	in	r28, 0x3d	; 61
    239e:	de b7       	in	r29, 0x3e	; 62

	// CPUINT.LVL0PRI = 0x0 << CPUINT_LVL0PRI_gp; /* Interrupt Level Priority: 0x0 */

	// CPUINT.LVL1VEC = 0x0 << CPUINT_LVL1VEC_gp; /* Interrupt Vector with High Priority: 0x0 */

	ENABLE_INTERRUPTS();
    23a0:	78 94       	sei

	return 0;
    23a2:	80 e0       	ldi	r24, 0x00	; 0
}
    23a4:	df 91       	pop	r29
    23a6:	cf 91       	pop	r28
    23a8:	08 95       	ret

000023aa <_ZL9VREF_initv>:
#define LSB_MASK                 (0x03)



static void VREF_init(void)
{
    23aa:	cf 93       	push	r28
    23ac:	df 93       	push	r29
    23ae:	cd b7       	in	r28, 0x3d	; 61
    23b0:	de b7       	in	r29, 0x3e	; 62
//	VREF.DAC0REF = VREF_REFSEL_VDD_gc; /* Select the 2.048V Internal Voltage Reference for DAC */
//	VREF.DAC0REF = VREF_REFSEL_2V048_gc; /* Select the 2.048V Internal Voltage Reference for DAC */
	VREF.DAC0REF = VREF_REFSEL_2V500_gc; /* Select the 2.500V Internal Voltage Reference for DAC */
    23b2:	80 ea       	ldi	r24, 0xA0	; 160
    23b4:	90 e0       	ldi	r25, 0x00	; 0
    23b6:	23 e0       	ldi	r18, 0x03	; 3
    23b8:	fc 01       	movw	r30, r24
    23ba:	22 83       	std	Z+2, r18	; 0x02
//	| VREF_ALWAYSON_bm;    /* Set the Voltage Reference in Always On mode */
//	VREF.DAC0REF = VREF_REFSEL_2V500_gc; /* Select the 2.048V Internal Voltage Reference for DAC */
	/* Wait VREF start-up time */
//	while(util_delay_ms(VREF_STARTUP_TIME_MS));
}
    23bc:	00 00       	nop
    23be:	df 91       	pop	r29
    23c0:	cf 91       	pop	r28
    23c2:	08 95       	ret

000023c4 <_Z9DAC0_initv>:

void DAC0_init(void)
{
    23c4:	cf 93       	push	r28
    23c6:	df 93       	push	r29
    23c8:	cd b7       	in	r28, 0x3d	; 61
    23ca:	de b7       	in	r29, 0x3e	; 62
	VREF_init();
    23cc:	0e 94 d5 11 	call	0x23aa	; 0x23aa <_ZL9VREF_initv>
	
    /* Disable digital input buffer */
    PORTD.PIN6CTRL &= ~PORT_ISC_gm;
    23d0:	80 e6       	ldi	r24, 0x60	; 96
    23d2:	94 e0       	ldi	r25, 0x04	; 4
    23d4:	fc 01       	movw	r30, r24
    23d6:	26 89       	ldd	r18, Z+22	; 0x16
    23d8:	80 e6       	ldi	r24, 0x60	; 96
    23da:	94 e0       	ldi	r25, 0x04	; 4
    23dc:	28 7f       	andi	r18, 0xF8	; 248
    23de:	fc 01       	movw	r30, r24
    23e0:	26 8b       	std	Z+22, r18	; 0x16
    PORTD.PIN6CTRL |= PORT_ISC_INPUT_DISABLE_gc;
    23e2:	80 e6       	ldi	r24, 0x60	; 96
    23e4:	94 e0       	ldi	r25, 0x04	; 4
    23e6:	fc 01       	movw	r30, r24
    23e8:	26 89       	ldd	r18, Z+22	; 0x16
    23ea:	80 e6       	ldi	r24, 0x60	; 96
    23ec:	94 e0       	ldi	r25, 0x04	; 4
    23ee:	24 60       	ori	r18, 0x04	; 4
    23f0:	fc 01       	movw	r30, r24
    23f2:	26 8b       	std	Z+22, r18	; 0x16
    /* Disable pull-up resistor */
    PORTD.PIN6CTRL &= ~PORT_PULLUPEN_bm;   
    23f4:	80 e6       	ldi	r24, 0x60	; 96
    23f6:	94 e0       	ldi	r25, 0x04	; 4
    23f8:	fc 01       	movw	r30, r24
    23fa:	26 89       	ldd	r18, Z+22	; 0x16
    23fc:	80 e6       	ldi	r24, 0x60	; 96
    23fe:	94 e0       	ldi	r25, 0x04	; 4
    2400:	27 7f       	andi	r18, 0xF7	; 247
    2402:	fc 01       	movw	r30, r24
    2404:	26 8b       	std	Z+22, r18	; 0x16
    DAC0.CTRLA = DAC_ENABLE_bm          /* Enable DAC */
    2406:	80 ea       	ldi	r24, 0xA0	; 160
    2408:	96 e0       	ldi	r25, 0x06	; 6
    240a:	21 ec       	ldi	r18, 0xC1	; 193
    240c:	fc 01       	movw	r30, r24
    240e:	20 83       	st	Z, r18
// 	PORTD.PIN6CTRL &= ~PORT_PULLUPEN_bm;
// 	DAC0.CTRLA = DAC_ENABLE_bm          /* Enable DAC */
// 	| DAC_OUTEN_bm;           /* Enable output buffer */
// 	
// 	DAC0_setVal(DAC_DEFAULT_VALUE);
}
    2410:	00 00       	nop
    2412:	df 91       	pop	r29
    2414:	cf 91       	pop	r28
    2416:	08 95       	ret

00002418 <PORTC_set_pin_dir>:
 *                      PORT_DIR_OUT = Data direction out
 *                      PORT_DIR_OFF = Disables the pin
 *                      (low power state)
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
    2418:	cf 93       	push	r28
    241a:	df 93       	push	r29
    241c:	00 d0       	rcall	.+0      	; 0x241e <PORTC_set_pin_dir+0x6>
    241e:	1f 92       	push	r1
    2420:	cd b7       	in	r28, 0x3d	; 61
    2422:	de b7       	in	r29, 0x3e	; 62
    2424:	89 83       	std	Y+1, r24	; 0x01
    2426:	6a 83       	std	Y+2, r22	; 0x02
    2428:	7b 83       	std	Y+3, r23	; 0x03
	switch (dir) {
    242a:	8a 81       	ldd	r24, Y+2	; 0x02
    242c:	9b 81       	ldd	r25, Y+3	; 0x03
    242e:	81 30       	cpi	r24, 0x01	; 1
    2430:	91 05       	cpc	r25, r1
    2432:	e9 f0       	breq	.+58     	; 0x246e <PORTC_set_pin_dir+0x56>
    2434:	82 30       	cpi	r24, 0x02	; 2
    2436:	91 05       	cpc	r25, r1
    2438:	81 f1       	breq	.+96     	; 0x249a <PORTC_set_pin_dir+0x82>
    243a:	89 2b       	or	r24, r25
    243c:	09 f0       	breq	.+2      	; 0x2440 <PORTC_set_pin_dir+0x28>
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTC + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
		break;
	default:
		break;
    243e:	3d c0       	rjmp	.+122    	; 0x24ba <PORTC_set_pin_dir+0xa2>
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
    2440:	88 e0       	ldi	r24, 0x08	; 8
    2442:	90 e0       	ldi	r25, 0x00	; 0
    2444:	fc 01       	movw	r30, r24
    2446:	80 81       	ld	r24, Z
    2448:	48 2f       	mov	r20, r24
    244a:	89 81       	ldd	r24, Y+1	; 0x01
    244c:	28 2f       	mov	r18, r24
    244e:	30 e0       	ldi	r19, 0x00	; 0
    2450:	81 e0       	ldi	r24, 0x01	; 1
    2452:	90 e0       	ldi	r25, 0x00	; 0
    2454:	02 c0       	rjmp	.+4      	; 0x245a <PORTC_set_pin_dir+0x42>
    2456:	88 0f       	add	r24, r24
    2458:	99 1f       	adc	r25, r25
    245a:	2a 95       	dec	r18
    245c:	e2 f7       	brpl	.-8      	; 0x2456 <PORTC_set_pin_dir+0x3e>
    245e:	80 95       	com	r24
    2460:	24 2f       	mov	r18, r20
    2462:	28 23       	and	r18, r24
    2464:	88 e0       	ldi	r24, 0x08	; 8
    2466:	90 e0       	ldi	r25, 0x00	; 0
    2468:	fc 01       	movw	r30, r24
    246a:	20 83       	st	Z, r18
		break;
    246c:	26 c0       	rjmp	.+76     	; 0x24ba <PORTC_set_pin_dir+0xa2>
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
    246e:	88 e0       	ldi	r24, 0x08	; 8
    2470:	90 e0       	ldi	r25, 0x00	; 0
    2472:	fc 01       	movw	r30, r24
    2474:	80 81       	ld	r24, Z
    2476:	48 2f       	mov	r20, r24
    2478:	89 81       	ldd	r24, Y+1	; 0x01
    247a:	28 2f       	mov	r18, r24
    247c:	30 e0       	ldi	r19, 0x00	; 0
    247e:	81 e0       	ldi	r24, 0x01	; 1
    2480:	90 e0       	ldi	r25, 0x00	; 0
    2482:	02 c0       	rjmp	.+4      	; 0x2488 <PORTC_set_pin_dir+0x70>
    2484:	88 0f       	add	r24, r24
    2486:	99 1f       	adc	r25, r25
    2488:	2a 95       	dec	r18
    248a:	e2 f7       	brpl	.-8      	; 0x2484 <PORTC_set_pin_dir+0x6c>
    248c:	24 2f       	mov	r18, r20
    248e:	28 2b       	or	r18, r24
    2490:	88 e0       	ldi	r24, 0x08	; 8
    2492:	90 e0       	ldi	r25, 0x00	; 0
    2494:	fc 01       	movw	r30, r24
    2496:	20 83       	st	Z, r18
		break;
    2498:	10 c0       	rjmp	.+32     	; 0x24ba <PORTC_set_pin_dir+0xa2>
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTC + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
    249a:	89 81       	ldd	r24, Y+1	; 0x01
    249c:	88 2f       	mov	r24, r24
    249e:	90 e0       	ldi	r25, 0x00	; 0
    24a0:	80 5b       	subi	r24, 0xB0	; 176
    24a2:	9b 4f       	sbci	r25, 0xFB	; 251
    24a4:	fc 01       	movw	r30, r24
    24a6:	20 81       	ld	r18, Z
    24a8:	89 81       	ldd	r24, Y+1	; 0x01
    24aa:	88 2f       	mov	r24, r24
    24ac:	90 e0       	ldi	r25, 0x00	; 0
    24ae:	80 5b       	subi	r24, 0xB0	; 176
    24b0:	9b 4f       	sbci	r25, 0xFB	; 251
    24b2:	28 60       	ori	r18, 0x08	; 8
    24b4:	fc 01       	movw	r30, r24
    24b6:	20 83       	st	Z, r18
		break;
    24b8:	00 00       	nop
	default:
		break;
	}
}
    24ba:	00 00       	nop
    24bc:	23 96       	adiw	r28, 0x03	; 3
    24be:	cd bf       	out	0x3d, r28	; 61
    24c0:	de bf       	out	0x3e, r29	; 62
    24c2:	df 91       	pop	r29
    24c4:	cf 91       	pop	r28
    24c6:	08 95       	ret

000024c8 <PORTC_set_pin_level>:
 * \param[in] pin       The pin number within port
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
    24c8:	cf 93       	push	r28
    24ca:	df 93       	push	r29
    24cc:	00 d0       	rcall	.+0      	; 0x24ce <PORTC_set_pin_level+0x6>
    24ce:	cd b7       	in	r28, 0x3d	; 61
    24d0:	de b7       	in	r29, 0x3e	; 62
    24d2:	89 83       	std	Y+1, r24	; 0x01
    24d4:	6a 83       	std	Y+2, r22	; 0x02
	if (level == true) {
    24d6:	8a 81       	ldd	r24, Y+2	; 0x02
    24d8:	88 23       	and	r24, r24
    24da:	b1 f0       	breq	.+44     	; 0x2508 <PORTC_set_pin_level+0x40>
		VPORTC.OUT |= (1 << pin);
    24dc:	88 e0       	ldi	r24, 0x08	; 8
    24de:	90 e0       	ldi	r25, 0x00	; 0
    24e0:	fc 01       	movw	r30, r24
    24e2:	81 81       	ldd	r24, Z+1	; 0x01
    24e4:	48 2f       	mov	r20, r24
    24e6:	89 81       	ldd	r24, Y+1	; 0x01
    24e8:	28 2f       	mov	r18, r24
    24ea:	30 e0       	ldi	r19, 0x00	; 0
    24ec:	81 e0       	ldi	r24, 0x01	; 1
    24ee:	90 e0       	ldi	r25, 0x00	; 0
    24f0:	02 c0       	rjmp	.+4      	; 0x24f6 <PORTC_set_pin_level+0x2e>
    24f2:	88 0f       	add	r24, r24
    24f4:	99 1f       	adc	r25, r25
    24f6:	2a 95       	dec	r18
    24f8:	e2 f7       	brpl	.-8      	; 0x24f2 <PORTC_set_pin_level+0x2a>
    24fa:	24 2f       	mov	r18, r20
    24fc:	28 2b       	or	r18, r24
    24fe:	88 e0       	ldi	r24, 0x08	; 8
    2500:	90 e0       	ldi	r25, 0x00	; 0
    2502:	fc 01       	movw	r30, r24
    2504:	21 83       	std	Z+1, r18	; 0x01
	} else {
		VPORTC.OUT &= ~(1 << pin);
	}
}
    2506:	16 c0       	rjmp	.+44     	; 0x2534 <PORTC_set_pin_level+0x6c>
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
    2508:	88 e0       	ldi	r24, 0x08	; 8
    250a:	90 e0       	ldi	r25, 0x00	; 0
    250c:	fc 01       	movw	r30, r24
    250e:	81 81       	ldd	r24, Z+1	; 0x01
    2510:	48 2f       	mov	r20, r24
    2512:	89 81       	ldd	r24, Y+1	; 0x01
    2514:	28 2f       	mov	r18, r24
    2516:	30 e0       	ldi	r19, 0x00	; 0
    2518:	81 e0       	ldi	r24, 0x01	; 1
    251a:	90 e0       	ldi	r25, 0x00	; 0
    251c:	02 c0       	rjmp	.+4      	; 0x2522 <PORTC_set_pin_level+0x5a>
    251e:	88 0f       	add	r24, r24
    2520:	99 1f       	adc	r25, r25
    2522:	2a 95       	dec	r18
    2524:	e2 f7       	brpl	.-8      	; 0x251e <PORTC_set_pin_level+0x56>
    2526:	80 95       	com	r24
    2528:	24 2f       	mov	r18, r20
    252a:	28 23       	and	r18, r24
    252c:	88 e0       	ldi	r24, 0x08	; 8
    252e:	90 e0       	ldi	r25, 0x00	; 0
    2530:	fc 01       	movw	r30, r24
    2532:	21 83       	std	Z+1, r18	; 0x01
	}
}
    2534:	00 00       	nop
    2536:	0f 90       	pop	r0
    2538:	0f 90       	pop	r0
    253a:	df 91       	pop	r29
    253c:	cf 91       	pop	r28
    253e:	08 95       	ret

00002540 <_ZL15LED_set_RED_dir8port_dir>:
 *                      PORT_DIR_OUT = Data direction out
 *                      PORT_DIR_OFF = Disables the pin
 *                      (low power state)
 */
static inline void LED_set_RED_dir(const enum port_dir dir)
{
    2540:	cf 93       	push	r28
    2542:	df 93       	push	r29
    2544:	00 d0       	rcall	.+0      	; 0x2546 <_ZL15LED_set_RED_dir8port_dir+0x6>
    2546:	cd b7       	in	r28, 0x3d	; 61
    2548:	de b7       	in	r29, 0x3e	; 62
    254a:	89 83       	std	Y+1, r24	; 0x01
    254c:	9a 83       	std	Y+2, r25	; 0x02
	PORTC_set_pin_dir(RED_PIN, dir);
    254e:	89 81       	ldd	r24, Y+1	; 0x01
    2550:	9a 81       	ldd	r25, Y+2	; 0x02
    2552:	bc 01       	movw	r22, r24
    2554:	85 e0       	ldi	r24, 0x05	; 5
    2556:	0e 94 0c 12 	call	0x2418	; 0x2418 <PORTC_set_pin_dir>
}
    255a:	00 00       	nop
    255c:	0f 90       	pop	r0
    255e:	0f 90       	pop	r0
    2560:	df 91       	pop	r29
    2562:	cf 91       	pop	r28
    2564:	08 95       	ret

00002566 <_ZL17LED_set_GREEN_dir8port_dir>:
 *                      PORT_DIR_OUT = Data direction out
 *                      PORT_DIR_OFF = Disables the pin
 *                      (low power state)
 */
static inline void LED_set_GREEN_dir(const enum port_dir dir)
{
    2566:	cf 93       	push	r28
    2568:	df 93       	push	r29
    256a:	00 d0       	rcall	.+0      	; 0x256c <_ZL17LED_set_GREEN_dir8port_dir+0x6>
    256c:	cd b7       	in	r28, 0x3d	; 61
    256e:	de b7       	in	r29, 0x3e	; 62
    2570:	89 83       	std	Y+1, r24	; 0x01
    2572:	9a 83       	std	Y+2, r25	; 0x02
	PORTC_set_pin_dir(GREEN_PIN, dir);
    2574:	89 81       	ldd	r24, Y+1	; 0x01
    2576:	9a 81       	ldd	r25, Y+2	; 0x02
    2578:	bc 01       	movw	r22, r24
    257a:	84 e0       	ldi	r24, 0x04	; 4
    257c:	0e 94 0c 12 	call	0x2418	; 0x2418 <PORTC_set_pin_dir>
}
    2580:	00 00       	nop
    2582:	0f 90       	pop	r0
    2584:	0f 90       	pop	r0
    2586:	df 91       	pop	r29
    2588:	cf 91       	pop	r28
    258a:	08 95       	ret

0000258c <_ZL17LED_set_RED_levelb>:
 *
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void LED_set_RED_level(const bool level)
{
    258c:	cf 93       	push	r28
    258e:	df 93       	push	r29
    2590:	1f 92       	push	r1
    2592:	cd b7       	in	r28, 0x3d	; 61
    2594:	de b7       	in	r29, 0x3e	; 62
    2596:	89 83       	std	Y+1, r24	; 0x01
	PORTC_set_pin_level(RED_PIN, level); /* Low == LED off */
    2598:	69 81       	ldd	r22, Y+1	; 0x01
    259a:	85 e0       	ldi	r24, 0x05	; 5
    259c:	0e 94 64 12 	call	0x24c8	; 0x24c8 <PORTC_set_pin_level>
}
    25a0:	00 00       	nop
    25a2:	0f 90       	pop	r0
    25a4:	df 91       	pop	r29
    25a6:	cf 91       	pop	r28
    25a8:	08 95       	ret

000025aa <_ZL19LED_set_GREEN_levelb>:
 *
 * \param[in] level true  = Pin level set to "high" state
 *                  false = Pin level set to "low" state
 */
static inline void LED_set_GREEN_level(const bool level)
{
    25aa:	cf 93       	push	r28
    25ac:	df 93       	push	r29
    25ae:	1f 92       	push	r1
    25b0:	cd b7       	in	r28, 0x3d	; 61
    25b2:	de b7       	in	r29, 0x3e	; 62
    25b4:	89 83       	std	Y+1, r24	; 0x01
	PORTC_set_pin_level(GREEN_PIN, level); /* Low == LED off */
    25b6:	69 81       	ldd	r22, Y+1	; 0x01
    25b8:	84 e0       	ldi	r24, 0x04	; 4
    25ba:	0e 94 64 12 	call	0x24c8	; 0x24c8 <PORTC_set_pin_level>
}
    25be:	00 00       	nop
    25c0:	0f 90       	pop	r0
    25c2:	df 91       	pop	r29
    25c4:	cf 91       	pop	r28
    25c6:	08 95       	ret

000025c8 <mcu_init>:
#ifdef __cplusplus
extern "C" {
#endif

void mcu_init(void)
{
    25c8:	cf 93       	push	r28
    25ca:	df 93       	push	r29
    25cc:	00 d0       	rcall	.+0      	; 0x25ce <mcu_init+0x6>
    25ce:	cd b7       	in	r28, 0x3d	; 61
    25d0:	de b7       	in	r29, 0x3e	; 62
	 Configure the individual pin configurations and interrupt control for pin Pxn in PORTx.PINnCTRL
	*/

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
    25d2:	19 82       	std	Y+1, r1	; 0x01
    25d4:	89 81       	ldd	r24, Y+1	; 0x01
    25d6:	88 30       	cpi	r24, 0x08	; 8
    25d8:	98 f4       	brcc	.+38     	; 0x2600 <mcu_init+0x38>
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    25da:	89 81       	ldd	r24, Y+1	; 0x01
    25dc:	88 2f       	mov	r24, r24
    25de:	90 e0       	ldi	r25, 0x00	; 0
    25e0:	80 5f       	subi	r24, 0xF0	; 240
    25e2:	9b 4f       	sbci	r25, 0xFB	; 251
    25e4:	fc 01       	movw	r30, r24
    25e6:	20 81       	ld	r18, Z
    25e8:	89 81       	ldd	r24, Y+1	; 0x01
    25ea:	88 2f       	mov	r24, r24
    25ec:	90 e0       	ldi	r25, 0x00	; 0
    25ee:	80 5f       	subi	r24, 0xF0	; 240
    25f0:	9b 4f       	sbci	r25, 0xFB	; 251
    25f2:	28 60       	ori	r18, 0x08	; 8
    25f4:	fc 01       	movw	r30, r24
    25f6:	20 83       	st	Z, r18
	 Configure the individual pin configurations and interrupt control for pin Pxn in PORTx.PINnCTRL
	*/

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
    25f8:	89 81       	ldd	r24, Y+1	; 0x01
    25fa:	8f 5f       	subi	r24, 0xFF	; 255
    25fc:	89 83       	std	Y+1, r24	; 0x01
    25fe:	ea cf       	rjmp	.-44     	; 0x25d4 <mcu_init+0xc>
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    2600:	1a 82       	std	Y+2, r1	; 0x02
    2602:	8a 81       	ldd	r24, Y+2	; 0x02
    2604:	88 30       	cpi	r24, 0x08	; 8
    2606:	98 f4       	brcc	.+38     	; 0x262e <mcu_init+0x66>
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    2608:	8a 81       	ldd	r24, Y+2	; 0x02
    260a:	88 2f       	mov	r24, r24
    260c:	90 e0       	ldi	r25, 0x00	; 0
    260e:	80 5d       	subi	r24, 0xD0	; 208
    2610:	9b 4f       	sbci	r25, 0xFB	; 251
    2612:	fc 01       	movw	r30, r24
    2614:	20 81       	ld	r18, Z
    2616:	8a 81       	ldd	r24, Y+2	; 0x02
    2618:	88 2f       	mov	r24, r24
    261a:	90 e0       	ldi	r25, 0x00	; 0
    261c:	80 5d       	subi	r24, 0xD0	; 208
    261e:	9b 4f       	sbci	r25, 0xFB	; 251
    2620:	28 60       	ori	r18, 0x08	; 8
    2622:	fc 01       	movw	r30, r24
    2624:	20 83       	st	Z, r18

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    2626:	8a 81       	ldd	r24, Y+2	; 0x02
    2628:	8f 5f       	subi	r24, 0xFF	; 255
    262a:	8a 83       	std	Y+2, r24	; 0x02
    262c:	ea cf       	rjmp	.-44     	; 0x2602 <mcu_init+0x3a>
// 	}

// 	for (uint8_t i = 0; i < 8; i++) {
// 		*((uint8_t *)&PORTF + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
// 	}
}
    262e:	00 00       	nop
    2630:	0f 90       	pop	r0
    2632:	0f 90       	pop	r0
    2634:	df 91       	pop	r29
    2636:	cf 91       	pop	r28
    2638:	08 95       	ret

0000263a <system_init>:

/**
 * \brief System initialization
 */
void system_init()
{
    263a:	cf 93       	push	r28
    263c:	df 93       	push	r29
    263e:	cd b7       	in	r28, 0x3d	; 61
    2640:	de b7       	in	r29, 0x3e	; 62
	mcu_init();
    2642:	0e 94 e4 12 	call	0x25c8	; 0x25c8 <mcu_init>

	CLKCTRL_init(); /* Set CPU clock speed appropriately */
    2646:	0e 94 ba 11 	call	0x2374	; 0x2374 <CLKCTRL_init>
	TIMERA_init();  /* Set PWM timer */
    264a:	0e 94 b6 27 	call	0x4f6c	; 0x4f6c <TIMERA_init>
	TIMERB_init(); /* Timers must be initialized before utility_delay functions will work */
    264e:	0e 94 5d 28 	call	0x50ba	; 0x50ba <TIMERB_init>
	BINIO_init();
    2652:	0e 94 8c 0f 	call	0x1f18	; 0x1f18 <_Z10BINIO_initv>
	CPUINT_init(); /* Interrupts must also be enabled before timer interrupts will function */
    2656:	0e 94 cc 11 	call	0x2398	; 0x2398 <CPUINT_init>

	SLPCTRL_init();
    265a:	0e 94 37 27 	call	0x4e6e	; 0x4e6e <SLPCTRL_init>
	
	DAC0_init();
    265e:	0e 94 e2 11 	call	0x23c4	; 0x23c4 <_Z9DAC0_initv>

	BOD_init();
    2662:	0e 94 31 11 	call	0x2262	; 0x2262 <BOD_init>
}
    2666:	00 00       	nop
    2668:	df 91       	pop	r29
    266a:	cf 91       	pop	r28
    266c:	08 95       	ret

0000266e <system_sleep_settings>:

void system_sleep_settings()
{
    266e:	cf 93       	push	r28
    2670:	df 93       	push	r29
    2672:	cd b7       	in	r28, 0x3d	; 61
    2674:	de b7       	in	r29, 0x3e	; 62
	mcu_init();
    2676:	0e 94 e4 12 	call	0x25c8	; 0x25c8 <mcu_init>

//	CLKCTRL_init(); /* Set CPU clock speed appropriately */
	TIMERB_sleep(); /* Timers must be initialized before utility_delay functions will work */
    267a:	0e 94 34 2a 	call	0x5468	; 0x5468 <TIMERB_sleep>
//	CPUINT_init(); /* Interrupts must also be enabled before timer interrupts will function */
	BINIO_sleep();
    267e:	0e 94 6b 10 	call	0x20d6	; 0x20d6 <_Z11BINIO_sleepv>

	LED_set_RED_dir(PORT_DIR_OUT);
    2682:	81 e0       	ldi	r24, 0x01	; 1
    2684:	90 e0       	ldi	r25, 0x00	; 0
    2686:	0e 94 a0 12 	call	0x2540	; 0x2540 <_ZL15LED_set_RED_dir8port_dir>
	LED_set_RED_level(OFF);
    268a:	80 e0       	ldi	r24, 0x00	; 0
    268c:	0e 94 c6 12 	call	0x258c	; 0x258c <_ZL17LED_set_RED_levelb>
	LED_set_GREEN_dir(PORT_DIR_OUT);
    2690:	81 e0       	ldi	r24, 0x01	; 1
    2692:	90 e0       	ldi	r25, 0x00	; 0
    2694:	0e 94 b3 12 	call	0x2566	; 0x2566 <_ZL17LED_set_GREEN_dir8port_dir>
	LED_set_GREEN_level(OFF);
    2698:	80 e0       	ldi	r24, 0x00	; 0
    269a:	0e 94 d5 12 	call	0x25aa	; 0x25aa <_ZL19LED_set_GREEN_levelb>

}
    269e:	00 00       	nop
    26a0:	df 91       	pop	r29
    26a2:	cf 91       	pop	r28
    26a4:	08 95       	ret

000026a6 <_ZN13EepromManagerC1Ev>:
void avr_eeprom_write_float(eeprom_addr_t index, float in) {
	while (NVMCTRL.STATUS & NVMCTRL_EEBUSY_bm);
	_PROTECTED_WRITE_SPM(NVMCTRL.CTRLA, NVMCTRL_CMD_EEERWR_gc);
	*(float*)(eeprom_addr_t)(MAPPED_EEPROM_START+index) = in;
	_PROTECTED_WRITE_SPM(NVMCTRL.CTRLA, NVMCTRL_CMD_NONE_gc);
}
    26a6:	cf 93       	push	r28
    26a8:	df 93       	push	r29
    26aa:	00 d0       	rcall	.+0      	; 0x26ac <_ZN13EepromManagerC1Ev+0x6>
    26ac:	cd b7       	in	r28, 0x3d	; 61
    26ae:	de b7       	in	r29, 0x3e	; 62
    26b0:	89 83       	std	Y+1, r24	; 0x01
    26b2:	9a 83       	std	Y+2, r25	; 0x02
    26b4:	00 00       	nop
    26b6:	0f 90       	pop	r0
    26b8:	0f 90       	pop	r0
    26ba:	df 91       	pop	r29
    26bc:	cf 91       	pop	r28
    26be:	08 95       	ret

000026c0 <_ZN13EepromManagerD1Ev>:
    26c0:	cf 93       	push	r28
    26c2:	df 93       	push	r29
    26c4:	00 d0       	rcall	.+0      	; 0x26c6 <_ZN13EepromManagerD1Ev+0x6>
    26c6:	cd b7       	in	r28, 0x3d	; 61
    26c8:	de b7       	in	r29, 0x3e	; 62
    26ca:	89 83       	std	Y+1, r24	; 0x01
    26cc:	9a 83       	std	Y+2, r25	; 0x02
    26ce:	00 00       	nop
    26d0:	0f 90       	pop	r0
    26d2:	0f 90       	pop	r0
    26d4:	df 91       	pop	r29
    26d6:	cf 91       	pop	r28
    26d8:	08 95       	ret

000026da <_ZN13EepromManager15updateEEPROMVarE8EE_var_tPv>:

void EepromManager::updateEEPROMVar(EE_var_t v, void* val)
{
    26da:	cf 93       	push	r28
    26dc:	df 93       	push	r29
    26de:	cd b7       	in	r28, 0x3d	; 61
    26e0:	de b7       	in	r29, 0x3e	; 62
    26e2:	26 97       	sbiw	r28, 0x06	; 6
    26e4:	cd bf       	out	0x3d, r28	; 61
    26e6:	de bf       	out	0x3e, r29	; 62
    26e8:	89 83       	std	Y+1, r24	; 0x01
    26ea:	9a 83       	std	Y+2, r25	; 0x02
    26ec:	6b 83       	std	Y+3, r22	; 0x03
    26ee:	7c 83       	std	Y+4, r23	; 0x04
    26f0:	4d 83       	std	Y+5, r20	; 0x05
    26f2:	5e 83       	std	Y+6, r21	; 0x06
// 		{
// 
// 		}
// 		break;
// 	}
}
    26f4:	26 96       	adiw	r28, 0x06	; 6
    26f6:	cd bf       	out	0x3d, r28	; 61
    26f8:	de bf       	out	0x3e, r29	; 62
    26fa:	df 91       	pop	r29
    26fc:	cf 91       	pop	r28
    26fe:	08 95       	ret

00002700 <_ZN8GoertzelC1Eff>:
		highValueCount++;
	}

	Q2 = Q1;
	Q1 = Q0;
}
    2700:	0f 93       	push	r16
    2702:	1f 93       	push	r17
    2704:	cf 93       	push	r28
    2706:	df 93       	push	r29
    2708:	cd b7       	in	r28, 0x3d	; 61
    270a:	de b7       	in	r29, 0x3e	; 62
    270c:	62 97       	sbiw	r28, 0x12	; 18
    270e:	cd bf       	out	0x3d, r28	; 61
    2710:	de bf       	out	0x3e, r29	; 62
    2712:	89 87       	std	Y+9, r24	; 0x09
    2714:	9a 87       	std	Y+10, r25	; 0x0a
    2716:	4b 87       	std	Y+11, r20	; 0x0b
    2718:	5c 87       	std	Y+12, r21	; 0x0c
    271a:	6d 87       	std	Y+13, r22	; 0x0d
    271c:	7e 87       	std	Y+14, r23	; 0x0e
    271e:	0f 87       	std	Y+15, r16	; 0x0f
    2720:	18 8b       	std	Y+16, r17	; 0x10
    2722:	29 8b       	std	Y+17, r18	; 0x11
    2724:	3a 8b       	std	Y+18, r19	; 0x12
    2726:	8f 85       	ldd	r24, Y+15	; 0x0f
    2728:	98 89       	ldd	r25, Y+16	; 0x10
    272a:	a9 89       	ldd	r26, Y+17	; 0x11
    272c:	ba 89       	ldd	r27, Y+18	; 0x12
    272e:	80 93 ef 40 	sts	0x40EF, r24	; 0x8040ef <_SAMPLING_FREQUENCY>
    2732:	90 93 f0 40 	sts	0x40F0, r25	; 0x8040f0 <_SAMPLING_FREQUENCY+0x1>
    2736:	a0 93 f1 40 	sts	0x40F1, r26	; 0x8040f1 <_SAMPLING_FREQUENCY+0x2>
    273a:	b0 93 f2 40 	sts	0x40F2, r27	; 0x8040f2 <_SAMPLING_FREQUENCY+0x3>
    273e:	8b 85       	ldd	r24, Y+11	; 0x0b
    2740:	9c 85       	ldd	r25, Y+12	; 0x0c
    2742:	ad 85       	ldd	r26, Y+13	; 0x0d
    2744:	be 85       	ldd	r27, Y+14	; 0x0e
    2746:	89 83       	std	Y+1, r24	; 0x01
    2748:	9a 83       	std	Y+2, r25	; 0x02
    274a:	ab 83       	std	Y+3, r26	; 0x03
    274c:	bc 83       	std	Y+4, r27	; 0x04
    274e:	84 e6       	ldi	r24, 0x64	; 100
    2750:	90 e0       	ldi	r25, 0x00	; 0
    2752:	8d 83       	std	Y+5, r24	; 0x05
    2754:	9e 83       	std	Y+6, r25	; 0x06
    2756:	81 ed       	ldi	r24, 0xD1	; 209
    2758:	90 e0       	ldi	r25, 0x00	; 0
    275a:	8f 83       	std	Y+7, r24	; 0x07
    275c:	98 87       	std	Y+8, r25	; 0x08
    275e:	8f 81       	ldd	r24, Y+7	; 0x07
    2760:	98 85       	ldd	r25, Y+8	; 0x08
    2762:	09 2e       	mov	r0, r25
    2764:	00 0c       	add	r0, r0
    2766:	aa 0b       	sbc	r26, r26
    2768:	bb 0b       	sbc	r27, r27
    276a:	bc 01       	movw	r22, r24
    276c:	cd 01       	movw	r24, r26
    276e:	0e 94 59 2b 	call	0x56b2	; 0x56b2 <__floatsisf>
    2772:	dc 01       	movw	r26, r24
    2774:	cb 01       	movw	r24, r22
    2776:	9c 01       	movw	r18, r24
    2778:	ad 01       	movw	r20, r26
    277a:	69 81       	ldd	r22, Y+1	; 0x01
    277c:	7a 81       	ldd	r23, Y+2	; 0x02
    277e:	8b 81       	ldd	r24, Y+3	; 0x03
    2780:	9c 81       	ldd	r25, Y+4	; 0x04
    2782:	0e 94 e1 2b 	call	0x57c2	; 0x57c2 <__gesf2>
    2786:	18 16       	cp	r1, r24
    2788:	6c f4       	brge	.+26     	; 0x27a4 <_ZN8GoertzelC1Eff+0xa4>
    278a:	8f 81       	ldd	r24, Y+7	; 0x07
    278c:	98 85       	ldd	r25, Y+8	; 0x08
    278e:	09 2e       	mov	r0, r25
    2790:	00 0c       	add	r0, r0
    2792:	aa 0b       	sbc	r26, r26
    2794:	bb 0b       	sbc	r27, r27
    2796:	bc 01       	movw	r22, r24
    2798:	cd 01       	movw	r24, r26
    279a:	0e 94 59 2b 	call	0x56b2	; 0x56b2 <__floatsisf>
    279e:	dc 01       	movw	r26, r24
    27a0:	cb 01       	movw	r24, r22
    27a2:	27 c0       	rjmp	.+78     	; 0x27f2 <_ZN8GoertzelC1Eff+0xf2>
    27a4:	8d 81       	ldd	r24, Y+5	; 0x05
    27a6:	9e 81       	ldd	r25, Y+6	; 0x06
    27a8:	09 2e       	mov	r0, r25
    27aa:	00 0c       	add	r0, r0
    27ac:	aa 0b       	sbc	r26, r26
    27ae:	bb 0b       	sbc	r27, r27
    27b0:	bc 01       	movw	r22, r24
    27b2:	cd 01       	movw	r24, r26
    27b4:	0e 94 59 2b 	call	0x56b2	; 0x56b2 <__floatsisf>
    27b8:	dc 01       	movw	r26, r24
    27ba:	cb 01       	movw	r24, r22
    27bc:	9c 01       	movw	r18, r24
    27be:	ad 01       	movw	r20, r26
    27c0:	69 81       	ldd	r22, Y+1	; 0x01
    27c2:	7a 81       	ldd	r23, Y+2	; 0x02
    27c4:	8b 81       	ldd	r24, Y+3	; 0x03
    27c6:	9c 81       	ldd	r25, Y+4	; 0x04
    27c8:	0e 94 1c 2b 	call	0x5638	; 0x5638 <__cmpsf2>
    27cc:	88 23       	and	r24, r24
    27ce:	6c f4       	brge	.+26     	; 0x27ea <_ZN8GoertzelC1Eff+0xea>
    27d0:	8d 81       	ldd	r24, Y+5	; 0x05
    27d2:	9e 81       	ldd	r25, Y+6	; 0x06
    27d4:	09 2e       	mov	r0, r25
    27d6:	00 0c       	add	r0, r0
    27d8:	aa 0b       	sbc	r26, r26
    27da:	bb 0b       	sbc	r27, r27
    27dc:	bc 01       	movw	r22, r24
    27de:	cd 01       	movw	r24, r26
    27e0:	0e 94 59 2b 	call	0x56b2	; 0x56b2 <__floatsisf>
    27e4:	dc 01       	movw	r26, r24
    27e6:	cb 01       	movw	r24, r22
    27e8:	04 c0       	rjmp	.+8      	; 0x27f2 <_ZN8GoertzelC1Eff+0xf2>
    27ea:	89 81       	ldd	r24, Y+1	; 0x01
    27ec:	9a 81       	ldd	r25, Y+2	; 0x02
    27ee:	ab 81       	ldd	r26, Y+3	; 0x03
    27f0:	bc 81       	ldd	r27, Y+4	; 0x04
    27f2:	bc 01       	movw	r22, r24
    27f4:	cd 01       	movw	r24, r26
    27f6:	0e 94 21 2b 	call	0x5642	; 0x5642 <__fixsfsi>
    27fa:	dc 01       	movw	r26, r24
    27fc:	cb 01       	movw	r24, r22
    27fe:	80 93 f3 40 	sts	0x40F3, r24	; 0x8040f3 <_N>
    2802:	90 93 f4 40 	sts	0x40F4, r25	; 0x8040f4 <_N+0x1>
    2806:	80 91 f3 40 	lds	r24, 0x40F3	; 0x8040f3 <_N>
    280a:	90 91 f4 40 	lds	r25, 0x40F4	; 0x8040f4 <_N+0x1>
    280e:	88 0f       	add	r24, r24
    2810:	99 1f       	adc	r25, r25
    2812:	0e 94 3b 2c 	call	0x5876	; 0x5876 <malloc>
    2816:	80 93 f8 40 	sts	0x40F8, r24	; 0x8040f8 <testData>
    281a:	90 93 f9 40 	sts	0x40F9, r25	; 0x8040f9 <testData+0x1>
    281e:	00 00       	nop
    2820:	62 96       	adiw	r28, 0x12	; 18
    2822:	cd bf       	out	0x3d, r28	; 61
    2824:	de bf       	out	0x3e, r29	; 62
    2826:	df 91       	pop	r29
    2828:	cf 91       	pop	r28
    282a:	1f 91       	pop	r17
    282c:	0f 91       	pop	r16
    282e:	08 95       	ret

00002830 <_ZN8GoertzelD1Ev>:
    2830:	cf 93       	push	r28
    2832:	df 93       	push	r29
    2834:	00 d0       	rcall	.+0      	; 0x2836 <_ZN8GoertzelD1Ev+0x6>
    2836:	cd b7       	in	r28, 0x3d	; 61
    2838:	de b7       	in	r29, 0x3e	; 62
    283a:	89 83       	std	Y+1, r24	; 0x01
    283c:	9a 83       	std	Y+2, r25	; 0x02
    283e:	80 91 f8 40 	lds	r24, 0x40F8	; 0x8040f8 <testData>
    2842:	90 91 f9 40 	lds	r25, 0x40F9	; 0x8040f9 <testData+0x1>
    2846:	0e 94 d7 2c 	call	0x59ae	; 0x59ae <free>
    284a:	00 00       	nop
    284c:	0f 90       	pop	r0
    284e:	0f 90       	pop	r0
    2850:	df 91       	pop	r29
    2852:	cf 91       	pop	r28
    2854:	08 95       	ret

00002856 <_ZN8Goertzel9DataPointEi>:

bool Goertzel::DataPoint(int data)
{
    2856:	cf 93       	push	r28
    2858:	df 93       	push	r29
    285a:	00 d0       	rcall	.+0      	; 0x285c <_ZN8Goertzel9DataPointEi+0x6>
    285c:	00 d0       	rcall	.+0      	; 0x285e <_ZN8Goertzel9DataPointEi+0x8>
    285e:	cd b7       	in	r28, 0x3d	; 61
    2860:	de b7       	in	r29, 0x3e	; 62
    2862:	89 83       	std	Y+1, r24	; 0x01
    2864:	9a 83       	std	Y+2, r25	; 0x02
    2866:	6b 83       	std	Y+3, r22	; 0x03
    2868:	7c 83       	std	Y+4, r23	; 0x04
	if(_samplesReady)
    286a:	80 91 f7 40 	lds	r24, 0x40F7	; 0x8040f7 <_samplesReady>
    286e:	88 23       	and	r24, r24
    2870:	19 f0       	breq	.+6      	; 0x2878 <_ZN8Goertzel9DataPointEi+0x22>
	{
		return(_samplesReady);
    2872:	80 91 f7 40 	lds	r24, 0x40F7	; 0x8040f7 <_samplesReady>
    2876:	32 c0       	rjmp	.+100    	; 0x28dc <_ZN8Goertzel9DataPointEi+0x86>
	}

	testData[_index] = data;
    2878:	20 91 f8 40 	lds	r18, 0x40F8	; 0x8040f8 <testData>
    287c:	30 91 f9 40 	lds	r19, 0x40F9	; 0x8040f9 <testData+0x1>
    2880:	80 91 f5 40 	lds	r24, 0x40F5	; 0x8040f5 <_index>
    2884:	90 91 f6 40 	lds	r25, 0x40F6	; 0x8040f6 <_index+0x1>
    2888:	88 0f       	add	r24, r24
    288a:	99 1f       	adc	r25, r25
    288c:	82 0f       	add	r24, r18
    288e:	93 1f       	adc	r25, r19
    2890:	2b 81       	ldd	r18, Y+3	; 0x03
    2892:	3c 81       	ldd	r19, Y+4	; 0x04
    2894:	fc 01       	movw	r30, r24
    2896:	20 83       	st	Z, r18
    2898:	31 83       	std	Z+1, r19	; 0x01
	_index++;
    289a:	80 91 f5 40 	lds	r24, 0x40F5	; 0x8040f5 <_index>
    289e:	90 91 f6 40 	lds	r25, 0x40F6	; 0x8040f6 <_index+0x1>
    28a2:	01 96       	adiw	r24, 0x01	; 1
    28a4:	80 93 f5 40 	sts	0x40F5, r24	; 0x8040f5 <_index>
    28a8:	90 93 f6 40 	sts	0x40F6, r25	; 0x8040f6 <_index+0x1>
	if(_index >= _N)
    28ac:	20 91 f5 40 	lds	r18, 0x40F5	; 0x8040f5 <_index>
    28b0:	30 91 f6 40 	lds	r19, 0x40F6	; 0x8040f6 <_index+0x1>
    28b4:	80 91 f3 40 	lds	r24, 0x40F3	; 0x8040f3 <_N>
    28b8:	90 91 f4 40 	lds	r25, 0x40F4	; 0x8040f4 <_N+0x1>
    28bc:	41 e0       	ldi	r20, 0x01	; 1
    28be:	28 17       	cp	r18, r24
    28c0:	39 07       	cpc	r19, r25
    28c2:	0c f4       	brge	.+2      	; 0x28c6 <_ZN8Goertzel9DataPointEi+0x70>
    28c4:	40 e0       	ldi	r20, 0x00	; 0
    28c6:	44 23       	and	r20, r20
    28c8:	39 f0       	breq	.+14     	; 0x28d8 <_ZN8Goertzel9DataPointEi+0x82>
	{
		_index = 0;
    28ca:	10 92 f5 40 	sts	0x40F5, r1	; 0x8040f5 <_index>
    28ce:	10 92 f6 40 	sts	0x40F6, r1	; 0x8040f6 <_index+0x1>
		_samplesReady = true;
    28d2:	81 e0       	ldi	r24, 0x01	; 1
    28d4:	80 93 f7 40 	sts	0x40F7, r24	; 0x8040f7 <_samplesReady>
	}

	return(_samplesReady);
    28d8:	80 91 f7 40 	lds	r24, 0x40F7	; 0x8040f7 <_samplesReady>
}
    28dc:	24 96       	adiw	r28, 0x04	; 4
    28de:	cd bf       	out	0x3d, r28	; 61
    28e0:	de bf       	out	0x3e, r29	; 62
    28e2:	df 91       	pop	r29
    28e4:	cf 91       	pop	r28
    28e6:	08 95       	ret

000028e8 <I2C_0_Init>:
	TWI0.MSTATUS = TWI_BUSSTATE_IDLE_gc;
	TWI0.MCTRLA = 0;
}

void I2C_0_Init(void)
{
    28e8:	cf 93       	push	r28
    28ea:	df 93       	push	r29
    28ec:	cd b7       	in	r28, 0x3d	; 61
    28ee:	de b7       	in	r29, 0x3e	; 62
	PORTMUX.TWIROUTEA &= 0x0A;
    28f0:	80 ee       	ldi	r24, 0xE0	; 224
    28f2:	95 e0       	ldi	r25, 0x05	; 5
    28f4:	fc 01       	movw	r30, r24
    28f6:	25 81       	ldd	r18, Z+5	; 0x05
    28f8:	80 ee       	ldi	r24, 0xE0	; 224
    28fa:	95 e0       	ldi	r25, 0x05	; 5
    28fc:	2a 70       	andi	r18, 0x0A	; 10
    28fe:	fc 01       	movw	r30, r24
    2900:	25 83       	std	Z+5, r18	; 0x05
	PORTMUX.TWIROUTEA |= 0x02;
    2902:	80 ee       	ldi	r24, 0xE0	; 224
    2904:	95 e0       	ldi	r25, 0x05	; 5
    2906:	fc 01       	movw	r30, r24
    2908:	25 81       	ldd	r18, Z+5	; 0x05
    290a:	80 ee       	ldi	r24, 0xE0	; 224
    290c:	95 e0       	ldi	r25, 0x05	; 5
    290e:	22 60       	ori	r18, 0x02	; 2
    2910:	fc 01       	movw	r30, r24
    2912:	25 83       	std	Z+5, r18	; 0x05
	
	/* Host Baud Rate Control */
//	TWI0.MBAUD = TWI0_BAUD((I2C_SCL_FREQ), 0.3);
	TWI0.MBAUD = (uint8_t)TWI0_BAUD(I2C_SCL_FREQ, 0);
    2914:	80 e0       	ldi	r24, 0x00	; 0
    2916:	99 e0       	ldi	r25, 0x09	; 9
    2918:	23 e7       	ldi	r18, 0x73	; 115
    291a:	fc 01       	movw	r30, r24
    291c:	26 83       	std	Z+6, r18	; 0x06
	
	/* Enable TWI */
	TWI0.MCTRLA = TWI_ENABLE_bm;
    291e:	80 e0       	ldi	r24, 0x00	; 0
    2920:	99 e0       	ldi	r25, 0x09	; 9
    2922:	21 e0       	ldi	r18, 0x01	; 1
    2924:	fc 01       	movw	r30, r24
    2926:	23 83       	std	Z+3, r18	; 0x03
	
	/* Initialize the address register */
	TWI0.MADDR = 0x00;
    2928:	80 e0       	ldi	r24, 0x00	; 0
    292a:	99 e0       	ldi	r25, 0x09	; 9
    292c:	fc 01       	movw	r30, r24
    292e:	17 82       	std	Z+7, r1	; 0x07
	
	/* Initialize the data register */
	TWI0.MDATA = 0x00;
    2930:	80 e0       	ldi	r24, 0x00	; 0
    2932:	99 e0       	ldi	r25, 0x09	; 9
    2934:	fc 01       	movw	r30, r24
    2936:	10 86       	std	Z+8, r1	; 0x08
	
	/* Set bus state idle */
	TWI0.MSTATUS = TWI_BUSSTATE_IDLE_gc;
    2938:	80 e0       	ldi	r24, 0x00	; 0
    293a:	99 e0       	ldi	r25, 0x09	; 9
    293c:	21 e0       	ldi	r18, 0x01	; 1
    293e:	fc 01       	movw	r30, r24
    2940:	25 83       	std	Z+5, r18	; 0x05
	/* Select I2C pins PC2/PC3 */
}
    2942:	00 00       	nop
    2944:	df 91       	pop	r29
    2946:	cf 91       	pop	r28
    2948:	08 95       	ret

0000294a <_ZL11i2c_0_WaitWv>:

static uint8_t i2c_0_WaitW(void)
{
    294a:	cf 93       	push	r28
    294c:	df 93       	push	r29
    294e:	1f 92       	push	r1
    2950:	cd b7       	in	r28, 0x3d	; 61
    2952:	de b7       	in	r29, 0x3e	; 62
	uint8_t state = I2C_INIT;
    2954:	19 82       	std	Y+1, r1	; 0x01
	
	g_i2c0_timeout_ticks = 50;
    2956:	82 e3       	ldi	r24, 0x32	; 50
    2958:	90 e0       	ldi	r25, 0x00	; 0
    295a:	80 93 19 40 	sts	0x4019, r24	; 0x804019 <g_i2c0_timeout_ticks>
    295e:	90 93 1a 40 	sts	0x401A, r25	; 0x80401a <g_i2c0_timeout_ticks+0x1>
	
	do
	{
		if(TWI0.MSTATUS & (TWI_WIF_bm | TWI_RIF_bm))
    2962:	80 e0       	ldi	r24, 0x00	; 0
    2964:	99 e0       	ldi	r25, 0x09	; 9
    2966:	fc 01       	movw	r30, r24
    2968:	85 81       	ldd	r24, Z+5	; 0x05
    296a:	88 2f       	mov	r24, r24
    296c:	90 e0       	ldi	r25, 0x00	; 0
    296e:	80 7c       	andi	r24, 0xC0	; 192
    2970:	99 27       	eor	r25, r25
    2972:	21 e0       	ldi	r18, 0x01	; 1
    2974:	89 2b       	or	r24, r25
    2976:	09 f4       	brne	.+2      	; 0x297a <_ZL11i2c_0_WaitWv+0x30>
    2978:	20 e0       	ldi	r18, 0x00	; 0
    297a:	22 23       	and	r18, r18
    297c:	a1 f0       	breq	.+40     	; 0x29a6 <_ZL11i2c_0_WaitWv+0x5c>
		{
			if(!(TWI0.MSTATUS & TWI_RXACK_bm))
    297e:	80 e0       	ldi	r24, 0x00	; 0
    2980:	99 e0       	ldi	r25, 0x09	; 9
    2982:	fc 01       	movw	r30, r24
    2984:	85 81       	ldd	r24, Z+5	; 0x05
    2986:	88 2f       	mov	r24, r24
    2988:	90 e0       	ldi	r25, 0x00	; 0
    298a:	80 71       	andi	r24, 0x10	; 16
    298c:	99 27       	eor	r25, r25
    298e:	21 e0       	ldi	r18, 0x01	; 1
    2990:	89 2b       	or	r24, r25
    2992:	09 f0       	breq	.+2      	; 0x2996 <_ZL11i2c_0_WaitWv+0x4c>
    2994:	20 e0       	ldi	r18, 0x00	; 0
    2996:	22 23       	and	r18, r18
    2998:	19 f0       	breq	.+6      	; 0x29a0 <_ZL11i2c_0_WaitWv+0x56>
			{
				/* client responded with ack - TWI goes to M1 state */
				state = I2C_ACKED;
    299a:	81 e0       	ldi	r24, 0x01	; 1
    299c:	89 83       	std	Y+1, r24	; 0x01
    299e:	13 c0       	rjmp	.+38     	; 0x29c6 <_ZL11i2c_0_WaitWv+0x7c>
			}
			else
			{
				/* address sent but no ack received - TWI goes to M3 state */
				state = I2C_NACKED;
    29a0:	82 e0       	ldi	r24, 0x02	; 2
    29a2:	89 83       	std	Y+1, r24	; 0x01
    29a4:	10 c0       	rjmp	.+32     	; 0x29c6 <_ZL11i2c_0_WaitWv+0x7c>
			}
		}
		else if(TWI0.MSTATUS & (TWI_BUSERR_bm | TWI_ARBLOST_bm))
    29a6:	80 e0       	ldi	r24, 0x00	; 0
    29a8:	99 e0       	ldi	r25, 0x09	; 9
    29aa:	fc 01       	movw	r30, r24
    29ac:	85 81       	ldd	r24, Z+5	; 0x05
    29ae:	88 2f       	mov	r24, r24
    29b0:	90 e0       	ldi	r25, 0x00	; 0
    29b2:	8c 70       	andi	r24, 0x0C	; 12
    29b4:	99 27       	eor	r25, r25
    29b6:	21 e0       	ldi	r18, 0x01	; 1
    29b8:	89 2b       	or	r24, r25
    29ba:	09 f4       	brne	.+2      	; 0x29be <_ZL11i2c_0_WaitWv+0x74>
    29bc:	20 e0       	ldi	r18, 0x00	; 0
    29be:	22 23       	and	r18, r18
    29c0:	11 f0       	breq	.+4      	; 0x29c6 <_ZL11i2c_0_WaitWv+0x7c>
		{
			/* get here only in case of bus error or arbitration lost - M4 state */
			state = I2C_ERROR;
    29c2:	84 e0       	ldi	r24, 0x04	; 4
    29c4:	89 83       	std	Y+1, r24	; 0x01
		}
	} while(!state && g_i2c0_timeout_ticks);
    29c6:	89 81       	ldd	r24, Y+1	; 0x01
    29c8:	88 23       	and	r24, r24
    29ca:	41 f4       	brne	.+16     	; 0x29dc <_ZL11i2c_0_WaitWv+0x92>
    29cc:	80 91 19 40 	lds	r24, 0x4019	; 0x804019 <g_i2c0_timeout_ticks>
    29d0:	90 91 1a 40 	lds	r25, 0x401A	; 0x80401a <g_i2c0_timeout_ticks+0x1>
    29d4:	89 2b       	or	r24, r25
    29d6:	11 f0       	breq	.+4      	; 0x29dc <_ZL11i2c_0_WaitWv+0x92>
    29d8:	81 e0       	ldi	r24, 0x01	; 1
    29da:	01 c0       	rjmp	.+2      	; 0x29de <_ZL11i2c_0_WaitWv+0x94>
    29dc:	80 e0       	ldi	r24, 0x00	; 0
    29de:	88 23       	and	r24, r24
    29e0:	09 f0       	breq	.+2      	; 0x29e4 <_ZL11i2c_0_WaitWv+0x9a>
{
	uint8_t state = I2C_INIT;
	
	g_i2c0_timeout_ticks = 50;
	
	do
    29e2:	bf cf       	rjmp	.-130    	; 0x2962 <_ZL11i2c_0_WaitWv+0x18>
			/* get here only in case of bus error or arbitration lost - M4 state */
			state = I2C_ERROR;
		}
	} while(!state && g_i2c0_timeout_ticks);
	
	if(!g_i2c0_timeout_ticks) 
    29e4:	80 91 19 40 	lds	r24, 0x4019	; 0x804019 <g_i2c0_timeout_ticks>
    29e8:	90 91 1a 40 	lds	r25, 0x401A	; 0x80401a <g_i2c0_timeout_ticks+0x1>
    29ec:	21 e0       	ldi	r18, 0x01	; 1
    29ee:	89 2b       	or	r24, r25
    29f0:	09 f0       	breq	.+2      	; 0x29f4 <_ZL11i2c_0_WaitWv+0xaa>
    29f2:	20 e0       	ldi	r18, 0x00	; 0
    29f4:	22 23       	and	r18, r18
    29f6:	11 f0       	breq	.+4      	; 0x29fc <_ZL11i2c_0_WaitWv+0xb2>
	{
		state = I2C_ERROR;
    29f8:	84 e0       	ldi	r24, 0x04	; 4
    29fa:	89 83       	std	Y+1, r24	; 0x01
	}
	
	return state;
    29fc:	89 81       	ldd	r24, Y+1	; 0x01
}
    29fe:	0f 90       	pop	r0
    2a00:	df 91       	pop	r29
    2a02:	cf 91       	pop	r28
    2a04:	08 95       	ret

00002a06 <_ZL11i2c_0_WaitRv>:

static uint8_t i2c_0_WaitR(void)
{
    2a06:	cf 93       	push	r28
    2a08:	df 93       	push	r29
    2a0a:	1f 92       	push	r1
    2a0c:	cd b7       	in	r28, 0x3d	; 61
    2a0e:	de b7       	in	r29, 0x3e	; 62
	uint8_t state = I2C_INIT;
    2a10:	19 82       	std	Y+1, r1	; 0x01
	
	g_i2c0_timeout_ticks = 50;
    2a12:	82 e3       	ldi	r24, 0x32	; 50
    2a14:	90 e0       	ldi	r25, 0x00	; 0
    2a16:	80 93 19 40 	sts	0x4019, r24	; 0x804019 <g_i2c0_timeout_ticks>
    2a1a:	90 93 1a 40 	sts	0x401A, r25	; 0x80401a <g_i2c0_timeout_ticks+0x1>
	
	do
	{
		if(TWI0.MSTATUS & (TWI_WIF_bm | TWI_RIF_bm))
    2a1e:	80 e0       	ldi	r24, 0x00	; 0
    2a20:	99 e0       	ldi	r25, 0x09	; 9
    2a22:	fc 01       	movw	r30, r24
    2a24:	85 81       	ldd	r24, Z+5	; 0x05
    2a26:	88 2f       	mov	r24, r24
    2a28:	90 e0       	ldi	r25, 0x00	; 0
    2a2a:	80 7c       	andi	r24, 0xC0	; 192
    2a2c:	99 27       	eor	r25, r25
    2a2e:	21 e0       	ldi	r18, 0x01	; 1
    2a30:	89 2b       	or	r24, r25
    2a32:	09 f4       	brne	.+2      	; 0x2a36 <_ZL11i2c_0_WaitRv+0x30>
    2a34:	20 e0       	ldi	r18, 0x00	; 0
    2a36:	22 23       	and	r18, r18
    2a38:	19 f0       	breq	.+6      	; 0x2a40 <_ZL11i2c_0_WaitRv+0x3a>
		{
			state = I2C_READY;
    2a3a:	83 e0       	ldi	r24, 0x03	; 3
    2a3c:	89 83       	std	Y+1, r24	; 0x01
    2a3e:	10 c0       	rjmp	.+32     	; 0x2a60 <_ZL11i2c_0_WaitRv+0x5a>
		}
		else if(TWI0.MSTATUS & (TWI_BUSERR_bm | TWI_ARBLOST_bm))
    2a40:	80 e0       	ldi	r24, 0x00	; 0
    2a42:	99 e0       	ldi	r25, 0x09	; 9
    2a44:	fc 01       	movw	r30, r24
    2a46:	85 81       	ldd	r24, Z+5	; 0x05
    2a48:	88 2f       	mov	r24, r24
    2a4a:	90 e0       	ldi	r25, 0x00	; 0
    2a4c:	8c 70       	andi	r24, 0x0C	; 12
    2a4e:	99 27       	eor	r25, r25
    2a50:	21 e0       	ldi	r18, 0x01	; 1
    2a52:	89 2b       	or	r24, r25
    2a54:	09 f4       	brne	.+2      	; 0x2a58 <_ZL11i2c_0_WaitRv+0x52>
    2a56:	20 e0       	ldi	r18, 0x00	; 0
    2a58:	22 23       	and	r18, r18
    2a5a:	11 f0       	breq	.+4      	; 0x2a60 <_ZL11i2c_0_WaitRv+0x5a>
		{
			/* get here only in case of bus error or arbitration lost - M4 state */
			state = I2C_ERROR;
    2a5c:	84 e0       	ldi	r24, 0x04	; 4
    2a5e:	89 83       	std	Y+1, r24	; 0x01
		}
	} while(!state && g_i2c0_timeout_ticks);
    2a60:	89 81       	ldd	r24, Y+1	; 0x01
    2a62:	88 23       	and	r24, r24
    2a64:	41 f4       	brne	.+16     	; 0x2a76 <_ZL11i2c_0_WaitRv+0x70>
    2a66:	80 91 19 40 	lds	r24, 0x4019	; 0x804019 <g_i2c0_timeout_ticks>
    2a6a:	90 91 1a 40 	lds	r25, 0x401A	; 0x80401a <g_i2c0_timeout_ticks+0x1>
    2a6e:	89 2b       	or	r24, r25
    2a70:	11 f0       	breq	.+4      	; 0x2a76 <_ZL11i2c_0_WaitRv+0x70>
    2a72:	81 e0       	ldi	r24, 0x01	; 1
    2a74:	01 c0       	rjmp	.+2      	; 0x2a78 <_ZL11i2c_0_WaitRv+0x72>
    2a76:	80 e0       	ldi	r24, 0x00	; 0
    2a78:	88 23       	and	r24, r24
    2a7a:	09 f0       	breq	.+2      	; 0x2a7e <_ZL11i2c_0_WaitRv+0x78>
{
	uint8_t state = I2C_INIT;
	
	g_i2c0_timeout_ticks = 50;
	
	do
    2a7c:	d0 cf       	rjmp	.-96     	; 0x2a1e <_ZL11i2c_0_WaitRv+0x18>
			/* get here only in case of bus error or arbitration lost - M4 state */
			state = I2C_ERROR;
		}
	} while(!state && g_i2c0_timeout_ticks);
	
	return state;
    2a7e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2a80:	0f 90       	pop	r0
    2a82:	df 91       	pop	r29
    2a84:	cf 91       	pop	r28
    2a86:	08 95       	ret

00002a88 <I2C_0_SendData>:

/* Returns how many bytes have been sent, -1 means NACK at address, 0 means client ACKed to client address */
uint8_t I2C_0_SendData(uint8_t slaveAddr, uint8_t regAddr, uint8_t *pData, uint8_t len)
{
    2a88:	cf 93       	push	r28
    2a8a:	df 93       	push	r29
    2a8c:	cd b7       	in	r28, 0x3d	; 61
    2a8e:	de b7       	in	r29, 0x3e	; 62
    2a90:	26 97       	sbiw	r28, 0x06	; 6
    2a92:	cd bf       	out	0x3d, r28	; 61
    2a94:	de bf       	out	0x3e, r29	; 62
    2a96:	8a 83       	std	Y+2, r24	; 0x02
    2a98:	6b 83       	std	Y+3, r22	; 0x03
    2a9a:	4c 83       	std	Y+4, r20	; 0x04
    2a9c:	5d 83       	std	Y+5, r21	; 0x05
    2a9e:	2e 83       	std	Y+6, r18	; 0x06
	uint8_t retVal = (uint8_t) - 1;
    2aa0:	8f ef       	ldi	r24, 0xFF	; 255
    2aa2:	89 83       	std	Y+1, r24	; 0x01
	
	/* Send slave address */
	TWI0.MADDR = slaveAddr;
    2aa4:	80 e0       	ldi	r24, 0x00	; 0
    2aa6:	99 e0       	ldi	r25, 0x09	; 9
    2aa8:	2a 81       	ldd	r18, Y+2	; 0x02
    2aaa:	fc 01       	movw	r30, r24
    2aac:	27 83       	std	Z+7, r18	; 0x07
	if(i2c_0_WaitW() != I2C_ACKED)
    2aae:	0e 94 a5 14 	call	0x294a	; 0x294a <_ZL11i2c_0_WaitWv>
    2ab2:	98 2f       	mov	r25, r24
    2ab4:	81 e0       	ldi	r24, 0x01	; 1
    2ab6:	91 30       	cpi	r25, 0x01	; 1
    2ab8:	09 f4       	brne	.+2      	; 0x2abc <I2C_0_SendData+0x34>
    2aba:	80 e0       	ldi	r24, 0x00	; 0
    2abc:	88 23       	and	r24, r24
    2abe:	11 f0       	breq	.+4      	; 0x2ac4 <I2C_0_SendData+0x3c>
	{
		return retVal;
    2ac0:	89 81       	ldd	r24, Y+1	; 0x01
    2ac2:	44 c0       	rjmp	.+136    	; 0x2b4c <I2C_0_SendData+0xc4>
	}
	
	/* Send the register address */
	TWI0.MDATA = regAddr;
    2ac4:	80 e0       	ldi	r24, 0x00	; 0
    2ac6:	99 e0       	ldi	r25, 0x09	; 9
    2ac8:	2b 81       	ldd	r18, Y+3	; 0x03
    2aca:	fc 01       	movw	r30, r24
    2acc:	20 87       	std	Z+8, r18	; 0x08
	if(i2c_0_WaitW() != I2C_ACKED)
    2ace:	0e 94 a5 14 	call	0x294a	; 0x294a <_ZL11i2c_0_WaitWv>
    2ad2:	98 2f       	mov	r25, r24
    2ad4:	81 e0       	ldi	r24, 0x01	; 1
    2ad6:	91 30       	cpi	r25, 0x01	; 1
    2ad8:	09 f4       	brne	.+2      	; 0x2adc <I2C_0_SendData+0x54>
    2ada:	80 e0       	ldi	r24, 0x00	; 0
    2adc:	88 23       	and	r24, r24
    2ade:	11 f0       	breq	.+4      	; 0x2ae4 <I2C_0_SendData+0x5c>
	{
		return retVal;
    2ae0:	89 81       	ldd	r24, Y+1	; 0x01
    2ae2:	34 c0       	rjmp	.+104    	; 0x2b4c <I2C_0_SendData+0xc4>
	}

	retVal = 0;
    2ae4:	19 82       	std	Y+1, r1	; 0x01
	if((len != 0) && (pData != null))
    2ae6:	8e 81       	ldd	r24, Y+6	; 0x06
    2ae8:	88 23       	and	r24, r24
    2aea:	79 f1       	breq	.+94     	; 0x2b4a <I2C_0_SendData+0xc2>
    2aec:	8c 81       	ldd	r24, Y+4	; 0x04
    2aee:	9d 81       	ldd	r25, Y+5	; 0x05
    2af0:	89 2b       	or	r24, r25
    2af2:	59 f1       	breq	.+86     	; 0x2b4a <I2C_0_SendData+0xc2>
	{
		while(len--)
    2af4:	8e 81       	ldd	r24, Y+6	; 0x06
    2af6:	9f ef       	ldi	r25, 0xFF	; 255
    2af8:	98 0f       	add	r25, r24
    2afa:	9e 83       	std	Y+6, r25	; 0x06
    2afc:	91 e0       	ldi	r25, 0x01	; 1
    2afe:	88 23       	and	r24, r24
    2b00:	09 f4       	brne	.+2      	; 0x2b04 <I2C_0_SendData+0x7c>
    2b02:	90 e0       	ldi	r25, 0x00	; 0
    2b04:	99 23       	and	r25, r25
    2b06:	09 f1       	breq	.+66     	; 0x2b4a <I2C_0_SendData+0xc2>
		{
			TWI0.MDATA = *pData;
    2b08:	80 e0       	ldi	r24, 0x00	; 0
    2b0a:	99 e0       	ldi	r25, 0x09	; 9
    2b0c:	2c 81       	ldd	r18, Y+4	; 0x04
    2b0e:	3d 81       	ldd	r19, Y+5	; 0x05
    2b10:	f9 01       	movw	r30, r18
    2b12:	20 81       	ld	r18, Z
    2b14:	fc 01       	movw	r30, r24
    2b16:	20 87       	std	Z+8, r18	; 0x08
			if(i2c_0_WaitW() == I2C_ACKED)
    2b18:	0e 94 a5 14 	call	0x294a	; 0x294a <_ZL11i2c_0_WaitWv>
    2b1c:	98 2f       	mov	r25, r24
    2b1e:	81 e0       	ldi	r24, 0x01	; 1
    2b20:	91 30       	cpi	r25, 0x01	; 1
    2b22:	09 f0       	breq	.+2      	; 0x2b26 <I2C_0_SendData+0x9e>
    2b24:	80 e0       	ldi	r24, 0x00	; 0
    2b26:	88 23       	and	r24, r24
    2b28:	79 f0       	breq	.+30     	; 0x2b48 <I2C_0_SendData+0xc0>
			{
				retVal++;
    2b2a:	89 81       	ldd	r24, Y+1	; 0x01
    2b2c:	8f 5f       	subi	r24, 0xFF	; 255
    2b2e:	89 83       	std	Y+1, r24	; 0x01
				pData++;
    2b30:	8c 81       	ldd	r24, Y+4	; 0x04
    2b32:	9d 81       	ldd	r25, Y+5	; 0x05
    2b34:	01 96       	adiw	r24, 0x01	; 1
    2b36:	8c 83       	std	Y+4, r24	; 0x04
    2b38:	9d 83       	std	Y+5, r25	; 0x05
				if(!len) I2C_0_EndSession();
    2b3a:	8e 81       	ldd	r24, Y+6	; 0x06
    2b3c:	88 23       	and	r24, r24
    2b3e:	11 f4       	brne	.+4      	; 0x2b44 <I2C_0_SendData+0xbc>
    2b40:	0e 94 2a 16 	call	0x2c54	; 0x2c54 <I2C_0_EndSession>
				continue;
    2b44:	00 00       	nop
	}

	retVal = 0;
	if((len != 0) && (pData != null))
	{
		while(len--)
    2b46:	d6 cf       	rjmp	.-84     	; 0x2af4 <I2C_0_SendData+0x6c>
				if(!len) I2C_0_EndSession();
				continue;
			}
			else // did not get ACK after client address
			{
				break;
    2b48:	00 00       	nop
			}
		}
	}
	
	return retVal;
    2b4a:	89 81       	ldd	r24, Y+1	; 0x01
}
    2b4c:	26 96       	adiw	r28, 0x06	; 6
    2b4e:	cd bf       	out	0x3d, r28	; 61
    2b50:	de bf       	out	0x3e, r29	; 62
    2b52:	df 91       	pop	r29
    2b54:	cf 91       	pop	r28
    2b56:	08 95       	ret

00002b58 <I2C_0_GetData>:

/* Returns how many bytes have been received, -1 means NACK at address */
uint8_t I2C_0_GetData(uint8_t slaveAddr, uint8_t regAddr, uint8_t *pData, uint8_t len)
{
    2b58:	cf 93       	push	r28
    2b5a:	df 93       	push	r29
    2b5c:	cd b7       	in	r28, 0x3d	; 61
    2b5e:	de b7       	in	r29, 0x3e	; 62
    2b60:	26 97       	sbiw	r28, 0x06	; 6
    2b62:	cd bf       	out	0x3d, r28	; 61
    2b64:	de bf       	out	0x3e, r29	; 62
    2b66:	8a 83       	std	Y+2, r24	; 0x02
    2b68:	6b 83       	std	Y+3, r22	; 0x03
    2b6a:	4c 83       	std	Y+4, r20	; 0x04
    2b6c:	5d 83       	std	Y+5, r21	; 0x05
    2b6e:	2e 83       	std	Y+6, r18	; 0x06
	uint8_t retVal = (uint8_t) -1;
    2b70:	8f ef       	ldi	r24, 0xFF	; 255
    2b72:	89 83       	std	Y+1, r24	; 0x01
	
	/* Send the client address for write */
	TWI0.MADDR = slaveAddr;
    2b74:	80 e0       	ldi	r24, 0x00	; 0
    2b76:	99 e0       	ldi	r25, 0x09	; 9
    2b78:	2a 81       	ldd	r18, Y+2	; 0x02
    2b7a:	fc 01       	movw	r30, r24
    2b7c:	27 83       	std	Z+7, r18	; 0x07
	if(i2c_0_WaitW() != I2C_ACKED)
    2b7e:	0e 94 a5 14 	call	0x294a	; 0x294a <_ZL11i2c_0_WaitWv>
    2b82:	98 2f       	mov	r25, r24
    2b84:	81 e0       	ldi	r24, 0x01	; 1
    2b86:	91 30       	cpi	r25, 0x01	; 1
    2b88:	09 f4       	brne	.+2      	; 0x2b8c <I2C_0_GetData+0x34>
    2b8a:	80 e0       	ldi	r24, 0x00	; 0
    2b8c:	88 23       	and	r24, r24
    2b8e:	11 f0       	breq	.+4      	; 0x2b94 <I2C_0_GetData+0x3c>
	{
		return retVal;
    2b90:	89 81       	ldd	r24, Y+1	; 0x01
    2b92:	5a c0       	rjmp	.+180    	; 0x2c48 <I2C_0_GetData+0xf0>
	}
	
	/* Send the register address */
	TWI0.MDATA = regAddr;
    2b94:	80 e0       	ldi	r24, 0x00	; 0
    2b96:	99 e0       	ldi	r25, 0x09	; 9
    2b98:	2b 81       	ldd	r18, Y+3	; 0x03
    2b9a:	fc 01       	movw	r30, r24
    2b9c:	20 87       	std	Z+8, r18	; 0x08
	if(i2c_0_WaitW() != I2C_ACKED)
    2b9e:	0e 94 a5 14 	call	0x294a	; 0x294a <_ZL11i2c_0_WaitWv>
    2ba2:	98 2f       	mov	r25, r24
    2ba4:	81 e0       	ldi	r24, 0x01	; 1
    2ba6:	91 30       	cpi	r25, 0x01	; 1
    2ba8:	09 f4       	brne	.+2      	; 0x2bac <I2C_0_GetData+0x54>
    2baa:	80 e0       	ldi	r24, 0x00	; 0
    2bac:	88 23       	and	r24, r24
    2bae:	11 f0       	breq	.+4      	; 0x2bb4 <I2C_0_GetData+0x5c>
	{
		return retVal;
    2bb0:	89 81       	ldd	r24, Y+1	; 0x01
    2bb2:	4a c0       	rjmp	.+148    	; 0x2c48 <I2C_0_GetData+0xf0>
	}
	
	/* Send the client address for read */
	TWI0.MADDR = slaveAddr | 0x01;
    2bb4:	80 e0       	ldi	r24, 0x00	; 0
    2bb6:	99 e0       	ldi	r25, 0x09	; 9
    2bb8:	2a 81       	ldd	r18, Y+2	; 0x02
    2bba:	21 60       	ori	r18, 0x01	; 1
    2bbc:	fc 01       	movw	r30, r24
    2bbe:	27 83       	std	Z+7, r18	; 0x07
	if(i2c_0_WaitW() != I2C_ACKED)
    2bc0:	0e 94 a5 14 	call	0x294a	; 0x294a <_ZL11i2c_0_WaitWv>
    2bc4:	98 2f       	mov	r25, r24
    2bc6:	81 e0       	ldi	r24, 0x01	; 1
    2bc8:	91 30       	cpi	r25, 0x01	; 1
    2bca:	09 f4       	brne	.+2      	; 0x2bce <I2C_0_GetData+0x76>
    2bcc:	80 e0       	ldi	r24, 0x00	; 0
    2bce:	88 23       	and	r24, r24
    2bd0:	11 f0       	breq	.+4      	; 0x2bd6 <I2C_0_GetData+0x7e>
	{
		return retVal;
    2bd2:	89 81       	ldd	r24, Y+1	; 0x01
    2bd4:	39 c0       	rjmp	.+114    	; 0x2c48 <I2C_0_GetData+0xf0>
	}
	
	retVal = 0;
    2bd6:	19 82       	std	Y+1, r1	; 0x01
	if((len != 0) && (pData !=null ))
    2bd8:	8e 81       	ldd	r24, Y+6	; 0x06
    2bda:	88 23       	and	r24, r24
    2bdc:	a1 f1       	breq	.+104    	; 0x2c46 <I2C_0_GetData+0xee>
    2bde:	8c 81       	ldd	r24, Y+4	; 0x04
    2be0:	9d 81       	ldd	r25, Y+5	; 0x05
    2be2:	89 2b       	or	r24, r25
    2be4:	81 f1       	breq	.+96     	; 0x2c46 <I2C_0_GetData+0xee>
	{
		while(len--)
    2be6:	8e 81       	ldd	r24, Y+6	; 0x06
    2be8:	9f ef       	ldi	r25, 0xFF	; 255
    2bea:	98 0f       	add	r25, r24
    2bec:	9e 83       	std	Y+6, r25	; 0x06
    2bee:	91 e0       	ldi	r25, 0x01	; 1
    2bf0:	88 23       	and	r24, r24
    2bf2:	09 f4       	brne	.+2      	; 0x2bf6 <I2C_0_GetData+0x9e>
    2bf4:	90 e0       	ldi	r25, 0x00	; 0
    2bf6:	99 23       	and	r25, r25
    2bf8:	31 f1       	breq	.+76     	; 0x2c46 <I2C_0_GetData+0xee>
		{
			if(i2c_0_WaitR() == I2C_READY)
    2bfa:	0e 94 03 15 	call	0x2a06	; 0x2a06 <_ZL11i2c_0_WaitRv>
    2bfe:	98 2f       	mov	r25, r24
    2c00:	81 e0       	ldi	r24, 0x01	; 1
    2c02:	93 30       	cpi	r25, 0x03	; 3
    2c04:	09 f0       	breq	.+2      	; 0x2c08 <I2C_0_GetData+0xb0>
    2c06:	80 e0       	ldi	r24, 0x00	; 0
    2c08:	88 23       	and	r24, r24
    2c0a:	e1 f0       	breq	.+56     	; 0x2c44 <I2C_0_GetData+0xec>
			{
				*pData = TWI0.MDATA;
    2c0c:	80 e0       	ldi	r24, 0x00	; 0
    2c0e:	99 e0       	ldi	r25, 0x09	; 9
    2c10:	fc 01       	movw	r30, r24
    2c12:	20 85       	ldd	r18, Z+8	; 0x08
    2c14:	8c 81       	ldd	r24, Y+4	; 0x04
    2c16:	9d 81       	ldd	r25, Y+5	; 0x05
    2c18:	fc 01       	movw	r30, r24
    2c1a:	20 83       	st	Z, r18
				TWI0.MCTRLB = (len == 0)? TWI_ACKACT_bm | TWI_MCMD_STOP_gc : TWI_MCMD_RECVTRANS_gc;
    2c1c:	8e 81       	ldd	r24, Y+6	; 0x06
    2c1e:	88 23       	and	r24, r24
    2c20:	11 f4       	brne	.+4      	; 0x2c26 <I2C_0_GetData+0xce>
    2c22:	27 e0       	ldi	r18, 0x07	; 7
    2c24:	01 c0       	rjmp	.+2      	; 0x2c28 <I2C_0_GetData+0xd0>
    2c26:	22 e0       	ldi	r18, 0x02	; 2
    2c28:	80 e0       	ldi	r24, 0x00	; 0
    2c2a:	99 e0       	ldi	r25, 0x09	; 9
    2c2c:	fc 01       	movw	r30, r24
    2c2e:	24 83       	std	Z+4, r18	; 0x04
				retVal++;
    2c30:	89 81       	ldd	r24, Y+1	; 0x01
    2c32:	8f 5f       	subi	r24, 0xFF	; 255
    2c34:	89 83       	std	Y+1, r24	; 0x01
				pData++;
    2c36:	8c 81       	ldd	r24, Y+4	; 0x04
    2c38:	9d 81       	ldd	r25, Y+5	; 0x05
    2c3a:	01 96       	adiw	r24, 0x01	; 1
    2c3c:	8c 83       	std	Y+4, r24	; 0x04
    2c3e:	9d 83       	std	Y+5, r25	; 0x05
				continue;
    2c40:	00 00       	nop
	}
	
	retVal = 0;
	if((len != 0) && (pData !=null ))
	{
		while(len--)
    2c42:	d1 cf       	rjmp	.-94     	; 0x2be6 <I2C_0_GetData+0x8e>
				retVal++;
				pData++;
				continue;
			}
			else
			break;
    2c44:	00 00       	nop
		}
	}
	
	return retVal;
    2c46:	89 81       	ldd	r24, Y+1	; 0x01
}
    2c48:	26 96       	adiw	r28, 0x06	; 6
    2c4a:	cd bf       	out	0x3d, r28	; 61
    2c4c:	de bf       	out	0x3e, r29	; 62
    2c4e:	df 91       	pop	r29
    2c50:	cf 91       	pop	r28
    2c52:	08 95       	ret

00002c54 <I2C_0_EndSession>:

void I2C_0_EndSession(void)
{
    2c54:	cf 93       	push	r28
    2c56:	df 93       	push	r29
    2c58:	cd b7       	in	r28, 0x3d	; 61
    2c5a:	de b7       	in	r29, 0x3e	; 62
	TWI0.MCTRLB = TWI_MCMD_STOP_gc;
    2c5c:	80 e0       	ldi	r24, 0x00	; 0
    2c5e:	99 e0       	ldi	r25, 0x09	; 9
    2c60:	23 e0       	ldi	r18, 0x03	; 3
    2c62:	fc 01       	movw	r30, r24
    2c64:	24 83       	std	Z+4, r18	; 0x04
}
    2c66:	00 00       	nop
    2c68:	df 91       	pop	r29
    2c6a:	cf 91       	pop	r28
    2c6c:	08 95       	ret

00002c6e <PORTC_set_pin_level>:
	{
		g_text_buff.put(str[i++]);
	}
	
	timer_red_blink_inhibit = true; /* Prevent timer from controlling LED */
}
    2c6e:	cf 93       	push	r28
    2c70:	df 93       	push	r29
    2c72:	00 d0       	rcall	.+0      	; 0x2c74 <PORTC_set_pin_level+0x6>
    2c74:	cd b7       	in	r28, 0x3d	; 61
    2c76:	de b7       	in	r29, 0x3e	; 62
    2c78:	89 83       	std	Y+1, r24	; 0x01
    2c7a:	6a 83       	std	Y+2, r22	; 0x02
    2c7c:	8a 81       	ldd	r24, Y+2	; 0x02
    2c7e:	88 23       	and	r24, r24
    2c80:	b1 f0       	breq	.+44     	; 0x2cae <PORTC_set_pin_level+0x40>
    2c82:	88 e0       	ldi	r24, 0x08	; 8
    2c84:	90 e0       	ldi	r25, 0x00	; 0
    2c86:	fc 01       	movw	r30, r24
    2c88:	81 81       	ldd	r24, Z+1	; 0x01
    2c8a:	48 2f       	mov	r20, r24
    2c8c:	89 81       	ldd	r24, Y+1	; 0x01
    2c8e:	28 2f       	mov	r18, r24
    2c90:	30 e0       	ldi	r19, 0x00	; 0
    2c92:	81 e0       	ldi	r24, 0x01	; 1
    2c94:	90 e0       	ldi	r25, 0x00	; 0
    2c96:	02 c0       	rjmp	.+4      	; 0x2c9c <PORTC_set_pin_level+0x2e>
    2c98:	88 0f       	add	r24, r24
    2c9a:	99 1f       	adc	r25, r25
    2c9c:	2a 95       	dec	r18
    2c9e:	e2 f7       	brpl	.-8      	; 0x2c98 <PORTC_set_pin_level+0x2a>
    2ca0:	24 2f       	mov	r18, r20
    2ca2:	28 2b       	or	r18, r24
    2ca4:	88 e0       	ldi	r24, 0x08	; 8
    2ca6:	90 e0       	ldi	r25, 0x00	; 0
    2ca8:	fc 01       	movw	r30, r24
    2caa:	21 83       	std	Z+1, r18	; 0x01
    2cac:	16 c0       	rjmp	.+44     	; 0x2cda <PORTC_set_pin_level+0x6c>
    2cae:	88 e0       	ldi	r24, 0x08	; 8
    2cb0:	90 e0       	ldi	r25, 0x00	; 0
    2cb2:	fc 01       	movw	r30, r24
    2cb4:	81 81       	ldd	r24, Z+1	; 0x01
    2cb6:	48 2f       	mov	r20, r24
    2cb8:	89 81       	ldd	r24, Y+1	; 0x01
    2cba:	28 2f       	mov	r18, r24
    2cbc:	30 e0       	ldi	r19, 0x00	; 0
    2cbe:	81 e0       	ldi	r24, 0x01	; 1
    2cc0:	90 e0       	ldi	r25, 0x00	; 0
    2cc2:	02 c0       	rjmp	.+4      	; 0x2cc8 <PORTC_set_pin_level+0x5a>
    2cc4:	88 0f       	add	r24, r24
    2cc6:	99 1f       	adc	r25, r25
    2cc8:	2a 95       	dec	r18
    2cca:	e2 f7       	brpl	.-8      	; 0x2cc4 <PORTC_set_pin_level+0x56>
    2ccc:	80 95       	com	r24
    2cce:	24 2f       	mov	r18, r20
    2cd0:	28 23       	and	r18, r24
    2cd2:	88 e0       	ldi	r24, 0x08	; 8
    2cd4:	90 e0       	ldi	r25, 0x00	; 0
    2cd6:	fc 01       	movw	r30, r24
    2cd8:	21 83       	std	Z+1, r18	; 0x01
    2cda:	00 00       	nop
    2cdc:	0f 90       	pop	r0
    2cde:	0f 90       	pop	r0
    2ce0:	df 91       	pop	r29
    2ce2:	cf 91       	pop	r28
    2ce4:	08 95       	ret

00002ce6 <_ZL17LED_set_RED_levelb>:
    2ce6:	cf 93       	push	r28
    2ce8:	df 93       	push	r29
    2cea:	1f 92       	push	r1
    2cec:	cd b7       	in	r28, 0x3d	; 61
    2cee:	de b7       	in	r29, 0x3e	; 62
    2cf0:	89 83       	std	Y+1, r24	; 0x01
    2cf2:	69 81       	ldd	r22, Y+1	; 0x01
    2cf4:	85 e0       	ldi	r24, 0x05	; 5
    2cf6:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <PORTC_set_pin_level>
    2cfa:	00 00       	nop
    2cfc:	0f 90       	pop	r0
    2cfe:	df 91       	pop	r29
    2d00:	cf 91       	pop	r28
    2d02:	08 95       	ret

00002d04 <_ZL19LED_set_GREEN_levelb>:
    2d04:	cf 93       	push	r28
    2d06:	df 93       	push	r29
    2d08:	1f 92       	push	r1
    2d0a:	cd b7       	in	r28, 0x3d	; 61
    2d0c:	de b7       	in	r29, 0x3e	; 62
    2d0e:	89 83       	std	Y+1, r24	; 0x01
    2d10:	69 81       	ldd	r22, Y+1	; 0x01
    2d12:	84 e0       	ldi	r24, 0x04	; 4
    2d14:	0e 94 37 16 	call	0x2c6e	; 0x2c6e <PORTC_set_pin_level>
    2d18:	00 00       	nop
    2d1a:	0f 90       	pop	r0
    2d1c:	df 91       	pop	r29
    2d1e:	cf 91       	pop	r28
    2d20:	08 95       	ret

00002d22 <_ZN4ledsC1Ev>:
    2d22:	cf 93       	push	r28
    2d24:	df 93       	push	r29
    2d26:	00 d0       	rcall	.+0      	; 0x2d28 <_ZN4ledsC1Ev+0x6>
    2d28:	cd b7       	in	r28, 0x3d	; 61
    2d2a:	de b7       	in	r29, 0x3e	; 62
    2d2c:	89 83       	std	Y+1, r24	; 0x01
    2d2e:	9a 83       	std	Y+2, r25	; 0x02
    2d30:	00 00       	nop
    2d32:	0f 90       	pop	r0
    2d34:	0f 90       	pop	r0
    2d36:	df 91       	pop	r29
    2d38:	cf 91       	pop	r28
    2d3a:	08 95       	ret

00002d3c <_ZN4ledsD1Ev>:
    2d3c:	cf 93       	push	r28
    2d3e:	df 93       	push	r29
    2d40:	00 d0       	rcall	.+0      	; 0x2d42 <_ZN4ledsD1Ev+0x6>
    2d42:	cd b7       	in	r28, 0x3d	; 61
    2d44:	de b7       	in	r29, 0x3e	; 62
    2d46:	89 83       	std	Y+1, r24	; 0x01
    2d48:	9a 83       	std	Y+2, r25	; 0x02
    2d4a:	00 00       	nop
    2d4c:	0f 90       	pop	r0
    2d4e:	0f 90       	pop	r0
    2d50:	df 91       	pop	r29
    2d52:	cf 91       	pop	r28
    2d54:	08 95       	ret

00002d56 <__vector_41>:
    2d56:	1f 92       	push	r1
    2d58:	0f 92       	push	r0
    2d5a:	0f b6       	in	r0, 0x3f	; 63
    2d5c:	0f 92       	push	r0
    2d5e:	11 24       	eor	r1, r1
    2d60:	0b b6       	in	r0, 0x3b	; 59
    2d62:	0f 92       	push	r0
    2d64:	2f 93       	push	r18
    2d66:	3f 93       	push	r19
    2d68:	4f 93       	push	r20
    2d6a:	5f 93       	push	r21
    2d6c:	6f 93       	push	r22
    2d6e:	7f 93       	push	r23
    2d70:	8f 93       	push	r24
    2d72:	9f 93       	push	r25
    2d74:	af 93       	push	r26
    2d76:	bf 93       	push	r27
    2d78:	ef 93       	push	r30
    2d7a:	ff 93       	push	r31
    2d7c:	cf 93       	push	r28
    2d7e:	df 93       	push	r29
    2d80:	1f 92       	push	r1
    2d82:	cd b7       	in	r28, 0x3d	; 61
    2d84:	de b7       	in	r29, 0x3e	; 62
    2d86:	80 e3       	ldi	r24, 0x30	; 48
    2d88:	9b e0       	ldi	r25, 0x0B	; 11
    2d8a:	fc 01       	movw	r30, r24
    2d8c:	86 81       	ldd	r24, Z+6	; 0x06
    2d8e:	89 83       	std	Y+1, r24	; 0x01
    2d90:	89 81       	ldd	r24, Y+1	; 0x01
    2d92:	88 2f       	mov	r24, r24
    2d94:	90 e0       	ldi	r25, 0x00	; 0
    2d96:	81 70       	andi	r24, 0x01	; 1
    2d98:	99 27       	eor	r25, r25
    2d9a:	89 2b       	or	r24, r25
    2d9c:	09 f4       	brne	.+2      	; 0x2da0 <__vector_41+0x4a>
    2d9e:	40 c1       	rjmp	.+640    	; 0x3020 <__vector_41+0x2ca>
    2da0:	80 91 1d 40 	lds	r24, 0x401D	; 0x80401d <_ZL17led_timeout_count>
    2da4:	90 91 1e 40 	lds	r25, 0x401E	; 0x80401e <_ZL17led_timeout_count+0x1>
    2da8:	a0 91 1f 40 	lds	r26, 0x401F	; 0x80401f <_ZL17led_timeout_count+0x2>
    2dac:	b0 91 20 40 	lds	r27, 0x4020	; 0x804020 <_ZL17led_timeout_count+0x3>
    2db0:	21 e0       	ldi	r18, 0x01	; 1
    2db2:	89 2b       	or	r24, r25
    2db4:	8a 2b       	or	r24, r26
    2db6:	8b 2b       	or	r24, r27
    2db8:	09 f4       	brne	.+2      	; 0x2dbc <__vector_41+0x66>
    2dba:	20 e0       	ldi	r18, 0x00	; 0
    2dbc:	22 23       	and	r18, r18
    2dbe:	49 f1       	breq	.+82     	; 0x2e12 <__vector_41+0xbc>
    2dc0:	80 91 1d 40 	lds	r24, 0x401D	; 0x80401d <_ZL17led_timeout_count>
    2dc4:	90 91 1e 40 	lds	r25, 0x401E	; 0x80401e <_ZL17led_timeout_count+0x1>
    2dc8:	a0 91 1f 40 	lds	r26, 0x401F	; 0x80401f <_ZL17led_timeout_count+0x2>
    2dcc:	b0 91 20 40 	lds	r27, 0x4020	; 0x804020 <_ZL17led_timeout_count+0x3>
    2dd0:	01 97       	sbiw	r24, 0x01	; 1
    2dd2:	a1 09       	sbc	r26, r1
    2dd4:	b1 09       	sbc	r27, r1
    2dd6:	80 93 1d 40 	sts	0x401D, r24	; 0x80401d <_ZL17led_timeout_count>
    2dda:	90 93 1e 40 	sts	0x401E, r25	; 0x80401e <_ZL17led_timeout_count+0x1>
    2dde:	a0 93 1f 40 	sts	0x401F, r26	; 0x80401f <_ZL17led_timeout_count+0x2>
    2de2:	b0 93 20 40 	sts	0x4020, r27	; 0x804020 <_ZL17led_timeout_count+0x3>
    2de6:	80 91 1d 40 	lds	r24, 0x401D	; 0x80401d <_ZL17led_timeout_count>
    2dea:	90 91 1e 40 	lds	r25, 0x401E	; 0x80401e <_ZL17led_timeout_count+0x1>
    2dee:	a0 91 1f 40 	lds	r26, 0x401F	; 0x80401f <_ZL17led_timeout_count+0x2>
    2df2:	b0 91 20 40 	lds	r27, 0x4020	; 0x804020 <_ZL17led_timeout_count+0x3>
    2df6:	21 e0       	ldi	r18, 0x01	; 1
    2df8:	89 2b       	or	r24, r25
    2dfa:	8a 2b       	or	r24, r26
    2dfc:	8b 2b       	or	r24, r27
    2dfe:	09 f0       	breq	.+2      	; 0x2e02 <__vector_41+0xac>
    2e00:	20 e0       	ldi	r18, 0x00	; 0
    2e02:	22 23       	and	r18, r18
    2e04:	31 f0       	breq	.+12     	; 0x2e12 <__vector_41+0xbc>
    2e06:	80 e0       	ldi	r24, 0x00	; 0
    2e08:	0e 94 73 16 	call	0x2ce6	; 0x2ce6 <_ZL17LED_set_RED_levelb>
    2e0c:	80 e0       	ldi	r24, 0x00	; 0
    2e0e:	0e 94 82 16 	call	0x2d04	; 0x2d04 <_ZL19LED_set_GREEN_levelb>
    2e12:	80 91 1d 40 	lds	r24, 0x401D	; 0x80401d <_ZL17led_timeout_count>
    2e16:	90 91 1e 40 	lds	r25, 0x401E	; 0x80401e <_ZL17led_timeout_count+0x1>
    2e1a:	a0 91 1f 40 	lds	r26, 0x401F	; 0x80401f <_ZL17led_timeout_count+0x2>
    2e1e:	b0 91 20 40 	lds	r27, 0x4020	; 0x804020 <_ZL17led_timeout_count+0x3>
    2e22:	21 e0       	ldi	r18, 0x01	; 1
    2e24:	89 2b       	or	r24, r25
    2e26:	8a 2b       	or	r24, r26
    2e28:	8b 2b       	or	r24, r27
    2e2a:	09 f4       	brne	.+2      	; 0x2e2e <__vector_41+0xd8>
    2e2c:	20 e0       	ldi	r18, 0x00	; 0
    2e2e:	22 23       	and	r18, r18
    2e30:	09 f4       	brne	.+2      	; 0x2e34 <__vector_41+0xde>
    2e32:	f6 c0       	rjmp	.+492    	; 0x3020 <__vector_41+0x2ca>
    2e34:	80 91 0a 41 	lds	r24, 0x410A	; 0x80410a <_ZL15red_blink_count>
    2e38:	90 91 0b 41 	lds	r25, 0x410B	; 0x80410b <_ZL15red_blink_count+0x1>
    2e3c:	89 2b       	or	r24, r25
    2e3e:	41 f0       	breq	.+16     	; 0x2e50 <__vector_41+0xfa>
    2e40:	90 91 fa 40 	lds	r25, 0x40FA	; 0x8040fa <_ZL23timer_red_blink_inhibit>
    2e44:	81 e0       	ldi	r24, 0x01	; 1
    2e46:	89 27       	eor	r24, r25
    2e48:	88 23       	and	r24, r24
    2e4a:	11 f0       	breq	.+4      	; 0x2e50 <__vector_41+0xfa>
    2e4c:	81 e0       	ldi	r24, 0x01	; 1
    2e4e:	01 c0       	rjmp	.+2      	; 0x2e52 <__vector_41+0xfc>
    2e50:	80 e0       	ldi	r24, 0x00	; 0
    2e52:	88 23       	and	r24, r24
    2e54:	09 f4       	brne	.+2      	; 0x2e58 <__vector_41+0x102>
    2e56:	69 c0       	rjmp	.+210    	; 0x2f2a <__vector_41+0x1d4>
    2e58:	80 91 0a 41 	lds	r24, 0x410A	; 0x80410a <_ZL15red_blink_count>
    2e5c:	90 91 0b 41 	lds	r25, 0x410B	; 0x80410b <_ZL15red_blink_count+0x1>
    2e60:	21 e0       	ldi	r18, 0x01	; 1
    2e62:	02 97       	sbiw	r24, 0x02	; 2
    2e64:	0c f4       	brge	.+2      	; 0x2e68 <__vector_41+0x112>
    2e66:	20 e0       	ldi	r18, 0x00	; 0
    2e68:	22 23       	and	r18, r18
    2e6a:	69 f0       	breq	.+26     	; 0x2e86 <__vector_41+0x130>
    2e6c:	81 e0       	ldi	r24, 0x01	; 1
    2e6e:	0e 94 73 16 	call	0x2ce6	; 0x2ce6 <_ZL17LED_set_RED_levelb>
    2e72:	80 91 0a 41 	lds	r24, 0x410A	; 0x80410a <_ZL15red_blink_count>
    2e76:	90 91 0b 41 	lds	r25, 0x410B	; 0x80410b <_ZL15red_blink_count+0x1>
    2e7a:	01 97       	sbiw	r24, 0x01	; 1
    2e7c:	80 93 0a 41 	sts	0x410A, r24	; 0x80410a <_ZL15red_blink_count>
    2e80:	90 93 0b 41 	sts	0x410B, r25	; 0x80410b <_ZL15red_blink_count+0x1>
    2e84:	17 c0       	rjmp	.+46     	; 0x2eb4 <__vector_41+0x15e>
    2e86:	80 91 0a 41 	lds	r24, 0x410A	; 0x80410a <_ZL15red_blink_count>
    2e8a:	90 91 0b 41 	lds	r25, 0x410B	; 0x80410b <_ZL15red_blink_count+0x1>
    2e8e:	21 e0       	ldi	r18, 0x01	; 1
    2e90:	8f 3f       	cpi	r24, 0xFF	; 255
    2e92:	9f 4f       	sbci	r25, 0xFF	; 255
    2e94:	0c f0       	brlt	.+2      	; 0x2e98 <__vector_41+0x142>
    2e96:	20 e0       	ldi	r18, 0x00	; 0
    2e98:	22 23       	and	r18, r18
    2e9a:	61 f0       	breq	.+24     	; 0x2eb4 <__vector_41+0x15e>
    2e9c:	80 e0       	ldi	r24, 0x00	; 0
    2e9e:	0e 94 73 16 	call	0x2ce6	; 0x2ce6 <_ZL17LED_set_RED_levelb>
    2ea2:	80 91 0a 41 	lds	r24, 0x410A	; 0x80410a <_ZL15red_blink_count>
    2ea6:	90 91 0b 41 	lds	r25, 0x410B	; 0x80410b <_ZL15red_blink_count+0x1>
    2eaa:	01 96       	adiw	r24, 0x01	; 1
    2eac:	80 93 0a 41 	sts	0x410A, r24	; 0x80410a <_ZL15red_blink_count>
    2eb0:	90 93 0b 41 	sts	0x410B, r25	; 0x80410b <_ZL15red_blink_count+0x1>
    2eb4:	80 91 0a 41 	lds	r24, 0x410A	; 0x80410a <_ZL15red_blink_count>
    2eb8:	90 91 0b 41 	lds	r25, 0x410B	; 0x80410b <_ZL15red_blink_count+0x1>
    2ebc:	21 e0       	ldi	r18, 0x01	; 1
    2ebe:	01 97       	sbiw	r24, 0x01	; 1
    2ec0:	09 f0       	breq	.+2      	; 0x2ec4 <__vector_41+0x16e>
    2ec2:	20 e0       	ldi	r18, 0x00	; 0
    2ec4:	22 23       	and	r18, r18
    2ec6:	f9 f0       	breq	.+62     	; 0x2f06 <__vector_41+0x1b0>
    2ec8:	80 91 04 41 	lds	r24, 0x4104	; 0x804104 <_ZL20red_blink_off_period>
    2ecc:	90 91 05 41 	lds	r25, 0x4105	; 0x804105 <_ZL20red_blink_off_period+0x1>
    2ed0:	21 e0       	ldi	r18, 0x01	; 1
    2ed2:	89 2b       	or	r24, r25
    2ed4:	09 f4       	brne	.+2      	; 0x2ed8 <__vector_41+0x182>
    2ed6:	20 e0       	ldi	r18, 0x00	; 0
    2ed8:	22 23       	and	r18, r18
    2eda:	61 f0       	breq	.+24     	; 0x2ef4 <__vector_41+0x19e>
    2edc:	80 91 04 41 	lds	r24, 0x4104	; 0x804104 <_ZL20red_blink_off_period>
    2ee0:	90 91 05 41 	lds	r25, 0x4105	; 0x804105 <_ZL20red_blink_off_period+0x1>
    2ee4:	91 95       	neg	r25
    2ee6:	81 95       	neg	r24
    2ee8:	91 09       	sbc	r25, r1
    2eea:	80 93 0a 41 	sts	0x410A, r24	; 0x80410a <_ZL15red_blink_count>
    2eee:	90 93 0b 41 	sts	0x410B, r25	; 0x80410b <_ZL15red_blink_count+0x1>
    2ef2:	1b c0       	rjmp	.+54     	; 0x2f2a <__vector_41+0x1d4>
    2ef4:	80 91 02 41 	lds	r24, 0x4102	; 0x804102 <_ZL19red_blink_on_period>
    2ef8:	90 91 03 41 	lds	r25, 0x4103	; 0x804103 <_ZL19red_blink_on_period+0x1>
    2efc:	80 93 0a 41 	sts	0x410A, r24	; 0x80410a <_ZL15red_blink_count>
    2f00:	90 93 0b 41 	sts	0x410B, r25	; 0x80410b <_ZL15red_blink_count+0x1>
    2f04:	12 c0       	rjmp	.+36     	; 0x2f2a <__vector_41+0x1d4>
    2f06:	80 91 0a 41 	lds	r24, 0x410A	; 0x80410a <_ZL15red_blink_count>
    2f0a:	90 91 0b 41 	lds	r25, 0x410B	; 0x80410b <_ZL15red_blink_count+0x1>
    2f0e:	21 e0       	ldi	r18, 0x01	; 1
    2f10:	01 96       	adiw	r24, 0x01	; 1
    2f12:	09 f0       	breq	.+2      	; 0x2f16 <__vector_41+0x1c0>
    2f14:	20 e0       	ldi	r18, 0x00	; 0
    2f16:	22 23       	and	r18, r18
    2f18:	41 f0       	breq	.+16     	; 0x2f2a <__vector_41+0x1d4>
    2f1a:	80 91 02 41 	lds	r24, 0x4102	; 0x804102 <_ZL19red_blink_on_period>
    2f1e:	90 91 03 41 	lds	r25, 0x4103	; 0x804103 <_ZL19red_blink_on_period+0x1>
    2f22:	80 93 0a 41 	sts	0x410A, r24	; 0x80410a <_ZL15red_blink_count>
    2f26:	90 93 0b 41 	sts	0x410B, r25	; 0x80410b <_ZL15red_blink_count+0x1>
    2f2a:	80 91 0c 41 	lds	r24, 0x410C	; 0x80410c <_ZL17green_blink_count>
    2f2e:	90 91 0d 41 	lds	r25, 0x410D	; 0x80410d <_ZL17green_blink_count+0x1>
    2f32:	89 2b       	or	r24, r25
    2f34:	41 f0       	breq	.+16     	; 0x2f46 <__vector_41+0x1f0>
    2f36:	90 91 fb 40 	lds	r25, 0x40FB	; 0x8040fb <_ZL25timer_green_blink_inhibit>
    2f3a:	81 e0       	ldi	r24, 0x01	; 1
    2f3c:	89 27       	eor	r24, r25
    2f3e:	88 23       	and	r24, r24
    2f40:	11 f0       	breq	.+4      	; 0x2f46 <__vector_41+0x1f0>
    2f42:	81 e0       	ldi	r24, 0x01	; 1
    2f44:	01 c0       	rjmp	.+2      	; 0x2f48 <__vector_41+0x1f2>
    2f46:	80 e0       	ldi	r24, 0x00	; 0
    2f48:	88 23       	and	r24, r24
    2f4a:	09 f4       	brne	.+2      	; 0x2f4e <__vector_41+0x1f8>
    2f4c:	69 c0       	rjmp	.+210    	; 0x3020 <__vector_41+0x2ca>
    2f4e:	80 91 0c 41 	lds	r24, 0x410C	; 0x80410c <_ZL17green_blink_count>
    2f52:	90 91 0d 41 	lds	r25, 0x410D	; 0x80410d <_ZL17green_blink_count+0x1>
    2f56:	21 e0       	ldi	r18, 0x01	; 1
    2f58:	02 97       	sbiw	r24, 0x02	; 2
    2f5a:	0c f4       	brge	.+2      	; 0x2f5e <__vector_41+0x208>
    2f5c:	20 e0       	ldi	r18, 0x00	; 0
    2f5e:	22 23       	and	r18, r18
    2f60:	69 f0       	breq	.+26     	; 0x2f7c <__vector_41+0x226>
    2f62:	81 e0       	ldi	r24, 0x01	; 1
    2f64:	0e 94 82 16 	call	0x2d04	; 0x2d04 <_ZL19LED_set_GREEN_levelb>
    2f68:	80 91 0c 41 	lds	r24, 0x410C	; 0x80410c <_ZL17green_blink_count>
    2f6c:	90 91 0d 41 	lds	r25, 0x410D	; 0x80410d <_ZL17green_blink_count+0x1>
    2f70:	01 97       	sbiw	r24, 0x01	; 1
    2f72:	80 93 0c 41 	sts	0x410C, r24	; 0x80410c <_ZL17green_blink_count>
    2f76:	90 93 0d 41 	sts	0x410D, r25	; 0x80410d <_ZL17green_blink_count+0x1>
    2f7a:	17 c0       	rjmp	.+46     	; 0x2faa <__vector_41+0x254>
    2f7c:	80 91 0c 41 	lds	r24, 0x410C	; 0x80410c <_ZL17green_blink_count>
    2f80:	90 91 0d 41 	lds	r25, 0x410D	; 0x80410d <_ZL17green_blink_count+0x1>
    2f84:	21 e0       	ldi	r18, 0x01	; 1
    2f86:	8f 3f       	cpi	r24, 0xFF	; 255
    2f88:	9f 4f       	sbci	r25, 0xFF	; 255
    2f8a:	0c f0       	brlt	.+2      	; 0x2f8e <__vector_41+0x238>
    2f8c:	20 e0       	ldi	r18, 0x00	; 0
    2f8e:	22 23       	and	r18, r18
    2f90:	61 f0       	breq	.+24     	; 0x2faa <__vector_41+0x254>
    2f92:	80 e0       	ldi	r24, 0x00	; 0
    2f94:	0e 94 82 16 	call	0x2d04	; 0x2d04 <_ZL19LED_set_GREEN_levelb>
    2f98:	80 91 0c 41 	lds	r24, 0x410C	; 0x80410c <_ZL17green_blink_count>
    2f9c:	90 91 0d 41 	lds	r25, 0x410D	; 0x80410d <_ZL17green_blink_count+0x1>
    2fa0:	01 96       	adiw	r24, 0x01	; 1
    2fa2:	80 93 0c 41 	sts	0x410C, r24	; 0x80410c <_ZL17green_blink_count>
    2fa6:	90 93 0d 41 	sts	0x410D, r25	; 0x80410d <_ZL17green_blink_count+0x1>
    2faa:	80 91 0c 41 	lds	r24, 0x410C	; 0x80410c <_ZL17green_blink_count>
    2fae:	90 91 0d 41 	lds	r25, 0x410D	; 0x80410d <_ZL17green_blink_count+0x1>
    2fb2:	21 e0       	ldi	r18, 0x01	; 1
    2fb4:	01 97       	sbiw	r24, 0x01	; 1
    2fb6:	09 f0       	breq	.+2      	; 0x2fba <__vector_41+0x264>
    2fb8:	20 e0       	ldi	r18, 0x00	; 0
    2fba:	22 23       	and	r18, r18
    2fbc:	f9 f0       	breq	.+62     	; 0x2ffc <__vector_41+0x2a6>
    2fbe:	80 91 08 41 	lds	r24, 0x4108	; 0x804108 <_ZL22green_blink_off_period>
    2fc2:	90 91 09 41 	lds	r25, 0x4109	; 0x804109 <_ZL22green_blink_off_period+0x1>
    2fc6:	21 e0       	ldi	r18, 0x01	; 1
    2fc8:	89 2b       	or	r24, r25
    2fca:	09 f4       	brne	.+2      	; 0x2fce <__vector_41+0x278>
    2fcc:	20 e0       	ldi	r18, 0x00	; 0
    2fce:	22 23       	and	r18, r18
    2fd0:	61 f0       	breq	.+24     	; 0x2fea <__vector_41+0x294>
    2fd2:	80 91 08 41 	lds	r24, 0x4108	; 0x804108 <_ZL22green_blink_off_period>
    2fd6:	90 91 09 41 	lds	r25, 0x4109	; 0x804109 <_ZL22green_blink_off_period+0x1>
    2fda:	91 95       	neg	r25
    2fdc:	81 95       	neg	r24
    2fde:	91 09       	sbc	r25, r1
    2fe0:	80 93 0c 41 	sts	0x410C, r24	; 0x80410c <_ZL17green_blink_count>
    2fe4:	90 93 0d 41 	sts	0x410D, r25	; 0x80410d <_ZL17green_blink_count+0x1>
    2fe8:	1b c0       	rjmp	.+54     	; 0x3020 <__vector_41+0x2ca>
    2fea:	80 91 06 41 	lds	r24, 0x4106	; 0x804106 <_ZL21green_blink_on_period>
    2fee:	90 91 07 41 	lds	r25, 0x4107	; 0x804107 <_ZL21green_blink_on_period+0x1>
    2ff2:	80 93 0c 41 	sts	0x410C, r24	; 0x80410c <_ZL17green_blink_count>
    2ff6:	90 93 0d 41 	sts	0x410D, r25	; 0x80410d <_ZL17green_blink_count+0x1>
    2ffa:	12 c0       	rjmp	.+36     	; 0x3020 <__vector_41+0x2ca>
    2ffc:	80 91 0c 41 	lds	r24, 0x410C	; 0x80410c <_ZL17green_blink_count>
    3000:	90 91 0d 41 	lds	r25, 0x410D	; 0x80410d <_ZL17green_blink_count+0x1>
    3004:	21 e0       	ldi	r18, 0x01	; 1
    3006:	01 96       	adiw	r24, 0x01	; 1
    3008:	09 f0       	breq	.+2      	; 0x300c <__vector_41+0x2b6>
    300a:	20 e0       	ldi	r18, 0x00	; 0
    300c:	22 23       	and	r18, r18
    300e:	41 f0       	breq	.+16     	; 0x3020 <__vector_41+0x2ca>
    3010:	80 91 06 41 	lds	r24, 0x4106	; 0x804106 <_ZL21green_blink_on_period>
    3014:	90 91 07 41 	lds	r25, 0x4107	; 0x804107 <_ZL21green_blink_on_period+0x1>
    3018:	80 93 0c 41 	sts	0x410C, r24	; 0x80410c <_ZL17green_blink_count>
    301c:	90 93 0d 41 	sts	0x410D, r25	; 0x80410d <_ZL17green_blink_count+0x1>
    3020:	80 e3       	ldi	r24, 0x30	; 48
    3022:	9b e0       	ldi	r25, 0x0B	; 11
    3024:	23 e0       	ldi	r18, 0x03	; 3
    3026:	fc 01       	movw	r30, r24
    3028:	26 83       	std	Z+6, r18	; 0x06
    302a:	00 00       	nop
    302c:	0f 90       	pop	r0
    302e:	df 91       	pop	r29
    3030:	cf 91       	pop	r28
    3032:	ff 91       	pop	r31
    3034:	ef 91       	pop	r30
    3036:	bf 91       	pop	r27
    3038:	af 91       	pop	r26
    303a:	9f 91       	pop	r25
    303c:	8f 91       	pop	r24
    303e:	7f 91       	pop	r23
    3040:	6f 91       	pop	r22
    3042:	5f 91       	pop	r21
    3044:	4f 91       	pop	r20
    3046:	3f 91       	pop	r19
    3048:	2f 91       	pop	r18
    304a:	0f 90       	pop	r0
    304c:	0b be       	out	0x3b, r0	; 59
    304e:	0f 90       	pop	r0
    3050:	0f be       	out	0x3f, r0	; 63
    3052:	0f 90       	pop	r0
    3054:	1f 90       	pop	r1
    3056:	18 95       	reti

00003058 <_ZN4leds6activeEv>:
    3058:	cf 93       	push	r28
    305a:	df 93       	push	r29
    305c:	00 d0       	rcall	.+0      	; 0x305e <_ZN4leds6activeEv+0x6>
    305e:	cd b7       	in	r28, 0x3d	; 61
    3060:	de b7       	in	r29, 0x3e	; 62
    3062:	89 83       	std	Y+1, r24	; 0x01
    3064:	9a 83       	std	Y+2, r25	; 0x02
    3066:	80 91 1d 40 	lds	r24, 0x401D	; 0x80401d <_ZL17led_timeout_count>
    306a:	90 91 1e 40 	lds	r25, 0x401E	; 0x80401e <_ZL17led_timeout_count+0x1>
    306e:	a0 91 1f 40 	lds	r26, 0x401F	; 0x80401f <_ZL17led_timeout_count+0x2>
    3072:	b0 91 20 40 	lds	r27, 0x4020	; 0x804020 <_ZL17led_timeout_count+0x3>
    3076:	89 2b       	or	r24, r25
    3078:	8a 2b       	or	r24, r26
    307a:	8b 2b       	or	r24, r27
    307c:	61 f0       	breq	.+24     	; 0x3096 <_ZN4leds6activeEv+0x3e>
    307e:	80 e3       	ldi	r24, 0x30	; 48
    3080:	9b e0       	ldi	r25, 0x0B	; 11
    3082:	fc 01       	movw	r30, r24
    3084:	85 81       	ldd	r24, Z+5	; 0x05
    3086:	88 2f       	mov	r24, r24
    3088:	90 e0       	ldi	r25, 0x00	; 0
    308a:	81 70       	andi	r24, 0x01	; 1
    308c:	99 27       	eor	r25, r25
    308e:	89 2b       	or	r24, r25
    3090:	11 f0       	breq	.+4      	; 0x3096 <_ZN4leds6activeEv+0x3e>
    3092:	81 e0       	ldi	r24, 0x01	; 1
    3094:	01 c0       	rjmp	.+2      	; 0x3098 <_ZN4leds6activeEv+0x40>
    3096:	80 e0       	ldi	r24, 0x00	; 0
    3098:	0f 90       	pop	r0
    309a:	0f 90       	pop	r0
    309c:	df 91       	pop	r29
    309e:	cf 91       	pop	r28
    30a0:	08 95       	ret

000030a2 <_ZN4leds10deactivateEv>:
    30a2:	cf 93       	push	r28
    30a4:	df 93       	push	r29
    30a6:	00 d0       	rcall	.+0      	; 0x30a8 <_ZN4leds10deactivateEv+0x6>
    30a8:	cd b7       	in	r28, 0x3d	; 61
    30aa:	de b7       	in	r29, 0x3e	; 62
    30ac:	89 83       	std	Y+1, r24	; 0x01
    30ae:	9a 83       	std	Y+2, r25	; 0x02
    30b0:	80 e3       	ldi	r24, 0x30	; 48
    30b2:	9b e0       	ldi	r25, 0x0B	; 11
    30b4:	fc 01       	movw	r30, r24
    30b6:	25 81       	ldd	r18, Z+5	; 0x05
    30b8:	80 e3       	ldi	r24, 0x30	; 48
    30ba:	9b e0       	ldi	r25, 0x0B	; 11
    30bc:	2e 7f       	andi	r18, 0xFE	; 254
    30be:	fc 01       	movw	r30, r24
    30c0:	25 83       	std	Z+5, r18	; 0x05
    30c2:	80 e0       	ldi	r24, 0x00	; 0
    30c4:	0e 94 73 16 	call	0x2ce6	; 0x2ce6 <_ZL17LED_set_RED_levelb>
    30c8:	80 e0       	ldi	r24, 0x00	; 0
    30ca:	0e 94 82 16 	call	0x2d04	; 0x2d04 <_ZL19LED_set_GREEN_levelb>
    30ce:	87 ec       	ldi	r24, 0xC7	; 199
    30d0:	90 e4       	ldi	r25, 0x40	; 64
    30d2:	0e 94 85 11 	call	0x230a	; 0x230a <_ZN18CircularStringBuff5resetEv>
    30d6:	81 e0       	ldi	r24, 0x01	; 1
    30d8:	80 93 fb 40 	sts	0x40FB, r24	; 0x8040fb <_ZL25timer_green_blink_inhibit>
    30dc:	81 e0       	ldi	r24, 0x01	; 1
    30de:	80 93 fa 40 	sts	0x40FA, r24	; 0x8040fa <_ZL23timer_red_blink_inhibit>
    30e2:	10 92 1d 40 	sts	0x401D, r1	; 0x80401d <_ZL17led_timeout_count>
    30e6:	10 92 1e 40 	sts	0x401E, r1	; 0x80401e <_ZL17led_timeout_count+0x1>
    30ea:	10 92 1f 40 	sts	0x401F, r1	; 0x80401f <_ZL17led_timeout_count+0x2>
    30ee:	10 92 20 40 	sts	0x4020, r1	; 0x804020 <_ZL17led_timeout_count+0x3>
    30f2:	00 00       	nop
    30f4:	0f 90       	pop	r0
    30f6:	0f 90       	pop	r0
    30f8:	df 91       	pop	r29
    30fa:	cf 91       	pop	r28
    30fc:	08 95       	ret

000030fe <_ZN4leds5resetEv>:
    30fe:	cf 93       	push	r28
    3100:	df 93       	push	r29
    3102:	00 d0       	rcall	.+0      	; 0x3104 <_ZN4leds5resetEv+0x6>
    3104:	cd b7       	in	r28, 0x3d	; 61
    3106:	de b7       	in	r29, 0x3e	; 62
    3108:	89 83       	std	Y+1, r24	; 0x01
    310a:	9a 83       	std	Y+2, r25	; 0x02
    310c:	89 81       	ldd	r24, Y+1	; 0x01
    310e:	9a 81       	ldd	r25, Y+2	; 0x02
    3110:	60 e0       	ldi	r22, 0x00	; 0
    3112:	70 e0       	ldi	r23, 0x00	; 0
    3114:	0e 94 ec 18 	call	0x31d8	; 0x31d8 <_ZN4leds5blinkE7Blink_t>
    3118:	87 ec       	ldi	r24, 0xC7	; 199
    311a:	90 e4       	ldi	r25, 0x40	; 64
    311c:	0e 94 85 11 	call	0x230a	; 0x230a <_ZN18CircularStringBuff5resetEv>
    3120:	10 92 fb 40 	sts	0x40FB, r1	; 0x8040fb <_ZL25timer_green_blink_inhibit>
    3124:	10 92 fa 40 	sts	0x40FA, r1	; 0x8040fa <_ZL23timer_red_blink_inhibit>
    3128:	80 e6       	ldi	r24, 0x60	; 96
    312a:	9a ee       	ldi	r25, 0xEA	; 234
    312c:	a0 e0       	ldi	r26, 0x00	; 0
    312e:	b0 e0       	ldi	r27, 0x00	; 0
    3130:	80 93 1d 40 	sts	0x401D, r24	; 0x80401d <_ZL17led_timeout_count>
    3134:	90 93 1e 40 	sts	0x401E, r25	; 0x80401e <_ZL17led_timeout_count+0x1>
    3138:	a0 93 1f 40 	sts	0x401F, r26	; 0x80401f <_ZL17led_timeout_count+0x2>
    313c:	b0 93 20 40 	sts	0x4020, r27	; 0x804020 <_ZL17led_timeout_count+0x3>
    3140:	00 00       	nop
    3142:	0f 90       	pop	r0
    3144:	0f 90       	pop	r0
    3146:	df 91       	pop	r29
    3148:	cf 91       	pop	r28
    314a:	08 95       	ret

0000314c <_ZN4leds4initEv>:
    314c:	cf 93       	push	r28
    314e:	df 93       	push	r29
    3150:	00 d0       	rcall	.+0      	; 0x3152 <_ZN4leds4initEv+0x6>
    3152:	cd b7       	in	r28, 0x3d	; 61
    3154:	de b7       	in	r29, 0x3e	; 62
    3156:	89 83       	std	Y+1, r24	; 0x01
    3158:	9a 83       	std	Y+2, r25	; 0x02
    315a:	89 81       	ldd	r24, Y+1	; 0x01
    315c:	9a 81       	ldd	r25, Y+2	; 0x02
    315e:	60 e0       	ldi	r22, 0x00	; 0
    3160:	70 e0       	ldi	r23, 0x00	; 0
    3162:	0e 94 b9 18 	call	0x3172	; 0x3172 <_ZN4leds4initE7Blink_t>
    3166:	00 00       	nop
    3168:	0f 90       	pop	r0
    316a:	0f 90       	pop	r0
    316c:	df 91       	pop	r29
    316e:	cf 91       	pop	r28
    3170:	08 95       	ret

00003172 <_ZN4leds4initE7Blink_t>:
    3172:	cf 93       	push	r28
    3174:	df 93       	push	r29
    3176:	00 d0       	rcall	.+0      	; 0x3178 <_ZN4leds4initE7Blink_t+0x6>
    3178:	00 d0       	rcall	.+0      	; 0x317a <_ZN4leds4initE7Blink_t+0x8>
    317a:	cd b7       	in	r28, 0x3d	; 61
    317c:	de b7       	in	r29, 0x3e	; 62
    317e:	89 83       	std	Y+1, r24	; 0x01
    3180:	9a 83       	std	Y+2, r25	; 0x02
    3182:	6b 83       	std	Y+3, r22	; 0x03
    3184:	7c 83       	std	Y+4, r23	; 0x04
    3186:	80 e3       	ldi	r24, 0x30	; 48
    3188:	9b e0       	ldi	r25, 0x0B	; 11
    318a:	fc 01       	movw	r30, r24
    318c:	25 81       	ldd	r18, Z+5	; 0x05
    318e:	80 e3       	ldi	r24, 0x30	; 48
    3190:	9b e0       	ldi	r25, 0x0B	; 11
    3192:	2e 7f       	andi	r18, 0xFE	; 254
    3194:	fc 01       	movw	r30, r24
    3196:	25 83       	std	Z+5, r18	; 0x05
    3198:	89 81       	ldd	r24, Y+1	; 0x01
    319a:	9a 81       	ldd	r25, Y+2	; 0x02
    319c:	0e 94 7f 18 	call	0x30fe	; 0x30fe <_ZN4leds5resetEv>
    31a0:	80 e3       	ldi	r24, 0x30	; 48
    31a2:	9b e0       	ldi	r25, 0x0B	; 11
    31a4:	fc 01       	movw	r30, r24
    31a6:	25 81       	ldd	r18, Z+5	; 0x05
    31a8:	80 e3       	ldi	r24, 0x30	; 48
    31aa:	9b e0       	ldi	r25, 0x0B	; 11
    31ac:	21 60       	ori	r18, 0x01	; 1
    31ae:	fc 01       	movw	r30, r24
    31b0:	25 83       	std	Z+5, r18	; 0x05
    31b2:	8b 81       	ldd	r24, Y+3	; 0x03
    31b4:	9c 81       	ldd	r25, Y+4	; 0x04
    31b6:	89 2b       	or	r24, r25
    31b8:	41 f0       	breq	.+16     	; 0x31ca <_ZN4leds4initE7Blink_t+0x58>
    31ba:	2b 81       	ldd	r18, Y+3	; 0x03
    31bc:	3c 81       	ldd	r19, Y+4	; 0x04
    31be:	89 81       	ldd	r24, Y+1	; 0x01
    31c0:	9a 81       	ldd	r25, Y+2	; 0x02
    31c2:	41 e0       	ldi	r20, 0x01	; 1
    31c4:	b9 01       	movw	r22, r18
    31c6:	0e 94 05 19 	call	0x320a	; 0x320a <_ZN4leds5blinkE7Blink_tb>
    31ca:	00 00       	nop
    31cc:	24 96       	adiw	r28, 0x04	; 4
    31ce:	cd bf       	out	0x3d, r28	; 61
    31d0:	de bf       	out	0x3e, r29	; 62
    31d2:	df 91       	pop	r29
    31d4:	cf 91       	pop	r28
    31d6:	08 95       	ret

000031d8 <_ZN4leds5blinkE7Blink_t>:

void leds::blink(Blink_t blinkMode)
{
    31d8:	cf 93       	push	r28
    31da:	df 93       	push	r29
    31dc:	00 d0       	rcall	.+0      	; 0x31de <_ZN4leds5blinkE7Blink_t+0x6>
    31de:	00 d0       	rcall	.+0      	; 0x31e0 <_ZN4leds5blinkE7Blink_t+0x8>
    31e0:	cd b7       	in	r28, 0x3d	; 61
    31e2:	de b7       	in	r29, 0x3e	; 62
    31e4:	89 83       	std	Y+1, r24	; 0x01
    31e6:	9a 83       	std	Y+2, r25	; 0x02
    31e8:	6b 83       	std	Y+3, r22	; 0x03
    31ea:	7c 83       	std	Y+4, r23	; 0x04
	blink(blinkMode, false);
    31ec:	2b 81       	ldd	r18, Y+3	; 0x03
    31ee:	3c 81       	ldd	r19, Y+4	; 0x04
    31f0:	89 81       	ldd	r24, Y+1	; 0x01
    31f2:	9a 81       	ldd	r25, Y+2	; 0x02
    31f4:	40 e0       	ldi	r20, 0x00	; 0
    31f6:	b9 01       	movw	r22, r18
    31f8:	0e 94 05 19 	call	0x320a	; 0x320a <_ZN4leds5blinkE7Blink_tb>
}
    31fc:	00 00       	nop
    31fe:	24 96       	adiw	r28, 0x04	; 4
    3200:	cd bf       	out	0x3d, r28	; 61
    3202:	de bf       	out	0x3e, r29	; 62
    3204:	df 91       	pop	r29
    3206:	cf 91       	pop	r28
    3208:	08 95       	ret

0000320a <_ZN4leds5blinkE7Blink_tb>:
	bool isRed;
	bool isGreen;
	bool isBoth;	

void leds::blink(Blink_t blinkMode, bool resetTimeout)
{
    320a:	cf 93       	push	r28
    320c:	df 93       	push	r29
    320e:	cd b7       	in	r28, 0x3d	; 61
    3210:	de b7       	in	r29, 0x3e	; 62
    3212:	25 97       	sbiw	r28, 0x05	; 5
    3214:	cd bf       	out	0x3d, r28	; 61
    3216:	de bf       	out	0x3e, r29	; 62
    3218:	89 83       	std	Y+1, r24	; 0x01
    321a:	9a 83       	std	Y+2, r25	; 0x02
    321c:	6b 83       	std	Y+3, r22	; 0x03
    321e:	7c 83       	std	Y+4, r23	; 0x04
    3220:	4d 83       	std	Y+5, r20	; 0x05
	if(resetTimeout)
    3222:	8d 81       	ldd	r24, Y+5	; 0x05
    3224:	88 23       	and	r24, r24
    3226:	61 f0       	breq	.+24     	; 0x3240 <_ZN4leds5blinkE7Blink_tb+0x36>
	{
		led_timeout_count = LED_TIMEOUT_DELAY;
    3228:	80 e6       	ldi	r24, 0x60	; 96
    322a:	9a ee       	ldi	r25, 0xEA	; 234
    322c:	a0 e0       	ldi	r26, 0x00	; 0
    322e:	b0 e0       	ldi	r27, 0x00	; 0
    3230:	80 93 1d 40 	sts	0x401D, r24	; 0x80401d <_ZL17led_timeout_count>
    3234:	90 93 1e 40 	sts	0x401E, r25	; 0x80401e <_ZL17led_timeout_count+0x1>
    3238:	a0 93 1f 40 	sts	0x401F, r26	; 0x80401f <_ZL17led_timeout_count+0x2>
    323c:	b0 93 20 40 	sts	0x4020, r27	; 0x804020 <_ZL17led_timeout_count+0x3>
	}
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
    3240:	80 91 1d 40 	lds	r24, 0x401D	; 0x80401d <_ZL17led_timeout_count>
    3244:	90 91 1e 40 	lds	r25, 0x401E	; 0x80401e <_ZL17led_timeout_count+0x1>
    3248:	a0 91 1f 40 	lds	r26, 0x401F	; 0x80401f <_ZL17led_timeout_count+0x2>
    324c:	b0 91 20 40 	lds	r27, 0x4020	; 0x804020 <_ZL17led_timeout_count+0x3>
    3250:	89 2b       	or	r24, r25
    3252:	8a 2b       	or	r24, r26
    3254:	8b 2b       	or	r24, r27
    3256:	31 f4       	brne	.+12     	; 0x3264 <_ZN4leds5blinkE7Blink_tb+0x5a>
    3258:	8b 81       	ldd	r24, Y+3	; 0x03
    325a:	9c 81       	ldd	r25, Y+4	; 0x04
    325c:	89 2b       	or	r24, r25
    325e:	11 f0       	breq	.+4      	; 0x3264 <_ZN4leds5blinkE7Blink_tb+0x5a>
    3260:	81 e0       	ldi	r24, 0x01	; 1
    3262:	01 c0       	rjmp	.+2      	; 0x3266 <_ZN4leds5blinkE7Blink_tb+0x5c>
    3264:	80 e0       	ldi	r24, 0x00	; 0
    3266:	88 23       	and	r24, r24
    3268:	09 f0       	breq	.+2      	; 0x326c <_ZN4leds5blinkE7Blink_tb+0x62>
    326a:	46 c2       	rjmp	.+1164   	; 0x36f8 <_ZN4leds5blinkE7Blink_tb+0x4ee>
	
	isRed = ((blinkMode == LEDS_RED_OFF) || (blinkMode == LEDS_RED_BLINK_FAST) || (blinkMode == LEDS_RED_BLINK_SLOW) || (blinkMode == LEDS_RED_ON_CONSTANT));
    326c:	8b 81       	ldd	r24, Y+3	; 0x03
    326e:	9c 81       	ldd	r25, Y+4	; 0x04
    3270:	01 97       	sbiw	r24, 0x01	; 1
    3272:	61 f0       	breq	.+24     	; 0x328c <_ZN4leds5blinkE7Blink_tb+0x82>
    3274:	8b 81       	ldd	r24, Y+3	; 0x03
    3276:	9c 81       	ldd	r25, Y+4	; 0x04
    3278:	03 97       	sbiw	r24, 0x03	; 3
    327a:	41 f0       	breq	.+16     	; 0x328c <_ZN4leds5blinkE7Blink_tb+0x82>
    327c:	8b 81       	ldd	r24, Y+3	; 0x03
    327e:	9c 81       	ldd	r25, Y+4	; 0x04
    3280:	04 97       	sbiw	r24, 0x04	; 4
    3282:	21 f0       	breq	.+8      	; 0x328c <_ZN4leds5blinkE7Blink_tb+0x82>
    3284:	8b 81       	ldd	r24, Y+3	; 0x03
    3286:	9c 81       	ldd	r25, Y+4	; 0x04
    3288:	07 97       	sbiw	r24, 0x07	; 7
    328a:	11 f4       	brne	.+4      	; 0x3290 <_ZN4leds5blinkE7Blink_tb+0x86>
    328c:	81 e0       	ldi	r24, 0x01	; 1
    328e:	01 c0       	rjmp	.+2      	; 0x3292 <_ZN4leds5blinkE7Blink_tb+0x88>
    3290:	80 e0       	ldi	r24, 0x00	; 0
    3292:	80 93 10 41 	sts	0x4110, r24	; 0x804110 <isRed>
	isGreen = ((blinkMode == LEDS_GREEN_OFF) || (blinkMode == LEDS_GREEN_BLINK_FAST) || (blinkMode == LEDS_GREEN_BLINK_SLOW) || (blinkMode == LEDS_GREEN_ON_CONSTANT));
    3296:	8b 81       	ldd	r24, Y+3	; 0x03
    3298:	9c 81       	ldd	r25, Y+4	; 0x04
    329a:	02 97       	sbiw	r24, 0x02	; 2
    329c:	61 f0       	breq	.+24     	; 0x32b6 <_ZN4leds5blinkE7Blink_tb+0xac>
    329e:	8b 81       	ldd	r24, Y+3	; 0x03
    32a0:	9c 81       	ldd	r25, Y+4	; 0x04
    32a2:	05 97       	sbiw	r24, 0x05	; 5
    32a4:	41 f0       	breq	.+16     	; 0x32b6 <_ZN4leds5blinkE7Blink_tb+0xac>
    32a6:	8b 81       	ldd	r24, Y+3	; 0x03
    32a8:	9c 81       	ldd	r25, Y+4	; 0x04
    32aa:	06 97       	sbiw	r24, 0x06	; 6
    32ac:	21 f0       	breq	.+8      	; 0x32b6 <_ZN4leds5blinkE7Blink_tb+0xac>
    32ae:	8b 81       	ldd	r24, Y+3	; 0x03
    32b0:	9c 81       	ldd	r25, Y+4	; 0x04
    32b2:	08 97       	sbiw	r24, 0x08	; 8
    32b4:	11 f4       	brne	.+4      	; 0x32ba <_ZN4leds5blinkE7Blink_tb+0xb0>
    32b6:	81 e0       	ldi	r24, 0x01	; 1
    32b8:	01 c0       	rjmp	.+2      	; 0x32bc <_ZN4leds5blinkE7Blink_tb+0xb2>
    32ba:	80 e0       	ldi	r24, 0x00	; 0
    32bc:	80 93 11 41 	sts	0x4111, r24	; 0x804111 <isGreen>
	isBoth = !isRed && !isGreen;	
    32c0:	90 91 10 41 	lds	r25, 0x4110	; 0x804110 <isRed>
    32c4:	81 e0       	ldi	r24, 0x01	; 1
    32c6:	89 27       	eor	r24, r25
    32c8:	88 23       	and	r24, r24
    32ca:	41 f0       	breq	.+16     	; 0x32dc <_ZN4leds5blinkE7Blink_tb+0xd2>
    32cc:	90 91 11 41 	lds	r25, 0x4111	; 0x804111 <isGreen>
    32d0:	81 e0       	ldi	r24, 0x01	; 1
    32d2:	89 27       	eor	r24, r25
    32d4:	88 23       	and	r24, r24
    32d6:	11 f0       	breq	.+4      	; 0x32dc <_ZN4leds5blinkE7Blink_tb+0xd2>
    32d8:	81 e0       	ldi	r24, 0x01	; 1
    32da:	01 c0       	rjmp	.+2      	; 0x32de <_ZN4leds5blinkE7Blink_tb+0xd4>
    32dc:	80 e0       	ldi	r24, 0x00	; 0
    32de:	80 93 12 41 	sts	0x4112, r24	; 0x804112 <isBoth>
		
	if((isRed && (blinkMode != lastRedBlinkSetting)) || (isGreen && (blinkMode != lastGreenBlinkSetting)) || (isBoth && (blinkMode != lastBothBlinkSetting)))
    32e2:	80 91 10 41 	lds	r24, 0x4110	; 0x804110 <isRed>
    32e6:	88 23       	and	r24, r24
    32e8:	49 f0       	breq	.+18     	; 0x32fc <_ZN4leds5blinkE7Blink_tb+0xf2>
    32ea:	80 91 fc 40 	lds	r24, 0x40FC	; 0x8040fc <_ZL19lastRedBlinkSetting>
    32ee:	90 91 fd 40 	lds	r25, 0x40FD	; 0x8040fd <_ZL19lastRedBlinkSetting+0x1>
    32f2:	2b 81       	ldd	r18, Y+3	; 0x03
    32f4:	3c 81       	ldd	r19, Y+4	; 0x04
    32f6:	28 17       	cp	r18, r24
    32f8:	39 07       	cpc	r19, r25
    32fa:	d1 f4       	brne	.+52     	; 0x3330 <_ZN4leds5blinkE7Blink_tb+0x126>
    32fc:	80 91 11 41 	lds	r24, 0x4111	; 0x804111 <isGreen>
    3300:	88 23       	and	r24, r24
    3302:	49 f0       	breq	.+18     	; 0x3316 <_ZN4leds5blinkE7Blink_tb+0x10c>
    3304:	80 91 fe 40 	lds	r24, 0x40FE	; 0x8040fe <_ZL21lastGreenBlinkSetting>
    3308:	90 91 ff 40 	lds	r25, 0x40FF	; 0x8040ff <_ZL21lastGreenBlinkSetting+0x1>
    330c:	2b 81       	ldd	r18, Y+3	; 0x03
    330e:	3c 81       	ldd	r19, Y+4	; 0x04
    3310:	28 17       	cp	r18, r24
    3312:	39 07       	cpc	r19, r25
    3314:	69 f4       	brne	.+26     	; 0x3330 <_ZN4leds5blinkE7Blink_tb+0x126>
    3316:	80 91 12 41 	lds	r24, 0x4112	; 0x804112 <isBoth>
    331a:	88 23       	and	r24, r24
    331c:	59 f0       	breq	.+22     	; 0x3334 <_ZN4leds5blinkE7Blink_tb+0x12a>
    331e:	80 91 00 41 	lds	r24, 0x4100	; 0x804100 <_ZL20lastBothBlinkSetting>
    3322:	90 91 01 41 	lds	r25, 0x4101	; 0x804101 <_ZL20lastBothBlinkSetting+0x1>
    3326:	2b 81       	ldd	r18, Y+3	; 0x03
    3328:	3c 81       	ldd	r19, Y+4	; 0x04
    332a:	28 17       	cp	r18, r24
    332c:	39 07       	cpc	r19, r25
    332e:	11 f0       	breq	.+4      	; 0x3334 <_ZN4leds5blinkE7Blink_tb+0x12a>
    3330:	81 e0       	ldi	r24, 0x01	; 1
    3332:	01 c0       	rjmp	.+2      	; 0x3336 <_ZN4leds5blinkE7Blink_tb+0x12c>
    3334:	80 e0       	ldi	r24, 0x00	; 0
    3336:	88 23       	and	r24, r24
    3338:	09 f4       	brne	.+2      	; 0x333c <_ZN4leds5blinkE7Blink_tb+0x132>
    333a:	c1 c1       	rjmp	.+898    	; 0x36be <_ZN4leds5blinkE7Blink_tb+0x4b4>
	{
		TCB3.INTCTRL &= ~TCB_CAPT_bm;   /* Capture or Timeout: disabled */
    333c:	80 e3       	ldi	r24, 0x30	; 48
    333e:	9b e0       	ldi	r25, 0x0B	; 11
    3340:	fc 01       	movw	r30, r24
    3342:	25 81       	ldd	r18, Z+5	; 0x05
    3344:	80 e3       	ldi	r24, 0x30	; 48
    3346:	9b e0       	ldi	r25, 0x0B	; 11
    3348:	2e 7f       	andi	r18, 0xFE	; 254
    334a:	fc 01       	movw	r30, r24
    334c:	25 83       	std	Z+5, r18	; 0x05

		switch(blinkMode)
    334e:	8b 81       	ldd	r24, Y+3	; 0x03
    3350:	9c 81       	ldd	r25, Y+4	; 0x04
    3352:	cc 01       	movw	r24, r24
    3354:	a0 e0       	ldi	r26, 0x00	; 0
    3356:	b0 e0       	ldi	r27, 0x00	; 0
    3358:	8d 30       	cpi	r24, 0x0D	; 13
    335a:	91 05       	cpc	r25, r1
    335c:	a1 05       	cpc	r26, r1
    335e:	b1 05       	cpc	r27, r1
    3360:	08 f0       	brcs	.+2      	; 0x3364 <_ZN4leds5blinkE7Blink_tb+0x15a>
    3362:	a3 c1       	rjmp	.+838    	; 0x36aa <_ZN4leds5blinkE7Blink_tb+0x4a0>
    3364:	89 54       	subi	r24, 0x49	; 73
    3366:	96 4e       	sbci	r25, 0xE6	; 230
    3368:	fc 01       	movw	r30, r24
    336a:	0c 94 18 2c 	jmp	0x5830	; 0x5830 <__tablejump2__>
    336e:	c4 19       	sub	r28, r4
    3370:	d7 19       	sub	r29, r7
    3372:	e1 19       	sub	r30, r1
    3374:	eb 19       	sub	r30, r11
    3376:	1f 1a       	sub	r1, r31
    3378:	05 1a       	sub	r0, r21
    337a:	39 1a       	sub	r3, r25
    337c:	25 1b       	sub	r18, r21
    337e:	3d 1b       	sub	r19, r29
    3380:	f2 1a       	sub	r15, r18
    3382:	bf 1a       	sub	r11, r31
    3384:	89 1a       	sub	r8, r25
    3386:	53 1a       	sub	r5, r19
		{
			case LEDS_OFF:
			{
				red_blink_count = 0;
    3388:	10 92 0a 41 	sts	0x410A, r1	; 0x80410a <_ZL15red_blink_count>
    338c:	10 92 0b 41 	sts	0x410B, r1	; 0x80410b <_ZL15red_blink_count+0x1>
				green_blink_count = 0;
    3390:	10 92 0c 41 	sts	0x410C, r1	; 0x80410c <_ZL17green_blink_count>
    3394:	10 92 0d 41 	sts	0x410D, r1	; 0x80410d <_ZL17green_blink_count+0x1>
				LED_set_RED_level(OFF);
    3398:	80 e0       	ldi	r24, 0x00	; 0
    339a:	0e 94 73 16 	call	0x2ce6	; 0x2ce6 <_ZL17LED_set_RED_levelb>
				LED_set_GREEN_level(OFF);
    339e:	80 e0       	ldi	r24, 0x00	; 0
    33a0:	0e 94 82 16 	call	0x2d04	; 0x2d04 <_ZL19LED_set_GREEN_levelb>
				red_led_configured = false;
    33a4:	10 92 0e 41 	sts	0x410E, r1	; 0x80410e <_ZL18red_led_configured>
				green_led_configured = false;
    33a8:	10 92 0f 41 	sts	0x410F, r1	; 0x80410f <_ZL20green_led_configured>
			}
			break;
    33ac:	7f c1       	rjmp	.+766    	; 0x36ac <_ZN4leds5blinkE7Blink_tb+0x4a2>
			
			case LEDS_RED_OFF:
			{
				LED_set_RED_level(OFF);
    33ae:	80 e0       	ldi	r24, 0x00	; 0
    33b0:	0e 94 73 16 	call	0x2ce6	; 0x2ce6 <_ZL17LED_set_RED_levelb>
				red_blink_count = 0;
    33b4:	10 92 0a 41 	sts	0x410A, r1	; 0x80410a <_ZL15red_blink_count>
    33b8:	10 92 0b 41 	sts	0x410B, r1	; 0x80410b <_ZL15red_blink_count+0x1>
				red_led_configured = false;
    33bc:	10 92 0e 41 	sts	0x410E, r1	; 0x80410e <_ZL18red_led_configured>
			}
			break;
    33c0:	75 c1       	rjmp	.+746    	; 0x36ac <_ZN4leds5blinkE7Blink_tb+0x4a2>
			
			case LEDS_GREEN_OFF:
			{
				LED_set_GREEN_level(OFF);
    33c2:	80 e0       	ldi	r24, 0x00	; 0
    33c4:	0e 94 82 16 	call	0x2d04	; 0x2d04 <_ZL19LED_set_GREEN_levelb>
				green_blink_count = 0;
    33c8:	10 92 0c 41 	sts	0x410C, r1	; 0x80410c <_ZL17green_blink_count>
    33cc:	10 92 0d 41 	sts	0x410D, r1	; 0x80410d <_ZL17green_blink_count+0x1>
				green_led_configured = false;
    33d0:	10 92 0f 41 	sts	0x410F, r1	; 0x80410f <_ZL20green_led_configured>
			}
			break;
    33d4:	6b c1       	rjmp	.+726    	; 0x36ac <_ZN4leds5blinkE7Blink_tb+0x4a2>
			
			case LEDS_RED_BLINK_FAST:
			{
				red_blink_on_period = BRIEF_ON;
    33d6:	8f e0       	ldi	r24, 0x0F	; 15
    33d8:	90 e0       	ldi	r25, 0x00	; 0
    33da:	80 93 02 41 	sts	0x4102, r24	; 0x804102 <_ZL19red_blink_on_period>
    33de:	90 93 03 41 	sts	0x4103, r25	; 0x804103 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = BRIEF_OFF;
    33e2:	82 e3       	ldi	r24, 0x32	; 50
    33e4:	90 e0       	ldi	r25, 0x00	; 0
    33e6:	80 93 04 41 	sts	0x4104, r24	; 0x804104 <_ZL20red_blink_off_period>
    33ea:	90 93 05 41 	sts	0x4105, r25	; 0x804105 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;	
    33ee:	80 91 02 41 	lds	r24, 0x4102	; 0x804102 <_ZL19red_blink_on_period>
    33f2:	90 91 03 41 	lds	r25, 0x4103	; 0x804103 <_ZL19red_blink_on_period+0x1>
    33f6:	80 93 0a 41 	sts	0x410A, r24	; 0x80410a <_ZL15red_blink_count>
    33fa:	90 93 0b 41 	sts	0x410B, r25	; 0x80410b <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    33fe:	81 e0       	ldi	r24, 0x01	; 1
    3400:	80 93 0e 41 	sts	0x410E, r24	; 0x80410e <_ZL18red_led_configured>
				timer_red_blink_inhibit = false; /* Enable timer LED control */
    3404:	10 92 fa 40 	sts	0x40FA, r1	; 0x8040fa <_ZL23timer_red_blink_inhibit>
			}
			break;
    3408:	51 c1       	rjmp	.+674    	; 0x36ac <_ZN4leds5blinkE7Blink_tb+0x4a2>
			
			case LEDS_GREEN_BLINK_FAST:
			{
				green_blink_on_period = BRIEF_ON;
    340a:	8f e0       	ldi	r24, 0x0F	; 15
    340c:	90 e0       	ldi	r25, 0x00	; 0
    340e:	80 93 06 41 	sts	0x4106, r24	; 0x804106 <_ZL21green_blink_on_period>
    3412:	90 93 07 41 	sts	0x4107, r25	; 0x804107 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = BRIEF_OFF;	
    3416:	82 e3       	ldi	r24, 0x32	; 50
    3418:	90 e0       	ldi	r25, 0x00	; 0
    341a:	80 93 08 41 	sts	0x4108, r24	; 0x804108 <_ZL22green_blink_off_period>
    341e:	90 93 09 41 	sts	0x4109, r25	; 0x804109 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    3422:	80 91 06 41 	lds	r24, 0x4106	; 0x804106 <_ZL21green_blink_on_period>
    3426:	90 91 07 41 	lds	r25, 0x4107	; 0x804107 <_ZL21green_blink_on_period+0x1>
    342a:	80 93 0c 41 	sts	0x410C, r24	; 0x80410c <_ZL17green_blink_count>
    342e:	90 93 0d 41 	sts	0x410D, r25	; 0x80410d <_ZL17green_blink_count+0x1>
				green_led_configured = true;			
    3432:	81 e0       	ldi	r24, 0x01	; 1
    3434:	80 93 0f 41 	sts	0x410F, r24	; 0x80410f <_ZL20green_led_configured>
				timer_green_blink_inhibit = false; /* Enable timer LED control */
    3438:	10 92 fb 40 	sts	0x40FB, r1	; 0x8040fb <_ZL25timer_green_blink_inhibit>
			}
			break;
    343c:	37 c1       	rjmp	.+622    	; 0x36ac <_ZN4leds5blinkE7Blink_tb+0x4a2>
			
			case LEDS_RED_BLINK_SLOW:
			{
				red_blink_on_period = SLOW_ON;
    343e:	89 e1       	ldi	r24, 0x19	; 25
    3440:	90 e0       	ldi	r25, 0x00	; 0
    3442:	80 93 02 41 	sts	0x4102, r24	; 0x804102 <_ZL19red_blink_on_period>
    3446:	90 93 03 41 	sts	0x4103, r25	; 0x804103 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = SLOW_OFF;
    344a:	84 ef       	ldi	r24, 0xF4	; 244
    344c:	91 e0       	ldi	r25, 0x01	; 1
    344e:	80 93 04 41 	sts	0x4104, r24	; 0x804104 <_ZL20red_blink_off_period>
    3452:	90 93 05 41 	sts	0x4105, r25	; 0x804105 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    3456:	80 91 02 41 	lds	r24, 0x4102	; 0x804102 <_ZL19red_blink_on_period>
    345a:	90 91 03 41 	lds	r25, 0x4103	; 0x804103 <_ZL19red_blink_on_period+0x1>
    345e:	80 93 0a 41 	sts	0x410A, r24	; 0x80410a <_ZL15red_blink_count>
    3462:	90 93 0b 41 	sts	0x410B, r25	; 0x80410b <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    3466:	81 e0       	ldi	r24, 0x01	; 1
    3468:	80 93 0e 41 	sts	0x410E, r24	; 0x80410e <_ZL18red_led_configured>
				timer_red_blink_inhibit = false; /* Enable timer LED control */
    346c:	10 92 fa 40 	sts	0x40FA, r1	; 0x8040fa <_ZL23timer_red_blink_inhibit>
			}
			break;
    3470:	1d c1       	rjmp	.+570    	; 0x36ac <_ZN4leds5blinkE7Blink_tb+0x4a2>
			
			case LEDS_GREEN_BLINK_SLOW:
			{
				green_blink_on_period = SLOW_ON;
    3472:	89 e1       	ldi	r24, 0x19	; 25
    3474:	90 e0       	ldi	r25, 0x00	; 0
    3476:	80 93 06 41 	sts	0x4106, r24	; 0x804106 <_ZL21green_blink_on_period>
    347a:	90 93 07 41 	sts	0x4107, r25	; 0x804107 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = SLOW_OFF;	
    347e:	84 ef       	ldi	r24, 0xF4	; 244
    3480:	91 e0       	ldi	r25, 0x01	; 1
    3482:	80 93 08 41 	sts	0x4108, r24	; 0x804108 <_ZL22green_blink_off_period>
    3486:	90 93 09 41 	sts	0x4109, r25	; 0x804109 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    348a:	80 91 06 41 	lds	r24, 0x4106	; 0x804106 <_ZL21green_blink_on_period>
    348e:	90 91 07 41 	lds	r25, 0x4107	; 0x804107 <_ZL21green_blink_on_period+0x1>
    3492:	80 93 0c 41 	sts	0x410C, r24	; 0x80410c <_ZL17green_blink_count>
    3496:	90 93 0d 41 	sts	0x410D, r25	; 0x80410d <_ZL17green_blink_count+0x1>
				green_led_configured = true;			
    349a:	81 e0       	ldi	r24, 0x01	; 1
    349c:	80 93 0f 41 	sts	0x410F, r24	; 0x80410f <_ZL20green_led_configured>
				timer_green_blink_inhibit = false; /* Enable timer LED control */
    34a0:	10 92 fb 40 	sts	0x40FB, r1	; 0x8040fb <_ZL25timer_green_blink_inhibit>
			}
			break;
    34a4:	03 c1       	rjmp	.+518    	; 0x36ac <_ZN4leds5blinkE7Blink_tb+0x4a2>
			
			case LEDS_RED_THEN_GREEN_BLINK_SLOW:
			{
				green_blink_on_period = SLOW_ON;
    34a6:	89 e1       	ldi	r24, 0x19	; 25
    34a8:	90 e0       	ldi	r25, 0x00	; 0
    34aa:	80 93 06 41 	sts	0x4106, r24	; 0x804106 <_ZL21green_blink_on_period>
    34ae:	90 93 07 41 	sts	0x4107, r25	; 0x804107 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = SLOW_OFF;	
    34b2:	84 ef       	ldi	r24, 0xF4	; 244
    34b4:	91 e0       	ldi	r25, 0x01	; 1
    34b6:	80 93 08 41 	sts	0x4108, r24	; 0x804108 <_ZL22green_blink_off_period>
    34ba:	90 93 09 41 	sts	0x4109, r25	; 0x804109 <_ZL22green_blink_off_period+0x1>
				green_blink_count = -green_blink_on_period;			
    34be:	80 91 06 41 	lds	r24, 0x4106	; 0x804106 <_ZL21green_blink_on_period>
    34c2:	90 91 07 41 	lds	r25, 0x4107	; 0x804107 <_ZL21green_blink_on_period+0x1>
    34c6:	91 95       	neg	r25
    34c8:	81 95       	neg	r24
    34ca:	91 09       	sbc	r25, r1
    34cc:	80 93 0c 41 	sts	0x410C, r24	; 0x80410c <_ZL17green_blink_count>
    34d0:	90 93 0d 41 	sts	0x410D, r25	; 0x80410d <_ZL17green_blink_count+0x1>
				red_blink_on_period = SLOW_ON;
    34d4:	89 e1       	ldi	r24, 0x19	; 25
    34d6:	90 e0       	ldi	r25, 0x00	; 0
    34d8:	80 93 02 41 	sts	0x4102, r24	; 0x804102 <_ZL19red_blink_on_period>
    34dc:	90 93 03 41 	sts	0x4103, r25	; 0x804103 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = SLOW_OFF;
    34e0:	84 ef       	ldi	r24, 0xF4	; 244
    34e2:	91 e0       	ldi	r25, 0x01	; 1
    34e4:	80 93 04 41 	sts	0x4104, r24	; 0x804104 <_ZL20red_blink_off_period>
    34e8:	90 93 05 41 	sts	0x4105, r25	; 0x804105 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    34ec:	80 91 02 41 	lds	r24, 0x4102	; 0x804102 <_ZL19red_blink_on_period>
    34f0:	90 91 03 41 	lds	r25, 0x4103	; 0x804103 <_ZL19red_blink_on_period+0x1>
    34f4:	80 93 0a 41 	sts	0x410A, r24	; 0x80410a <_ZL15red_blink_count>
    34f8:	90 93 0b 41 	sts	0x410B, r25	; 0x80410b <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    34fc:	81 e0       	ldi	r24, 0x01	; 1
    34fe:	80 93 0e 41 	sts	0x410E, r24	; 0x80410e <_ZL18red_led_configured>
				green_led_configured = true;			
    3502:	81 e0       	ldi	r24, 0x01	; 1
    3504:	80 93 0f 41 	sts	0x410F, r24	; 0x80410f <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    3508:	10 92 fb 40 	sts	0x40FB, r1	; 0x8040fb <_ZL25timer_green_blink_inhibit>
    350c:	10 92 fa 40 	sts	0x40FA, r1	; 0x8040fa <_ZL23timer_red_blink_inhibit>
			}
			break;
    3510:	cd c0       	rjmp	.+410    	; 0x36ac <_ZN4leds5blinkE7Blink_tb+0x4a2>
			
			case LEDS_RED_THEN_GREEN_BLINK_FAST:
			{
				green_blink_on_period = FAST_ON;
    3512:	89 e1       	ldi	r24, 0x19	; 25
    3514:	90 e0       	ldi	r25, 0x00	; 0
    3516:	80 93 06 41 	sts	0x4106, r24	; 0x804106 <_ZL21green_blink_on_period>
    351a:	90 93 07 41 	sts	0x4107, r25	; 0x804107 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = FAST_OFF;	
    351e:	89 e1       	ldi	r24, 0x19	; 25
    3520:	90 e0       	ldi	r25, 0x00	; 0
    3522:	80 93 08 41 	sts	0x4108, r24	; 0x804108 <_ZL22green_blink_off_period>
    3526:	90 93 09 41 	sts	0x4109, r25	; 0x804109 <_ZL22green_blink_off_period+0x1>
				green_blink_count = -green_blink_on_period;			
    352a:	80 91 06 41 	lds	r24, 0x4106	; 0x804106 <_ZL21green_blink_on_period>
    352e:	90 91 07 41 	lds	r25, 0x4107	; 0x804107 <_ZL21green_blink_on_period+0x1>
    3532:	91 95       	neg	r25
    3534:	81 95       	neg	r24
    3536:	91 09       	sbc	r25, r1
    3538:	80 93 0c 41 	sts	0x410C, r24	; 0x80410c <_ZL17green_blink_count>
    353c:	90 93 0d 41 	sts	0x410D, r25	; 0x80410d <_ZL17green_blink_count+0x1>
				red_blink_on_period = FAST_ON;
    3540:	89 e1       	ldi	r24, 0x19	; 25
    3542:	90 e0       	ldi	r25, 0x00	; 0
    3544:	80 93 02 41 	sts	0x4102, r24	; 0x804102 <_ZL19red_blink_on_period>
    3548:	90 93 03 41 	sts	0x4103, r25	; 0x804103 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = FAST_OFF;
    354c:	89 e1       	ldi	r24, 0x19	; 25
    354e:	90 e0       	ldi	r25, 0x00	; 0
    3550:	80 93 04 41 	sts	0x4104, r24	; 0x804104 <_ZL20red_blink_off_period>
    3554:	90 93 05 41 	sts	0x4105, r25	; 0x804105 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    3558:	80 91 02 41 	lds	r24, 0x4102	; 0x804102 <_ZL19red_blink_on_period>
    355c:	90 91 03 41 	lds	r25, 0x4103	; 0x804103 <_ZL19red_blink_on_period+0x1>
    3560:	80 93 0a 41 	sts	0x410A, r24	; 0x80410a <_ZL15red_blink_count>
    3564:	90 93 0b 41 	sts	0x410B, r25	; 0x80410b <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    3568:	81 e0       	ldi	r24, 0x01	; 1
    356a:	80 93 0e 41 	sts	0x410E, r24	; 0x80410e <_ZL18red_led_configured>
				green_led_configured = true;			
    356e:	81 e0       	ldi	r24, 0x01	; 1
    3570:	80 93 0f 41 	sts	0x410F, r24	; 0x80410f <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    3574:	10 92 fb 40 	sts	0x40FB, r1	; 0x8040fb <_ZL25timer_green_blink_inhibit>
    3578:	10 92 fa 40 	sts	0x40FA, r1	; 0x8040fa <_ZL23timer_red_blink_inhibit>
			}
			break;
    357c:	97 c0       	rjmp	.+302    	; 0x36ac <_ZN4leds5blinkE7Blink_tb+0x4a2>
			
			case LEDS_RED_AND_GREEN_BLINK_SLOW:
			{
				green_blink_on_period = SLOW_ON;
    357e:	89 e1       	ldi	r24, 0x19	; 25
    3580:	90 e0       	ldi	r25, 0x00	; 0
    3582:	80 93 06 41 	sts	0x4106, r24	; 0x804106 <_ZL21green_blink_on_period>
    3586:	90 93 07 41 	sts	0x4107, r25	; 0x804107 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = SLOW_OFF;	
    358a:	84 ef       	ldi	r24, 0xF4	; 244
    358c:	91 e0       	ldi	r25, 0x01	; 1
    358e:	80 93 08 41 	sts	0x4108, r24	; 0x804108 <_ZL22green_blink_off_period>
    3592:	90 93 09 41 	sts	0x4109, r25	; 0x804109 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    3596:	80 91 06 41 	lds	r24, 0x4106	; 0x804106 <_ZL21green_blink_on_period>
    359a:	90 91 07 41 	lds	r25, 0x4107	; 0x804107 <_ZL21green_blink_on_period+0x1>
    359e:	80 93 0c 41 	sts	0x410C, r24	; 0x80410c <_ZL17green_blink_count>
    35a2:	90 93 0d 41 	sts	0x410D, r25	; 0x80410d <_ZL17green_blink_count+0x1>
				red_blink_on_period = SLOW_ON;
    35a6:	89 e1       	ldi	r24, 0x19	; 25
    35a8:	90 e0       	ldi	r25, 0x00	; 0
    35aa:	80 93 02 41 	sts	0x4102, r24	; 0x804102 <_ZL19red_blink_on_period>
    35ae:	90 93 03 41 	sts	0x4103, r25	; 0x804103 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = SLOW_OFF;
    35b2:	84 ef       	ldi	r24, 0xF4	; 244
    35b4:	91 e0       	ldi	r25, 0x01	; 1
    35b6:	80 93 04 41 	sts	0x4104, r24	; 0x804104 <_ZL20red_blink_off_period>
    35ba:	90 93 05 41 	sts	0x4105, r25	; 0x804105 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    35be:	80 91 02 41 	lds	r24, 0x4102	; 0x804102 <_ZL19red_blink_on_period>
    35c2:	90 91 03 41 	lds	r25, 0x4103	; 0x804103 <_ZL19red_blink_on_period+0x1>
    35c6:	80 93 0a 41 	sts	0x410A, r24	; 0x80410a <_ZL15red_blink_count>
    35ca:	90 93 0b 41 	sts	0x410B, r25	; 0x80410b <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    35ce:	81 e0       	ldi	r24, 0x01	; 1
    35d0:	80 93 0e 41 	sts	0x410E, r24	; 0x80410e <_ZL18red_led_configured>
				green_led_configured = true;			
    35d4:	81 e0       	ldi	r24, 0x01	; 1
    35d6:	80 93 0f 41 	sts	0x410F, r24	; 0x80410f <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    35da:	10 92 fb 40 	sts	0x40FB, r1	; 0x8040fb <_ZL25timer_green_blink_inhibit>
    35de:	10 92 fa 40 	sts	0x40FA, r1	; 0x8040fa <_ZL23timer_red_blink_inhibit>
			}
			break;
    35e2:	64 c0       	rjmp	.+200    	; 0x36ac <_ZN4leds5blinkE7Blink_tb+0x4a2>
			
			case LEDS_RED_AND_GREEN_BLINK_FAST:
			{
				green_blink_on_period = FAST_ON;
    35e4:	89 e1       	ldi	r24, 0x19	; 25
    35e6:	90 e0       	ldi	r25, 0x00	; 0
    35e8:	80 93 06 41 	sts	0x4106, r24	; 0x804106 <_ZL21green_blink_on_period>
    35ec:	90 93 07 41 	sts	0x4107, r25	; 0x804107 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = FAST_OFF;	
    35f0:	89 e1       	ldi	r24, 0x19	; 25
    35f2:	90 e0       	ldi	r25, 0x00	; 0
    35f4:	80 93 08 41 	sts	0x4108, r24	; 0x804108 <_ZL22green_blink_off_period>
    35f8:	90 93 09 41 	sts	0x4109, r25	; 0x804109 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    35fc:	80 91 06 41 	lds	r24, 0x4106	; 0x804106 <_ZL21green_blink_on_period>
    3600:	90 91 07 41 	lds	r25, 0x4107	; 0x804107 <_ZL21green_blink_on_period+0x1>
    3604:	80 93 0c 41 	sts	0x410C, r24	; 0x80410c <_ZL17green_blink_count>
    3608:	90 93 0d 41 	sts	0x410D, r25	; 0x80410d <_ZL17green_blink_count+0x1>
				red_blink_on_period = FAST_ON;
    360c:	89 e1       	ldi	r24, 0x19	; 25
    360e:	90 e0       	ldi	r25, 0x00	; 0
    3610:	80 93 02 41 	sts	0x4102, r24	; 0x804102 <_ZL19red_blink_on_period>
    3614:	90 93 03 41 	sts	0x4103, r25	; 0x804103 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = FAST_OFF;
    3618:	89 e1       	ldi	r24, 0x19	; 25
    361a:	90 e0       	ldi	r25, 0x00	; 0
    361c:	80 93 04 41 	sts	0x4104, r24	; 0x804104 <_ZL20red_blink_off_period>
    3620:	90 93 05 41 	sts	0x4105, r25	; 0x804105 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    3624:	80 91 02 41 	lds	r24, 0x4102	; 0x804102 <_ZL19red_blink_on_period>
    3628:	90 91 03 41 	lds	r25, 0x4103	; 0x804103 <_ZL19red_blink_on_period+0x1>
    362c:	80 93 0a 41 	sts	0x410A, r24	; 0x80410a <_ZL15red_blink_count>
    3630:	90 93 0b 41 	sts	0x410B, r25	; 0x80410b <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    3634:	81 e0       	ldi	r24, 0x01	; 1
    3636:	80 93 0e 41 	sts	0x410E, r24	; 0x80410e <_ZL18red_led_configured>
				green_led_configured = true;			
    363a:	81 e0       	ldi	r24, 0x01	; 1
    363c:	80 93 0f 41 	sts	0x410F, r24	; 0x80410f <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    3640:	10 92 fb 40 	sts	0x40FB, r1	; 0x8040fb <_ZL25timer_green_blink_inhibit>
    3644:	10 92 fa 40 	sts	0x40FA, r1	; 0x8040fa <_ZL23timer_red_blink_inhibit>
			}
			break;
    3648:	31 c0       	rjmp	.+98     	; 0x36ac <_ZN4leds5blinkE7Blink_tb+0x4a2>
			
			case LEDS_RED_ON_CONSTANT:
			{
				red_blink_on_period = SLOW_ON;
    364a:	89 e1       	ldi	r24, 0x19	; 25
    364c:	90 e0       	ldi	r25, 0x00	; 0
    364e:	80 93 02 41 	sts	0x4102, r24	; 0x804102 <_ZL19red_blink_on_period>
    3652:	90 93 03 41 	sts	0x4103, r25	; 0x804103 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = 0;
    3656:	10 92 04 41 	sts	0x4104, r1	; 0x804104 <_ZL20red_blink_off_period>
    365a:	10 92 05 41 	sts	0x4105, r1	; 0x804105 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;
    365e:	80 91 02 41 	lds	r24, 0x4102	; 0x804102 <_ZL19red_blink_on_period>
    3662:	90 91 03 41 	lds	r25, 0x4103	; 0x804103 <_ZL19red_blink_on_period+0x1>
    3666:	80 93 0a 41 	sts	0x410A, r24	; 0x80410a <_ZL15red_blink_count>
    366a:	90 93 0b 41 	sts	0x410B, r25	; 0x80410b <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    366e:	81 e0       	ldi	r24, 0x01	; 1
    3670:	80 93 0e 41 	sts	0x410E, r24	; 0x80410e <_ZL18red_led_configured>
				timer_red_blink_inhibit = false; /* Enable timer LED control */
    3674:	10 92 fa 40 	sts	0x40FA, r1	; 0x8040fa <_ZL23timer_red_blink_inhibit>
			}
			break;
    3678:	19 c0       	rjmp	.+50     	; 0x36ac <_ZN4leds5blinkE7Blink_tb+0x4a2>
			
			case LEDS_GREEN_ON_CONSTANT:
			{
				green_blink_on_period = SLOW_ON;
    367a:	89 e1       	ldi	r24, 0x19	; 25
    367c:	90 e0       	ldi	r25, 0x00	; 0
    367e:	80 93 06 41 	sts	0x4106, r24	; 0x804106 <_ZL21green_blink_on_period>
    3682:	90 93 07 41 	sts	0x4107, r25	; 0x804107 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = 0;
    3686:	10 92 08 41 	sts	0x4108, r1	; 0x804108 <_ZL22green_blink_off_period>
    368a:	10 92 09 41 	sts	0x4109, r1	; 0x804109 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;
    368e:	80 91 06 41 	lds	r24, 0x4106	; 0x804106 <_ZL21green_blink_on_period>
    3692:	90 91 07 41 	lds	r25, 0x4107	; 0x804107 <_ZL21green_blink_on_period+0x1>
    3696:	80 93 0c 41 	sts	0x410C, r24	; 0x80410c <_ZL17green_blink_count>
    369a:	90 93 0d 41 	sts	0x410D, r25	; 0x80410d <_ZL17green_blink_count+0x1>
				green_led_configured = true;			
    369e:	81 e0       	ldi	r24, 0x01	; 1
    36a0:	80 93 0f 41 	sts	0x410F, r24	; 0x80410f <_ZL20green_led_configured>
				timer_green_blink_inhibit = false; /* Enable timer LED control */
    36a4:	10 92 fb 40 	sts	0x40FB, r1	; 0x8040fb <_ZL25timer_green_blink_inhibit>
			}
			break;
    36a8:	01 c0       	rjmp	.+2      	; 0x36ac <_ZN4leds5blinkE7Blink_tb+0x4a2>
			
			default:
			{
				
			}
			break;
    36aa:	00 00       	nop
		}
		
		TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
    36ac:	80 e3       	ldi	r24, 0x30	; 48
    36ae:	9b e0       	ldi	r25, 0x0B	; 11
    36b0:	fc 01       	movw	r30, r24
    36b2:	25 81       	ldd	r18, Z+5	; 0x05
    36b4:	80 e3       	ldi	r24, 0x30	; 48
    36b6:	9b e0       	ldi	r25, 0x0B	; 11
    36b8:	21 60       	ori	r18, 0x01	; 1
    36ba:	fc 01       	movw	r30, r24
    36bc:	25 83       	std	Z+5, r18	; 0x05
	}
	
	if(isRed)
    36be:	80 91 10 41 	lds	r24, 0x4110	; 0x804110 <isRed>
    36c2:	88 23       	and	r24, r24
    36c4:	39 f0       	breq	.+14     	; 0x36d4 <_ZN4leds5blinkE7Blink_tb+0x4ca>
	{
		lastRedBlinkSetting = blinkMode;
    36c6:	8b 81       	ldd	r24, Y+3	; 0x03
    36c8:	9c 81       	ldd	r25, Y+4	; 0x04
    36ca:	80 93 fc 40 	sts	0x40FC, r24	; 0x8040fc <_ZL19lastRedBlinkSetting>
    36ce:	90 93 fd 40 	sts	0x40FD, r25	; 0x8040fd <_ZL19lastRedBlinkSetting+0x1>
    36d2:	13 c0       	rjmp	.+38     	; 0x36fa <_ZN4leds5blinkE7Blink_tb+0x4f0>
	}
	else if(isGreen)
    36d4:	80 91 11 41 	lds	r24, 0x4111	; 0x804111 <isGreen>
    36d8:	88 23       	and	r24, r24
    36da:	39 f0       	breq	.+14     	; 0x36ea <_ZN4leds5blinkE7Blink_tb+0x4e0>
	{
		lastGreenBlinkSetting = blinkMode;
    36dc:	8b 81       	ldd	r24, Y+3	; 0x03
    36de:	9c 81       	ldd	r25, Y+4	; 0x04
    36e0:	80 93 fe 40 	sts	0x40FE, r24	; 0x8040fe <_ZL21lastGreenBlinkSetting>
    36e4:	90 93 ff 40 	sts	0x40FF, r25	; 0x8040ff <_ZL21lastGreenBlinkSetting+0x1>
    36e8:	08 c0       	rjmp	.+16     	; 0x36fa <_ZN4leds5blinkE7Blink_tb+0x4f0>
	}
	else
	{
		lastBothBlinkSetting = blinkMode;
    36ea:	8b 81       	ldd	r24, Y+3	; 0x03
    36ec:	9c 81       	ldd	r25, Y+4	; 0x04
    36ee:	80 93 00 41 	sts	0x4100, r24	; 0x804100 <_ZL20lastBothBlinkSetting>
    36f2:	90 93 01 41 	sts	0x4101, r25	; 0x804101 <_ZL20lastBothBlinkSetting+0x1>
    36f6:	01 c0       	rjmp	.+2      	; 0x36fa <_ZN4leds5blinkE7Blink_tb+0x4f0>
	if(resetTimeout)
	{
		led_timeout_count = LED_TIMEOUT_DELAY;
	}
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
    36f8:	00 00       	nop
	}
	else
	{
		lastBothBlinkSetting = blinkMode;
	}
}
    36fa:	25 96       	adiw	r28, 0x05	; 5
    36fc:	cd bf       	out	0x3d, r28	; 61
    36fe:	de bf       	out	0x3e, r29	; 62
    3700:	df 91       	pop	r29
    3702:	cf 91       	pop	r28
    3704:	08 95       	ret

00003706 <protected_write_io>:
	PUBLIC_FUNCTION(protected_write_io)

#if defined(__GNUC__)
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
    3706:	1b be       	out	0x3b, r1	; 59
#endif
	movw    r30, r24                // Load addr into Z
    3708:	fc 01       	movw	r30, r24
	out     CCP, r22                // Start CCP handshake
    370a:	64 bf       	out	0x34, r22	; 52
	st      Z, r20                  // Write value to I/O register
    370c:	40 83       	st	Z, r20
	ret                             // Return to caller
    370e:	08 95       	ret

00003710 <ccp_write_io>:
}

uint16_t RTC_get_cal(void)
{
	return RTC.PER;
}
    3710:	cf 93       	push	r28
    3712:	df 93       	push	r29
    3714:	00 d0       	rcall	.+0      	; 0x3716 <ccp_write_io+0x6>
    3716:	1f 92       	push	r1
    3718:	cd b7       	in	r28, 0x3d	; 61
    371a:	de b7       	in	r29, 0x3e	; 62
    371c:	89 83       	std	Y+1, r24	; 0x01
    371e:	9a 83       	std	Y+2, r25	; 0x02
    3720:	6b 83       	std	Y+3, r22	; 0x03
    3722:	89 81       	ldd	r24, Y+1	; 0x01
    3724:	9a 81       	ldd	r25, Y+2	; 0x02
    3726:	4b 81       	ldd	r20, Y+3	; 0x03
    3728:	68 ed       	ldi	r22, 0xD8	; 216
    372a:	0e 94 83 1b 	call	0x3706	; 0x3706 <protected_write_io>
    372e:	00 00       	nop
    3730:	23 96       	adiw	r28, 0x03	; 3
    3732:	cd bf       	out	0x3d, r28	; 61
    3734:	de bf       	out	0x3e, r29	; 62
    3736:	df 91       	pop	r29
    3738:	cf 91       	pop	r28
    373a:	08 95       	ret

0000373c <_Z8RTC_initj>:
    373c:	cf 93       	push	r28
    373e:	df 93       	push	r29
    3740:	cd b7       	in	r28, 0x3d	; 61
    3742:	de b7       	in	r29, 0x3e	; 62
    3744:	28 97       	sbiw	r28, 0x08	; 8
    3746:	cd bf       	out	0x3d, r28	; 61
    3748:	de bf       	out	0x3e, r29	; 62
    374a:	8f 83       	std	Y+7, r24	; 0x07
    374c:	98 87       	std	Y+8, r25	; 0x08
    374e:	8f 81       	ldd	r24, Y+7	; 0x07
    3750:	98 85       	ldd	r25, Y+8	; 0x08
    3752:	80 93 21 40 	sts	0x4021, r24	; 0x804021 <g_clock_calibration>
    3756:	90 93 22 40 	sts	0x4022, r25	; 0x804022 <g_clock_calibration+0x1>
    375a:	60 e0       	ldi	r22, 0x00	; 0
    375c:	70 e0       	ldi	r23, 0x00	; 0
    375e:	cb 01       	movw	r24, r22
    3760:	0e 94 c7 28 	call	0x518e	; 0x518e <util_delay_ms>
    3764:	80 e4       	ldi	r24, 0x40	; 64
    3766:	91 e0       	ldi	r25, 0x01	; 1
    3768:	fc 01       	movw	r30, r24
    376a:	81 81       	ldd	r24, Z+1	; 0x01
    376c:	88 23       	and	r24, r24
    376e:	51 f0       	breq	.+20     	; 0x3784 <_Z8RTC_initj+0x48>
    3770:	64 ef       	ldi	r22, 0xF4	; 244
    3772:	71 e0       	ldi	r23, 0x01	; 1
    3774:	80 e0       	ldi	r24, 0x00	; 0
    3776:	90 e0       	ldi	r25, 0x00	; 0
    3778:	0e 94 c7 28 	call	0x518e	; 0x518e <util_delay_ms>
    377c:	88 23       	and	r24, r24
    377e:	11 f0       	breq	.+4      	; 0x3784 <_Z8RTC_initj+0x48>
    3780:	81 e0       	ldi	r24, 0x01	; 1
    3782:	01 c0       	rjmp	.+2      	; 0x3786 <_Z8RTC_initj+0x4a>
    3784:	80 e0       	ldi	r24, 0x00	; 0
    3786:	88 23       	and	r24, r24
    3788:	09 f0       	breq	.+2      	; 0x378c <_Z8RTC_initj+0x50>
    378a:	ec cf       	rjmp	.-40     	; 0x3764 <_Z8RTC_initj+0x28>
    378c:	80 e4       	ldi	r24, 0x40	; 64
    378e:	91 e0       	ldi	r25, 0x01	; 1
    3790:	fc 01       	movw	r30, r24
    3792:	14 86       	std	Z+12, r1	; 0x0c
    3794:	15 86       	std	Z+13, r1	; 0x0d
    3796:	80 e4       	ldi	r24, 0x40	; 64
    3798:	91 e0       	ldi	r25, 0x01	; 1
    379a:	fc 01       	movw	r30, r24
    379c:	10 86       	std	Z+8, r1	; 0x08
    379e:	11 86       	std	Z+9, r1	; 0x09
    37a0:	20 e4       	ldi	r18, 0x40	; 64
    37a2:	31 e0       	ldi	r19, 0x01	; 1
    37a4:	8f 81       	ldd	r24, Y+7	; 0x07
    37a6:	98 85       	ldd	r25, Y+8	; 0x08
    37a8:	89 83       	std	Y+1, r24	; 0x01
    37aa:	9a 83       	std	Y+2, r25	; 0x02
    37ac:	85 ef       	ldi	r24, 0xF5	; 245
    37ae:	9f e7       	ldi	r25, 0x7F	; 127
    37b0:	8b 83       	std	Y+3, r24	; 0x03
    37b2:	9c 83       	std	Y+4, r25	; 0x04
    37b4:	89 e0       	ldi	r24, 0x09	; 9
    37b6:	90 e8       	ldi	r25, 0x80	; 128
    37b8:	8d 83       	std	Y+5, r24	; 0x05
    37ba:	9e 83       	std	Y+6, r25	; 0x06
    37bc:	49 81       	ldd	r20, Y+1	; 0x01
    37be:	5a 81       	ldd	r21, Y+2	; 0x02
    37c0:	8d 81       	ldd	r24, Y+5	; 0x05
    37c2:	9e 81       	ldd	r25, Y+6	; 0x06
    37c4:	84 17       	cp	r24, r20
    37c6:	95 07       	cpc	r25, r21
    37c8:	68 f0       	brcs	.+26     	; 0x37e4 <_Z8RTC_initj+0xa8>
    37ca:	49 81       	ldd	r20, Y+1	; 0x01
    37cc:	5a 81       	ldd	r21, Y+2	; 0x02
    37ce:	8b 81       	ldd	r24, Y+3	; 0x03
    37d0:	9c 81       	ldd	r25, Y+4	; 0x04
    37d2:	48 17       	cp	r20, r24
    37d4:	59 07       	cpc	r21, r25
    37d6:	18 f4       	brcc	.+6      	; 0x37de <_Z8RTC_initj+0xa2>
    37d8:	8b 81       	ldd	r24, Y+3	; 0x03
    37da:	9c 81       	ldd	r25, Y+4	; 0x04
    37dc:	05 c0       	rjmp	.+10     	; 0x37e8 <_Z8RTC_initj+0xac>
    37de:	89 81       	ldd	r24, Y+1	; 0x01
    37e0:	9a 81       	ldd	r25, Y+2	; 0x02
    37e2:	02 c0       	rjmp	.+4      	; 0x37e8 <_Z8RTC_initj+0xac>
    37e4:	8d 81       	ldd	r24, Y+5	; 0x05
    37e6:	9e 81       	ldd	r25, Y+6	; 0x06
    37e8:	f9 01       	movw	r30, r18
    37ea:	82 87       	std	Z+10, r24	; 0x0a
    37ec:	93 87       	std	Z+11, r25	; 0x0b
    37ee:	80 e4       	ldi	r24, 0x40	; 64
    37f0:	91 e0       	ldi	r25, 0x01	; 1
    37f2:	22 e0       	ldi	r18, 0x02	; 2
    37f4:	fc 01       	movw	r30, r24
    37f6:	27 83       	std	Z+7, r18	; 0x07
    37f8:	80 e4       	ldi	r24, 0x40	; 64
    37fa:	91 e0       	ldi	r25, 0x01	; 1
    37fc:	21 e0       	ldi	r18, 0x01	; 1
    37fe:	fc 01       	movw	r30, r24
    3800:	22 83       	std	Z+2, r18	; 0x02
    3802:	80 e4       	ldi	r24, 0x40	; 64
    3804:	91 e0       	ldi	r25, 0x01	; 1
    3806:	21 e8       	ldi	r18, 0x81	; 129
    3808:	fc 01       	movw	r30, r24
    380a:	20 83       	st	Z, r18
    380c:	80 e4       	ldi	r24, 0x40	; 64
    380e:	91 e0       	ldi	r25, 0x01	; 1
    3810:	21 e0       	ldi	r18, 0x01	; 1
    3812:	fc 01       	movw	r30, r24
    3814:	25 83       	std	Z+5, r18	; 0x05
    3816:	60 e0       	ldi	r22, 0x00	; 0
    3818:	70 e0       	ldi	r23, 0x00	; 0
    381a:	cb 01       	movw	r24, r22
    381c:	0e 94 c7 28 	call	0x518e	; 0x518e <util_delay_ms>
    3820:	80 e4       	ldi	r24, 0x40	; 64
    3822:	91 e0       	ldi	r25, 0x01	; 1
    3824:	fc 01       	movw	r30, r24
    3826:	80 89       	ldd	r24, Z+16	; 0x10
    3828:	88 23       	and	r24, r24
    382a:	51 f0       	breq	.+20     	; 0x3840 <_Z8RTC_initj+0x104>
    382c:	64 ef       	ldi	r22, 0xF4	; 244
    382e:	71 e0       	ldi	r23, 0x01	; 1
    3830:	80 e0       	ldi	r24, 0x00	; 0
    3832:	90 e0       	ldi	r25, 0x00	; 0
    3834:	0e 94 c7 28 	call	0x518e	; 0x518e <util_delay_ms>
    3838:	88 23       	and	r24, r24
    383a:	11 f0       	breq	.+4      	; 0x3840 <_Z8RTC_initj+0x104>
    383c:	81 e0       	ldi	r24, 0x01	; 1
    383e:	01 c0       	rjmp	.+2      	; 0x3842 <_Z8RTC_initj+0x106>
    3840:	80 e0       	ldi	r24, 0x00	; 0
    3842:	88 23       	and	r24, r24
    3844:	09 f0       	breq	.+2      	; 0x3848 <_Z8RTC_initj+0x10c>
    3846:	ec cf       	rjmp	.-40     	; 0x3820 <_Z8RTC_initj+0xe4>
    3848:	80 e4       	ldi	r24, 0x40	; 64
    384a:	91 e0       	ldi	r25, 0x01	; 1
    384c:	fc 01       	movw	r30, r24
    384e:	12 8a       	std	Z+18, r1	; 0x12
    3850:	00 00       	nop
    3852:	28 96       	adiw	r28, 0x08	; 8
    3854:	cd bf       	out	0x3d, r28	; 61
    3856:	de bf       	out	0x3e, r29	; 62
    3858:	df 91       	pop	r29
    385a:	cf 91       	pop	r28
    385c:	08 95       	ret

0000385e <_Z15RTC_init_backupv>:

void RTC_init_backup(void)
{
    385e:	cf 93       	push	r28
    3860:	df 93       	push	r29
    3862:	cd b7       	in	r28, 0x3d	; 61
    3864:	de b7       	in	r29, 0x3e	; 62
	RTC_init_backup(EEPROM_CLOCK_CALIBRATION_DEFAULT);
    3866:	8f ef       	ldi	r24, 0xFF	; 255
    3868:	9f e7       	ldi	r25, 0x7F	; 127
    386a:	0e 94 3b 1c 	call	0x3876	; 0x3876 <_Z15RTC_init_backupj>
}
    386e:	00 00       	nop
    3870:	df 91       	pop	r29
    3872:	cf 91       	pop	r28
    3874:	08 95       	ret

00003876 <_Z15RTC_init_backupj>:

void RTC_init_backup(uint16_t cal)
{
    3876:	cf 93       	push	r28
    3878:	df 93       	push	r29
    387a:	cd b7       	in	r28, 0x3d	; 61
    387c:	de b7       	in	r29, 0x3e	; 62
    387e:	28 97       	sbiw	r28, 0x08	; 8
    3880:	cd bf       	out	0x3d, r28	; 61
    3882:	de bf       	out	0x3e, r29	; 62
    3884:	8f 83       	std	Y+7, r24	; 0x07
    3886:	98 87       	std	Y+8, r25	; 0x08
	g_clock_calibration = cal;
    3888:	8f 81       	ldd	r24, Y+7	; 0x07
    388a:	98 85       	ldd	r25, Y+8	; 0x08
    388c:	80 93 21 40 	sts	0x4021, r24	; 0x804021 <g_clock_calibration>
    3890:	90 93 22 40 	sts	0x4022, r25	; 0x804022 <g_clock_calibration+0x1>
	use_backup_clock = true;
    3894:	81 e0       	ldi	r24, 0x01	; 1
    3896:	80 93 13 41 	sts	0x4113, r24	; 0x804113 <_ZL16use_backup_clock>
	
	ccp_write_io((void *)&(CLKCTRL.OSC32KCTRLA),
    389a:	60 e8       	ldi	r22, 0x80	; 128
    389c:	88 e7       	ldi	r24, 0x78	; 120
    389e:	90 e0       	ldi	r25, 0x00	; 0
    38a0:	0e 94 88 1b 	call	0x3710	; 0x3710 <ccp_write_io>
	 		1 << CLKCTRL_RUNSTDBY_bp /* Run standby: enabled */);
	
	util_delay_ms(0);
    38a4:	60 e0       	ldi	r22, 0x00	; 0
    38a6:	70 e0       	ldi	r23, 0x00	; 0
    38a8:	cb 01       	movw	r24, r22
    38aa:	0e 94 c7 28 	call	0x518e	; 0x518e <util_delay_ms>
    while ((RTC.STATUS > 0) && util_delay_ms(500)) { /* Wait for all registers to be synchronized */
    38ae:	80 e4       	ldi	r24, 0x40	; 64
    38b0:	91 e0       	ldi	r25, 0x01	; 1
    38b2:	fc 01       	movw	r30, r24
    38b4:	81 81       	ldd	r24, Z+1	; 0x01
    38b6:	88 23       	and	r24, r24
    38b8:	51 f0       	breq	.+20     	; 0x38ce <_Z15RTC_init_backupj+0x58>
    38ba:	64 ef       	ldi	r22, 0xF4	; 244
    38bc:	71 e0       	ldi	r23, 0x01	; 1
    38be:	80 e0       	ldi	r24, 0x00	; 0
    38c0:	90 e0       	ldi	r25, 0x00	; 0
    38c2:	0e 94 c7 28 	call	0x518e	; 0x518e <util_delay_ms>
    38c6:	88 23       	and	r24, r24
    38c8:	11 f0       	breq	.+4      	; 0x38ce <_Z15RTC_init_backupj+0x58>
    38ca:	81 e0       	ldi	r24, 0x01	; 1
    38cc:	01 c0       	rjmp	.+2      	; 0x38d0 <_Z15RTC_init_backupj+0x5a>
    38ce:	80 e0       	ldi	r24, 0x00	; 0
    38d0:	88 23       	and	r24, r24
    38d2:	09 f0       	breq	.+2      	; 0x38d6 <_Z15RTC_init_backupj+0x60>
    38d4:	ec cf       	rjmp	.-40     	; 0x38ae <_Z15RTC_init_backupj+0x38>
    }
    //Compare 
    RTC.CMP = 0x00;
    38d6:	80 e4       	ldi	r24, 0x40	; 64
    38d8:	91 e0       	ldi	r25, 0x01	; 1
    38da:	fc 01       	movw	r30, r24
    38dc:	14 86       	std	Z+12, r1	; 0x0c
    38de:	15 86       	std	Z+13, r1	; 0x0d

    //Count
    RTC.CNT = 0x00;
    38e0:	80 e4       	ldi	r24, 0x40	; 64
    38e2:	91 e0       	ldi	r25, 0x01	; 1
    38e4:	fc 01       	movw	r30, r24
    38e6:	10 86       	std	Z+8, r1	; 0x08
    38e8:	11 86       	std	Z+9, r1	; 0x09

    //Period
    RTC.PER = CLAMP(32757u, cal, 32777u);
    38ea:	20 e4       	ldi	r18, 0x40	; 64
    38ec:	31 e0       	ldi	r19, 0x01	; 1
    38ee:	8f 81       	ldd	r24, Y+7	; 0x07
    38f0:	98 85       	ldd	r25, Y+8	; 0x08
    38f2:	89 83       	std	Y+1, r24	; 0x01
    38f4:	9a 83       	std	Y+2, r25	; 0x02
    38f6:	85 ef       	ldi	r24, 0xF5	; 245
    38f8:	9f e7       	ldi	r25, 0x7F	; 127
    38fa:	8b 83       	std	Y+3, r24	; 0x03
    38fc:	9c 83       	std	Y+4, r25	; 0x04
    38fe:	89 e0       	ldi	r24, 0x09	; 9
    3900:	90 e8       	ldi	r25, 0x80	; 128
    3902:	8d 83       	std	Y+5, r24	; 0x05
    3904:	9e 83       	std	Y+6, r25	; 0x06
    3906:	49 81       	ldd	r20, Y+1	; 0x01
    3908:	5a 81       	ldd	r21, Y+2	; 0x02
    390a:	8d 81       	ldd	r24, Y+5	; 0x05
    390c:	9e 81       	ldd	r25, Y+6	; 0x06
    390e:	84 17       	cp	r24, r20
    3910:	95 07       	cpc	r25, r21
    3912:	68 f0       	brcs	.+26     	; 0x392e <_Z15RTC_init_backupj+0xb8>
    3914:	49 81       	ldd	r20, Y+1	; 0x01
    3916:	5a 81       	ldd	r21, Y+2	; 0x02
    3918:	8b 81       	ldd	r24, Y+3	; 0x03
    391a:	9c 81       	ldd	r25, Y+4	; 0x04
    391c:	48 17       	cp	r20, r24
    391e:	59 07       	cpc	r21, r25
    3920:	18 f4       	brcc	.+6      	; 0x3928 <_Z15RTC_init_backupj+0xb2>
    3922:	8b 81       	ldd	r24, Y+3	; 0x03
    3924:	9c 81       	ldd	r25, Y+4	; 0x04
    3926:	05 c0       	rjmp	.+10     	; 0x3932 <_Z15RTC_init_backupj+0xbc>
    3928:	89 81       	ldd	r24, Y+1	; 0x01
    392a:	9a 81       	ldd	r25, Y+2	; 0x02
    392c:	02 c0       	rjmp	.+4      	; 0x3932 <_Z15RTC_init_backupj+0xbc>
    392e:	8d 81       	ldd	r24, Y+5	; 0x05
    3930:	9e 81       	ldd	r25, Y+6	; 0x06
    3932:	f9 01       	movw	r30, r18
    3934:	82 87       	std	Z+10, r24	; 0x0a
    3936:	93 87       	std	Z+11, r25	; 0x0b

    //Clock selection: OSC32K
    RTC.CLKSEL = 0x00;
    3938:	80 e4       	ldi	r24, 0x40	; 64
    393a:	91 e0       	ldi	r25, 0x01	; 1
    393c:	fc 01       	movw	r30, r24
    393e:	17 82       	std	Z+7, r1	; 0x07

    //CMP disabled; OVF enabled; 
    RTC.INTCTRL = 0x01;
    3940:	80 e4       	ldi	r24, 0x40	; 64
    3942:	91 e0       	ldi	r25, 0x01	; 1
    3944:	21 e0       	ldi	r18, 0x01	; 1
    3946:	fc 01       	movw	r30, r24
    3948:	22 83       	std	Z+2, r18	; 0x02

    //RUNSTDBY disabled; PRESCALER DIV1; CORREN disabled; RTCEN enabled; 
    RTC.CTRLA = 0x81;
    394a:	80 e4       	ldi	r24, 0x40	; 64
    394c:	91 e0       	ldi	r25, 0x01	; 1
    394e:	21 e8       	ldi	r18, 0x81	; 129
    3950:	fc 01       	movw	r30, r24
    3952:	20 83       	st	Z, r18
	RTC.DBGCTRL = 0x01; /* Run in debug mode */
    3954:	80 e4       	ldi	r24, 0x40	; 64
    3956:	91 e0       	ldi	r25, 0x01	; 1
    3958:	21 e0       	ldi	r18, 0x01	; 1
    395a:	fc 01       	movw	r30, r24
    395c:	25 83       	std	Z+5, r18	; 0x05
    
	util_delay_ms(0);
    395e:	60 e0       	ldi	r22, 0x00	; 0
    3960:	70 e0       	ldi	r23, 0x00	; 0
    3962:	cb 01       	movw	r24, r22
    3964:	0e 94 c7 28 	call	0x518e	; 0x518e <util_delay_ms>
    while ((RTC.PITCTRLA > 0) && util_delay_ms(500)) { /* Wait for all registers to be synchronized */
    3968:	80 e4       	ldi	r24, 0x40	; 64
    396a:	91 e0       	ldi	r25, 0x01	; 1
    396c:	fc 01       	movw	r30, r24
    396e:	80 89       	ldd	r24, Z+16	; 0x10
    3970:	88 23       	and	r24, r24
    3972:	51 f0       	breq	.+20     	; 0x3988 <_Z15RTC_init_backupj+0x112>
    3974:	64 ef       	ldi	r22, 0xF4	; 244
    3976:	71 e0       	ldi	r23, 0x01	; 1
    3978:	80 e0       	ldi	r24, 0x00	; 0
    397a:	90 e0       	ldi	r25, 0x00	; 0
    397c:	0e 94 c7 28 	call	0x518e	; 0x518e <util_delay_ms>
    3980:	88 23       	and	r24, r24
    3982:	11 f0       	breq	.+4      	; 0x3988 <_Z15RTC_init_backupj+0x112>
    3984:	81 e0       	ldi	r24, 0x01	; 1
    3986:	01 c0       	rjmp	.+2      	; 0x398a <_Z15RTC_init_backupj+0x114>
    3988:	80 e0       	ldi	r24, 0x00	; 0
    398a:	88 23       	and	r24, r24
    398c:	09 f0       	breq	.+2      	; 0x3990 <_Z15RTC_init_backupj+0x11a>
    398e:	ec cf       	rjmp	.-40     	; 0x3968 <_Z15RTC_init_backupj+0xf2>
    }
    //PI disabled; 
    RTC.PITINTCTRL = 0x00;    
    3990:	80 e4       	ldi	r24, 0x40	; 64
    3992:	91 e0       	ldi	r25, 0x01	; 1
    3994:	fc 01       	movw	r30, r24
    3996:	12 8a       	std	Z+18, r1	; 0x12
}
    3998:	00 00       	nop
    399a:	28 96       	adiw	r28, 0x08	; 8
    399c:	cd bf       	out	0x3d, r28	; 61
    399e:	de bf       	out	0x3e, r29	; 62
    39a0:	df 91       	pop	r29
    39a2:	cf 91       	pop	r28
    39a4:	08 95       	ret

000039a6 <_Z19RTC_set_calibrationj>:

void RTC_set_calibration(uint16_t cal)
{
    39a6:	cf 93       	push	r28
    39a8:	df 93       	push	r29
    39aa:	00 d0       	rcall	.+0      	; 0x39ac <_Z19RTC_set_calibrationj+0x6>
    39ac:	cd b7       	in	r28, 0x3d	; 61
    39ae:	de b7       	in	r29, 0x3e	; 62
    39b0:	89 83       	std	Y+1, r24	; 0x01
    39b2:	9a 83       	std	Y+2, r25	; 0x02
	if(use_backup_clock)
    39b4:	80 91 13 41 	lds	r24, 0x4113	; 0x804113 <_ZL16use_backup_clock>
    39b8:	88 23       	and	r24, r24
    39ba:	29 f0       	breq	.+10     	; 0x39c6 <_Z19RTC_set_calibrationj+0x20>
	{
		RTC_init_backup(cal);
    39bc:	89 81       	ldd	r24, Y+1	; 0x01
    39be:	9a 81       	ldd	r25, Y+2	; 0x02
    39c0:	0e 94 3b 1c 	call	0x3876	; 0x3876 <_Z15RTC_init_backupj>
    39c4:	04 c0       	rjmp	.+8      	; 0x39ce <_Z19RTC_set_calibrationj+0x28>
	}
	else
	{
		RTC_init(cal);
    39c6:	89 81       	ldd	r24, Y+1	; 0x01
    39c8:	9a 81       	ldd	r25, Y+2	; 0x02
    39ca:	0e 94 9e 1b 	call	0x373c	; 0x373c <_Z8RTC_initj>
	}
	
	g_clock_calibration = cal;
    39ce:	89 81       	ldd	r24, Y+1	; 0x01
    39d0:	9a 81       	ldd	r25, Y+2	; 0x02
    39d2:	80 93 21 40 	sts	0x4021, r24	; 0x804021 <g_clock_calibration>
    39d6:	90 93 22 40 	sts	0x4022, r25	; 0x804022 <g_clock_calibration+0x1>
	g_ee_mgr.updateEEPROMVar(Clock_calibration, (void*)&g_clock_calibration);
    39da:	41 e2       	ldi	r20, 0x21	; 33
    39dc:	50 e4       	ldi	r21, 0x40	; 64
    39de:	65 e0       	ldi	r22, 0x05	; 5
    39e0:	71 e0       	ldi	r23, 0x01	; 1
    39e2:	81 ed       	ldi	r24, 0xD1	; 209
    39e4:	90 e4       	ldi	r25, 0x40	; 64
    39e6:	0e 94 6d 13 	call	0x26da	; 0x26da <_ZN13EepromManager15updateEEPROMVarE8EE_var_tPv>
}
    39ea:	00 00       	nop
    39ec:	0f 90       	pop	r0
    39ee:	0f 90       	pop	r0
    39f0:	df 91       	pop	r29
    39f2:	cf 91       	pop	r28
    39f4:	08 95       	ret

000039f6 <si5351_init>:
				return(true);
			}
		}

		return(freq_VCO);
	}
    39f6:	cf 93       	push	r28
    39f8:	df 93       	push	r29
    39fa:	cd b7       	in	r28, 0x3d	; 61
    39fc:	de b7       	in	r29, 0x3e	; 62
    39fe:	29 97       	sbiw	r28, 0x09	; 9
    3a00:	cd bf       	out	0x3d, r28	; 61
    3a02:	de bf       	out	0x3e, r29	; 62
    3a04:	8c 83       	std	Y+4, r24	; 0x04
    3a06:	9d 83       	std	Y+5, r25	; 0x05
    3a08:	4e 83       	std	Y+6, r20	; 0x06
    3a0a:	5f 83       	std	Y+7, r21	; 0x07
    3a0c:	68 87       	std	Y+8, r22	; 0x08
    3a0e:	79 87       	std	Y+9, r23	; 0x09
    3a10:	0e 94 74 14 	call	0x28e8	; 0x28e8 <I2C_0_Init>
    3a14:	10 92 14 41 	sts	0x4114, r1	; 0x804114 <_ZL8freqVCOB>
    3a18:	10 92 15 41 	sts	0x4115, r1	; 0x804115 <_ZL8freqVCOB+0x1>
    3a1c:	10 92 16 41 	sts	0x4116, r1	; 0x804116 <_ZL8freqVCOB+0x2>
    3a20:	10 92 17 41 	sts	0x4117, r1	; 0x804117 <_ZL8freqVCOB+0x3>
    3a24:	80 e4       	ldi	r24, 0x40	; 64
    3a26:	98 e7       	ldi	r25, 0x78	; 120
    3a28:	ad e7       	ldi	r26, 0x7D	; 125
    3a2a:	b1 e0       	ldi	r27, 0x01	; 1
    3a2c:	80 93 27 40 	sts	0x4027, r24	; 0x804027 <_ZL11g_xtal_freq>
    3a30:	90 93 28 40 	sts	0x4028, r25	; 0x804028 <_ZL11g_xtal_freq+0x1>
    3a34:	a0 93 29 40 	sts	0x4029, r26	; 0x804029 <_ZL11g_xtal_freq+0x2>
    3a38:	b0 93 2a 40 	sts	0x402A, r27	; 0x80402a <_ZL11g_xtal_freq+0x3>
    3a3c:	10 92 18 41 	sts	0x4118, r1	; 0x804118 <_ZL17enabledClocksMask>
    3a40:	8f ef       	ldi	r24, 0xFF	; 255
    3a42:	8a 83       	std	Y+2, r24	; 0x02
    3a44:	ce 01       	movw	r24, r28
    3a46:	02 96       	adiw	r24, 0x02	; 2
    3a48:	41 e0       	ldi	r20, 0x01	; 1
    3a4a:	bc 01       	movw	r22, r24
    3a4c:	83 e0       	ldi	r24, 0x03	; 3
    3a4e:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    3a52:	80 93 26 41 	sts	0x4126, r24	; 0x804126 <_ZZ11si5351_initE3err>
    3a56:	80 91 26 41 	lds	r24, 0x4126	; 0x804126 <_ZZ11si5351_initE3err>
    3a5a:	88 23       	and	r24, r24
    3a5c:	19 f0       	breq	.+6      	; 0x3a64 <si5351_init+0x6e>
    3a5e:	80 91 26 41 	lds	r24, 0x4126	; 0x804126 <_ZZ11si5351_initE3err>
    3a62:	92 c0       	rjmp	.+292    	; 0x3b88 <si5351_init+0x192>
    3a64:	8c ec       	ldi	r24, 0xCC	; 204
    3a66:	8a 83       	std	Y+2, r24	; 0x02
    3a68:	ce 01       	movw	r24, r28
    3a6a:	02 96       	adiw	r24, 0x02	; 2
    3a6c:	41 e0       	ldi	r20, 0x01	; 1
    3a6e:	bc 01       	movw	r22, r24
    3a70:	80 e1       	ldi	r24, 0x10	; 16
    3a72:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    3a76:	98 2f       	mov	r25, r24
    3a78:	80 91 26 41 	lds	r24, 0x4126	; 0x804126 <_ZZ11si5351_initE3err>
    3a7c:	89 2b       	or	r24, r25
    3a7e:	80 93 26 41 	sts	0x4126, r24	; 0x804126 <_ZZ11si5351_initE3err>
    3a82:	ce 01       	movw	r24, r28
    3a84:	02 96       	adiw	r24, 0x02	; 2
    3a86:	41 e0       	ldi	r20, 0x01	; 1
    3a88:	bc 01       	movw	r22, r24
    3a8a:	81 e1       	ldi	r24, 0x11	; 17
    3a8c:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    3a90:	98 2f       	mov	r25, r24
    3a92:	80 91 26 41 	lds	r24, 0x4126	; 0x804126 <_ZZ11si5351_initE3err>
    3a96:	89 2b       	or	r24, r25
    3a98:	80 93 26 41 	sts	0x4126, r24	; 0x804126 <_ZZ11si5351_initE3err>
    3a9c:	ce 01       	movw	r24, r28
    3a9e:	02 96       	adiw	r24, 0x02	; 2
    3aa0:	41 e0       	ldi	r20, 0x01	; 1
    3aa2:	bc 01       	movw	r22, r24
    3aa4:	82 e1       	ldi	r24, 0x12	; 18
    3aa6:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    3aaa:	98 2f       	mov	r25, r24
    3aac:	80 91 26 41 	lds	r24, 0x4126	; 0x804126 <_ZZ11si5351_initE3err>
    3ab0:	89 2b       	or	r24, r25
    3ab2:	80 93 26 41 	sts	0x4126, r24	; 0x804126 <_ZZ11si5351_initE3err>
    3ab6:	82 e1       	ldi	r24, 0x12	; 18
    3ab8:	89 83       	std	Y+1, r24	; 0x01
    3aba:	9c 81       	ldd	r25, Y+4	; 0x04
    3abc:	89 81       	ldd	r24, Y+1	; 0x01
    3abe:	89 2b       	or	r24, r25
    3ac0:	89 83       	std	Y+1, r24	; 0x01
    3ac2:	89 81       	ldd	r24, Y+1	; 0x01
    3ac4:	8a 83       	std	Y+2, r24	; 0x02
    3ac6:	ce 01       	movw	r24, r28
    3ac8:	02 96       	adiw	r24, 0x02	; 2
    3aca:	41 e0       	ldi	r20, 0x01	; 1
    3acc:	bc 01       	movw	r22, r24
    3ace:	87 eb       	ldi	r24, 0xB7	; 183
    3ad0:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    3ad4:	98 2f       	mov	r25, r24
    3ad6:	80 91 26 41 	lds	r24, 0x4126	; 0x804126 <_ZZ11si5351_initE3err>
    3ada:	89 2b       	or	r24, r25
    3adc:	80 93 26 41 	sts	0x4126, r24	; 0x804126 <_ZZ11si5351_initE3err>
    3ae0:	8e 81       	ldd	r24, Y+6	; 0x06
    3ae2:	9f 81       	ldd	r25, Y+7	; 0x07
    3ae4:	a8 85       	ldd	r26, Y+8	; 0x08
    3ae6:	b9 85       	ldd	r27, Y+9	; 0x09
    3ae8:	89 2b       	or	r24, r25
    3aea:	8a 2b       	or	r24, r26
    3aec:	8b 2b       	or	r24, r27
    3aee:	41 f4       	brne	.+16     	; 0x3b00 <si5351_init+0x10a>
    3af0:	80 e4       	ldi	r24, 0x40	; 64
    3af2:	98 e7       	ldi	r25, 0x78	; 120
    3af4:	ad e7       	ldi	r26, 0x7D	; 125
    3af6:	b1 e0       	ldi	r27, 0x01	; 1
    3af8:	8e 83       	std	Y+6, r24	; 0x06
    3afa:	9f 83       	std	Y+7, r25	; 0x07
    3afc:	a8 87       	std	Y+8, r26	; 0x08
    3afe:	b9 87       	std	Y+9, r27	; 0x09
    3b00:	80 91 27 40 	lds	r24, 0x4027	; 0x804027 <_ZL11g_xtal_freq>
    3b04:	90 91 28 40 	lds	r25, 0x4028	; 0x804028 <_ZL11g_xtal_freq+0x1>
    3b08:	a0 91 29 40 	lds	r26, 0x4029	; 0x804029 <_ZL11g_xtal_freq+0x2>
    3b0c:	b0 91 2a 40 	lds	r27, 0x402A	; 0x80402a <_ZL11g_xtal_freq+0x3>
    3b10:	2e 81       	ldd	r18, Y+6	; 0x06
    3b12:	3f 81       	ldd	r19, Y+7	; 0x07
    3b14:	48 85       	ldd	r20, Y+8	; 0x08
    3b16:	59 85       	ldd	r21, Y+9	; 0x09
    3b18:	28 17       	cp	r18, r24
    3b1a:	39 07       	cpc	r19, r25
    3b1c:	4a 07       	cpc	r20, r26
    3b1e:	5b 07       	cpc	r21, r27
    3b20:	59 f1       	breq	.+86     	; 0x3b78 <si5351_init+0x182>
    3b22:	ce 01       	movw	r24, r28
    3b24:	02 96       	adiw	r24, 0x02	; 2
    3b26:	41 e0       	ldi	r20, 0x01	; 1
    3b28:	bc 01       	movw	r22, r24
    3b2a:	8f e0       	ldi	r24, 0x0F	; 15
    3b2c:	0e 94 1f 25 	call	0x4a3e	; 0x4a3e <_Z16si5351_read_bulkhPhh>
    3b30:	88 23       	and	r24, r24
    3b32:	11 f0       	breq	.+4      	; 0x3b38 <si5351_init+0x142>
    3b34:	81 e0       	ldi	r24, 0x01	; 1
    3b36:	28 c0       	rjmp	.+80     	; 0x3b88 <si5351_init+0x192>
    3b38:	8a 81       	ldd	r24, Y+2	; 0x02
    3b3a:	89 83       	std	Y+1, r24	; 0x01
    3b3c:	89 81       	ldd	r24, Y+1	; 0x01
    3b3e:	8f 73       	andi	r24, 0x3F	; 63
    3b40:	89 83       	std	Y+1, r24	; 0x01
    3b42:	8e 81       	ldd	r24, Y+6	; 0x06
    3b44:	9f 81       	ldd	r25, Y+7	; 0x07
    3b46:	a8 85       	ldd	r26, Y+8	; 0x08
    3b48:	b9 85       	ldd	r27, Y+9	; 0x09
    3b4a:	80 93 27 40 	sts	0x4027, r24	; 0x804027 <_ZL11g_xtal_freq>
    3b4e:	90 93 28 40 	sts	0x4028, r25	; 0x804028 <_ZL11g_xtal_freq+0x1>
    3b52:	a0 93 29 40 	sts	0x4029, r26	; 0x804029 <_ZL11g_xtal_freq+0x2>
    3b56:	b0 93 2a 40 	sts	0x402A, r27	; 0x80402a <_ZL11g_xtal_freq+0x3>
    3b5a:	89 81       	ldd	r24, Y+1	; 0x01
    3b5c:	8a 83       	std	Y+2, r24	; 0x02
    3b5e:	ce 01       	movw	r24, r28
    3b60:	02 96       	adiw	r24, 0x02	; 2
    3b62:	41 e0       	ldi	r20, 0x01	; 1
    3b64:	bc 01       	movw	r22, r24
    3b66:	8f e0       	ldi	r24, 0x0F	; 15
    3b68:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    3b6c:	98 2f       	mov	r25, r24
    3b6e:	80 91 26 41 	lds	r24, 0x4126	; 0x804126 <_ZZ11si5351_initE3err>
    3b72:	89 2b       	or	r24, r25
    3b74:	80 93 26 41 	sts	0x4126, r24	; 0x804126 <_ZZ11si5351_initE3err>
    3b78:	90 91 26 41 	lds	r25, 0x4126	; 0x804126 <_ZZ11si5351_initE3err>
    3b7c:	81 e0       	ldi	r24, 0x01	; 1
    3b7e:	89 27       	eor	r24, r25
    3b80:	80 93 25 41 	sts	0x4125, r24	; 0x804125 <g_si5351_initialized>
    3b84:	80 91 26 41 	lds	r24, 0x4126	; 0x804126 <_ZZ11si5351_initE3err>
    3b88:	29 96       	adiw	r28, 0x09	; 9
    3b8a:	cd bf       	out	0x3d, r28	; 61
    3b8c:	de bf       	out	0x3e, r29	; 62
    3b8e:	df 91       	pop	r29
    3b90:	cf 91       	pop	r28
    3b92:	08 95       	ret

00003b94 <si5351_init_for_quad>:
    3b94:	8f 92       	push	r8
    3b96:	af 92       	push	r10
    3b98:	cf 92       	push	r12
    3b9a:	df 92       	push	r13
    3b9c:	ef 92       	push	r14
    3b9e:	ff 92       	push	r15
    3ba0:	0f 93       	push	r16
    3ba2:	1f 93       	push	r17
    3ba4:	cf 93       	push	r28
    3ba6:	df 93       	push	r29
    3ba8:	cd b7       	in	r28, 0x3d	; 61
    3baa:	de b7       	in	r29, 0x3e	; 62
    3bac:	c4 54       	subi	r28, 0x44	; 68
    3bae:	d1 09       	sbc	r29, r1
    3bb0:	cd bf       	out	0x3d, r28	; 61
    3bb2:	de bf       	out	0x3e, r29	; 62
    3bb4:	9e 01       	movw	r18, r28
    3bb6:	2f 5b       	subi	r18, 0xBF	; 191
    3bb8:	3f 4f       	sbci	r19, 0xFF	; 255
    3bba:	f9 01       	movw	r30, r18
    3bbc:	60 83       	st	Z, r22
    3bbe:	71 83       	std	Z+1, r23	; 0x01
    3bc0:	82 83       	std	Z+2, r24	; 0x02
    3bc2:	93 83       	std	Z+3, r25	; 0x03
    3bc4:	19 82       	std	Y+1, r1	; 0x01
    3bc6:	1a 82       	std	Y+2, r1	; 0x02
    3bc8:	1b 82       	std	Y+3, r1	; 0x03
    3bca:	1c 82       	std	Y+4, r1	; 0x04
    3bcc:	1d 82       	std	Y+5, r1	; 0x05
    3bce:	81 e0       	ldi	r24, 0x01	; 1
    3bd0:	90 e0       	ldi	r25, 0x00	; 0
    3bd2:	8e 83       	std	Y+6, r24	; 0x06
    3bd4:	9f 83       	std	Y+7, r25	; 0x07
    3bd6:	18 86       	std	Y+8, r1	; 0x08
    3bd8:	19 86       	std	Y+9, r1	; 0x09
    3bda:	1a 86       	std	Y+10, r1	; 0x0a
    3bdc:	90 91 25 41 	lds	r25, 0x4125	; 0x804125 <g_si5351_initialized>
    3be0:	81 e0       	ldi	r24, 0x01	; 1
    3be2:	89 27       	eor	r24, r25
    3be4:	88 23       	and	r24, r24
    3be6:	19 f0       	breq	.+6      	; 0x3bee <si5351_init_for_quad+0x5a>
    3be8:	80 e0       	ldi	r24, 0x00	; 0
    3bea:	90 e0       	ldi	r25, 0x00	; 0
    3bec:	f8 c2       	rjmp	.+1520   	; 0x41de <__DATA_REGION_LENGTH__+0x1de>
    3bee:	8e 81       	ldd	r24, Y+6	; 0x06
    3bf0:	9f 81       	ldd	r25, Y+7	; 0x07
    3bf2:	0e 94 f8 22 	call	0x45f0	; 0x45f0 <_Z16si5351_pll_reset10si5351_pll>
    3bf6:	80 91 18 41 	lds	r24, 0x4118	; 0x804118 <_ZL17enabledClocksMask>
    3bfa:	83 60       	ori	r24, 0x03	; 3
    3bfc:	80 93 18 41 	sts	0x4118, r24	; 0x804118 <_ZL17enabledClocksMask>
    3c00:	80 e1       	ldi	r24, 0x10	; 16
    3c02:	8b 87       	std	Y+11, r24	; 0x0b
    3c04:	81 e1       	ldi	r24, 0x11	; 17
    3c06:	8c 87       	std	Y+12, r24	; 0x0c
    3c08:	ce 01       	movw	r24, r28
    3c0a:	8f 5b       	subi	r24, 0xBF	; 191
    3c0c:	9f 4f       	sbci	r25, 0xFF	; 255
    3c0e:	fc 01       	movw	r30, r24
    3c10:	80 81       	ld	r24, Z
    3c12:	91 81       	ldd	r25, Z+1	; 0x01
    3c14:	a2 81       	ldd	r26, Z+2	; 0x02
    3c16:	b3 81       	ldd	r27, Z+3	; 0x03
    3c18:	80 93 19 41 	sts	0x4119, r24	; 0x804119 <_ZL9clock_out>
    3c1c:	90 93 1a 41 	sts	0x411A, r25	; 0x80411a <_ZL9clock_out+0x1>
    3c20:	a0 93 1b 41 	sts	0x411B, r26	; 0x80411b <_ZL9clock_out+0x2>
    3c24:	b0 93 1c 41 	sts	0x411C, r27	; 0x80411c <_ZL9clock_out+0x3>
    3c28:	ce 01       	movw	r24, r28
    3c2a:	8f 5b       	subi	r24, 0xBF	; 191
    3c2c:	9f 4f       	sbci	r25, 0xFF	; 255
    3c2e:	fc 01       	movw	r30, r24
    3c30:	80 81       	ld	r24, Z
    3c32:	91 81       	ldd	r25, Z+1	; 0x01
    3c34:	a2 81       	ldd	r26, Z+2	; 0x02
    3c36:	b3 81       	ldd	r27, Z+3	; 0x03
    3c38:	80 93 1d 41 	sts	0x411D, r24	; 0x80411d <_ZL9clock_out+0x4>
    3c3c:	90 93 1e 41 	sts	0x411E, r25	; 0x80411e <_ZL9clock_out+0x5>
    3c40:	a0 93 1f 41 	sts	0x411F, r26	; 0x80411f <_ZL9clock_out+0x6>
    3c44:	b0 93 20 41 	sts	0x4120, r27	; 0x804120 <_ZL9clock_out+0x7>
    3c48:	ce 01       	movw	r24, r28
    3c4a:	8f 5b       	subi	r24, 0xBF	; 191
    3c4c:	9f 4f       	sbci	r25, 0xFF	; 255
    3c4e:	fc 01       	movw	r30, r24
    3c50:	20 81       	ld	r18, Z
    3c52:	31 81       	ldd	r19, Z+1	; 0x01
    3c54:	42 81       	ldd	r20, Z+2	; 0x02
    3c56:	53 81       	ldd	r21, Z+3	; 0x03
    3c58:	86 e5       	ldi	r24, 0x56	; 86
    3c5a:	90 e0       	ldi	r25, 0x00	; 0
    3c5c:	dc 01       	movw	r26, r24
    3c5e:	0e 94 21 2c 	call	0x5842	; 0x5842 <__muluhisi3>
    3c62:	dc 01       	movw	r26, r24
    3c64:	cb 01       	movw	r24, r22
    3c66:	8a 83       	std	Y+2, r24	; 0x02
    3c68:	9b 83       	std	Y+3, r25	; 0x03
    3c6a:	ac 83       	std	Y+4, r26	; 0x04
    3c6c:	bd 83       	std	Y+5, r27	; 0x05
    3c6e:	20 91 27 40 	lds	r18, 0x4027	; 0x804027 <_ZL11g_xtal_freq>
    3c72:	30 91 28 40 	lds	r19, 0x4028	; 0x804028 <_ZL11g_xtal_freq+0x1>
    3c76:	40 91 29 40 	lds	r20, 0x4029	; 0x804029 <_ZL11g_xtal_freq+0x2>
    3c7a:	50 91 2a 40 	lds	r21, 0x402A	; 0x80402a <_ZL11g_xtal_freq+0x3>
    3c7e:	8a 81       	ldd	r24, Y+2	; 0x02
    3c80:	9b 81       	ldd	r25, Y+3	; 0x03
    3c82:	ac 81       	ldd	r26, Y+4	; 0x04
    3c84:	bd 81       	ldd	r27, Y+5	; 0x05
    3c86:	bc 01       	movw	r22, r24
    3c88:	cd 01       	movw	r24, r26
    3c8a:	0e 94 f6 2b 	call	0x57ec	; 0x57ec <__udivmodsi4>
    3c8e:	da 01       	movw	r26, r20
    3c90:	c9 01       	movw	r24, r18
    3c92:	8d 87       	std	Y+13, r24	; 0x0d
    3c94:	9e 87       	std	Y+14, r25	; 0x0e
    3c96:	af 87       	std	Y+15, r26	; 0x0f
    3c98:	b8 8b       	std	Y+16, r27	; 0x10
    3c9a:	20 91 27 40 	lds	r18, 0x4027	; 0x804027 <_ZL11g_xtal_freq>
    3c9e:	30 91 28 40 	lds	r19, 0x4028	; 0x804028 <_ZL11g_xtal_freq+0x1>
    3ca2:	40 91 29 40 	lds	r20, 0x4029	; 0x804029 <_ZL11g_xtal_freq+0x2>
    3ca6:	50 91 2a 40 	lds	r21, 0x402A	; 0x80402a <_ZL11g_xtal_freq+0x3>
    3caa:	8a 81       	ldd	r24, Y+2	; 0x02
    3cac:	9b 81       	ldd	r25, Y+3	; 0x03
    3cae:	ac 81       	ldd	r26, Y+4	; 0x04
    3cb0:	bd 81       	ldd	r27, Y+5	; 0x05
    3cb2:	bc 01       	movw	r22, r24
    3cb4:	cd 01       	movw	r24, r26
    3cb6:	0e 94 f6 2b 	call	0x57ec	; 0x57ec <__udivmodsi4>
    3cba:	dc 01       	movw	r26, r24
    3cbc:	cb 01       	movw	r24, r22
    3cbe:	89 a3       	std	Y+33, r24	; 0x21
    3cc0:	9a a3       	std	Y+34, r25	; 0x22
    3cc2:	ab a3       	std	Y+35, r26	; 0x23
    3cc4:	bc a3       	std	Y+36, r27	; 0x24
    3cc6:	80 91 27 40 	lds	r24, 0x4027	; 0x804027 <_ZL11g_xtal_freq>
    3cca:	90 91 28 40 	lds	r25, 0x4028	; 0x804028 <_ZL11g_xtal_freq+0x1>
    3cce:	a0 91 29 40 	lds	r26, 0x4029	; 0x804029 <_ZL11g_xtal_freq+0x2>
    3cd2:	b0 91 2a 40 	lds	r27, 0x402A	; 0x80402a <_ZL11g_xtal_freq+0x3>
    3cd6:	8d a3       	std	Y+37, r24	; 0x25
    3cd8:	9e a3       	std	Y+38, r25	; 0x26
    3cda:	af a3       	std	Y+39, r26	; 0x27
    3cdc:	b8 a7       	std	Y+40, r27	; 0x28
    3cde:	9e 01       	movw	r18, r28
    3ce0:	2b 5d       	subi	r18, 0xDB	; 219
    3ce2:	3f 4f       	sbci	r19, 0xFF	; 255
    3ce4:	ce 01       	movw	r24, r28
    3ce6:	81 96       	adiw	r24, 0x21	; 33
    3ce8:	b9 01       	movw	r22, r18
    3cea:	0e 94 3a 24 	call	0x4874	; 0x4874 <_Z13reduce_by_gcdPmS_>
    3cee:	89 a1       	ldd	r24, Y+33	; 0x21
    3cf0:	9a a1       	ldd	r25, Y+34	; 0x22
    3cf2:	ab a1       	ldd	r26, Y+35	; 0x23
    3cf4:	bc a1       	ldd	r27, Y+36	; 0x24
    3cf6:	88 0f       	add	r24, r24
    3cf8:	99 1f       	adc	r25, r25
    3cfa:	aa 1f       	adc	r26, r26
    3cfc:	bb 1f       	adc	r27, r27
    3cfe:	88 0f       	add	r24, r24
    3d00:	99 1f       	adc	r25, r25
    3d02:	aa 1f       	adc	r26, r26
    3d04:	bb 1f       	adc	r27, r27
    3d06:	88 0f       	add	r24, r24
    3d08:	99 1f       	adc	r25, r25
    3d0a:	aa 1f       	adc	r26, r26
    3d0c:	bb 1f       	adc	r27, r27
    3d0e:	88 0f       	add	r24, r24
    3d10:	99 1f       	adc	r25, r25
    3d12:	aa 1f       	adc	r26, r26
    3d14:	bb 1f       	adc	r27, r27
    3d16:	88 0f       	add	r24, r24
    3d18:	99 1f       	adc	r25, r25
    3d1a:	aa 1f       	adc	r26, r26
    3d1c:	bb 1f       	adc	r27, r27
    3d1e:	88 0f       	add	r24, r24
    3d20:	99 1f       	adc	r25, r25
    3d22:	aa 1f       	adc	r26, r26
    3d24:	bb 1f       	adc	r27, r27
    3d26:	88 0f       	add	r24, r24
    3d28:	99 1f       	adc	r25, r25
    3d2a:	aa 1f       	adc	r26, r26
    3d2c:	bb 1f       	adc	r27, r27
    3d2e:	89 8b       	std	Y+17, r24	; 0x11
    3d30:	9a 8b       	std	Y+18, r25	; 0x12
    3d32:	ab 8b       	std	Y+19, r26	; 0x13
    3d34:	bc 8b       	std	Y+20, r27	; 0x14
    3d36:	2d a1       	ldd	r18, Y+37	; 0x25
    3d38:	3e a1       	ldd	r19, Y+38	; 0x26
    3d3a:	4f a1       	ldd	r20, Y+39	; 0x27
    3d3c:	58 a5       	ldd	r21, Y+40	; 0x28
    3d3e:	89 89       	ldd	r24, Y+17	; 0x11
    3d40:	9a 89       	ldd	r25, Y+18	; 0x12
    3d42:	ab 89       	ldd	r26, Y+19	; 0x13
    3d44:	bc 89       	ldd	r27, Y+20	; 0x14
    3d46:	bc 01       	movw	r22, r24
    3d48:	cd 01       	movw	r24, r26
    3d4a:	0e 94 f6 2b 	call	0x57ec	; 0x57ec <__udivmodsi4>
    3d4e:	da 01       	movw	r26, r20
    3d50:	c9 01       	movw	r24, r18
    3d52:	8d 8b       	std	Y+21, r24	; 0x15
    3d54:	9e 8b       	std	Y+22, r25	; 0x16
    3d56:	af 8b       	std	Y+23, r26	; 0x17
    3d58:	b8 8f       	std	Y+24, r27	; 0x18
    3d5a:	8d 85       	ldd	r24, Y+13	; 0x0d
    3d5c:	9e 85       	ldd	r25, Y+14	; 0x0e
    3d5e:	af 85       	ldd	r26, Y+15	; 0x0f
    3d60:	b8 89       	ldd	r27, Y+16	; 0x10
    3d62:	88 0f       	add	r24, r24
    3d64:	99 1f       	adc	r25, r25
    3d66:	aa 1f       	adc	r26, r26
    3d68:	bb 1f       	adc	r27, r27
    3d6a:	88 0f       	add	r24, r24
    3d6c:	99 1f       	adc	r25, r25
    3d6e:	aa 1f       	adc	r26, r26
    3d70:	bb 1f       	adc	r27, r27
    3d72:	88 0f       	add	r24, r24
    3d74:	99 1f       	adc	r25, r25
    3d76:	aa 1f       	adc	r26, r26
    3d78:	bb 1f       	adc	r27, r27
    3d7a:	88 0f       	add	r24, r24
    3d7c:	99 1f       	adc	r25, r25
    3d7e:	aa 1f       	adc	r26, r26
    3d80:	bb 1f       	adc	r27, r27
    3d82:	88 0f       	add	r24, r24
    3d84:	99 1f       	adc	r25, r25
    3d86:	aa 1f       	adc	r26, r26
    3d88:	bb 1f       	adc	r27, r27
    3d8a:	88 0f       	add	r24, r24
    3d8c:	99 1f       	adc	r25, r25
    3d8e:	aa 1f       	adc	r26, r26
    3d90:	bb 1f       	adc	r27, r27
    3d92:	88 0f       	add	r24, r24
    3d94:	99 1f       	adc	r25, r25
    3d96:	aa 1f       	adc	r26, r26
    3d98:	bb 1f       	adc	r27, r27
    3d9a:	9c 01       	movw	r18, r24
    3d9c:	ad 01       	movw	r20, r26
    3d9e:	8d 89       	ldd	r24, Y+21	; 0x15
    3da0:	9e 89       	ldd	r25, Y+22	; 0x16
    3da2:	af 89       	ldd	r26, Y+23	; 0x17
    3da4:	b8 8d       	ldd	r27, Y+24	; 0x18
    3da6:	82 0f       	add	r24, r18
    3da8:	93 1f       	adc	r25, r19
    3daa:	a4 1f       	adc	r26, r20
    3dac:	b5 1f       	adc	r27, r21
    3dae:	92 50       	subi	r25, 0x02	; 2
    3db0:	a1 09       	sbc	r26, r1
    3db2:	b1 09       	sbc	r27, r1
    3db4:	8b ab       	std	Y+51, r24	; 0x33
    3db6:	9c ab       	std	Y+52, r25	; 0x34
    3db8:	ad ab       	std	Y+53, r26	; 0x35
    3dba:	be ab       	std	Y+54, r27	; 0x36
    3dbc:	2d a1       	ldd	r18, Y+37	; 0x25
    3dbe:	3e a1       	ldd	r19, Y+38	; 0x26
    3dc0:	4f a1       	ldd	r20, Y+39	; 0x27
    3dc2:	58 a5       	ldd	r21, Y+40	; 0x28
    3dc4:	8d 89       	ldd	r24, Y+21	; 0x15
    3dc6:	9e 89       	ldd	r25, Y+22	; 0x16
    3dc8:	af 89       	ldd	r26, Y+23	; 0x17
    3dca:	b8 8d       	ldd	r27, Y+24	; 0x18
    3dcc:	bc 01       	movw	r22, r24
    3dce:	cd 01       	movw	r24, r26
    3dd0:	0e 94 e6 2b 	call	0x57cc	; 0x57cc <__mulsi3>
    3dd4:	9b 01       	movw	r18, r22
    3dd6:	ac 01       	movw	r20, r24
    3dd8:	89 89       	ldd	r24, Y+17	; 0x11
    3dda:	9a 89       	ldd	r25, Y+18	; 0x12
    3ddc:	ab 89       	ldd	r26, Y+19	; 0x13
    3dde:	bc 89       	ldd	r27, Y+20	; 0x14
    3de0:	82 1b       	sub	r24, r18
    3de2:	93 0b       	sbc	r25, r19
    3de4:	a4 0b       	sbc	r26, r20
    3de6:	b5 0b       	sbc	r27, r21
    3de8:	8f ab       	std	Y+55, r24	; 0x37
    3dea:	98 af       	std	Y+56, r25	; 0x38
    3dec:	a9 af       	std	Y+57, r26	; 0x39
    3dee:	ba af       	std	Y+58, r27	; 0x3a
    3df0:	8d a1       	ldd	r24, Y+37	; 0x25
    3df2:	9e a1       	ldd	r25, Y+38	; 0x26
    3df4:	af a1       	ldd	r26, Y+39	; 0x27
    3df6:	b8 a5       	ldd	r27, Y+40	; 0x28
    3df8:	8b af       	std	Y+59, r24	; 0x3b
    3dfa:	9c af       	std	Y+60, r25	; 0x3c
    3dfc:	ad af       	std	Y+61, r26	; 0x3d
    3dfe:	be af       	std	Y+62, r27	; 0x3e
    3e00:	89 81       	ldd	r24, Y+1	; 0x01
    3e02:	91 e0       	ldi	r25, 0x01	; 1
    3e04:	98 0f       	add	r25, r24
    3e06:	99 83       	std	Y+1, r25	; 0x01
    3e08:	88 2f       	mov	r24, r24
    3e0a:	90 e0       	ldi	r25, 0x00	; 0
    3e0c:	4c ad       	ldd	r20, Y+60	; 0x3c
    3e0e:	9e 01       	movw	r18, r28
    3e10:	27 5d       	subi	r18, 0xD7	; 215
    3e12:	3f 4f       	sbci	r19, 0xFF	; 255
    3e14:	82 0f       	add	r24, r18
    3e16:	93 1f       	adc	r25, r19
    3e18:	fc 01       	movw	r30, r24
    3e1a:	40 83       	st	Z, r20
    3e1c:	89 81       	ldd	r24, Y+1	; 0x01
    3e1e:	91 e0       	ldi	r25, 0x01	; 1
    3e20:	98 0f       	add	r25, r24
    3e22:	99 83       	std	Y+1, r25	; 0x01
    3e24:	88 2f       	mov	r24, r24
    3e26:	90 e0       	ldi	r25, 0x00	; 0
    3e28:	4b ad       	ldd	r20, Y+59	; 0x3b
    3e2a:	9e 01       	movw	r18, r28
    3e2c:	27 5d       	subi	r18, 0xD7	; 215
    3e2e:	3f 4f       	sbci	r19, 0xFF	; 255
    3e30:	82 0f       	add	r24, r18
    3e32:	93 1f       	adc	r25, r19
    3e34:	fc 01       	movw	r30, r24
    3e36:	40 83       	st	Z, r20
    3e38:	2d a9       	ldd	r18, Y+53	; 0x35
    3e3a:	89 81       	ldd	r24, Y+1	; 0x01
    3e3c:	91 e0       	ldi	r25, 0x01	; 1
    3e3e:	98 0f       	add	r25, r24
    3e40:	99 83       	std	Y+1, r25	; 0x01
    3e42:	88 2f       	mov	r24, r24
    3e44:	90 e0       	ldi	r25, 0x00	; 0
    3e46:	42 2f       	mov	r20, r18
    3e48:	43 70       	andi	r20, 0x03	; 3
    3e4a:	9e 01       	movw	r18, r28
    3e4c:	27 5d       	subi	r18, 0xD7	; 215
    3e4e:	3f 4f       	sbci	r19, 0xFF	; 255
    3e50:	82 0f       	add	r24, r18
    3e52:	93 1f       	adc	r25, r19
    3e54:	fc 01       	movw	r30, r24
    3e56:	40 83       	st	Z, r20
    3e58:	89 81       	ldd	r24, Y+1	; 0x01
    3e5a:	91 e0       	ldi	r25, 0x01	; 1
    3e5c:	98 0f       	add	r25, r24
    3e5e:	99 83       	std	Y+1, r25	; 0x01
    3e60:	88 2f       	mov	r24, r24
    3e62:	90 e0       	ldi	r25, 0x00	; 0
    3e64:	4c a9       	ldd	r20, Y+52	; 0x34
    3e66:	9e 01       	movw	r18, r28
    3e68:	27 5d       	subi	r18, 0xD7	; 215
    3e6a:	3f 4f       	sbci	r19, 0xFF	; 255
    3e6c:	82 0f       	add	r24, r18
    3e6e:	93 1f       	adc	r25, r19
    3e70:	fc 01       	movw	r30, r24
    3e72:	40 83       	st	Z, r20
    3e74:	89 81       	ldd	r24, Y+1	; 0x01
    3e76:	91 e0       	ldi	r25, 0x01	; 1
    3e78:	98 0f       	add	r25, r24
    3e7a:	99 83       	std	Y+1, r25	; 0x01
    3e7c:	88 2f       	mov	r24, r24
    3e7e:	90 e0       	ldi	r25, 0x00	; 0
    3e80:	4b a9       	ldd	r20, Y+51	; 0x33
    3e82:	9e 01       	movw	r18, r28
    3e84:	27 5d       	subi	r18, 0xD7	; 215
    3e86:	3f 4f       	sbci	r19, 0xFF	; 255
    3e88:	82 0f       	add	r24, r18
    3e8a:	93 1f       	adc	r25, r19
    3e8c:	fc 01       	movw	r30, r24
    3e8e:	40 83       	st	Z, r20
    3e90:	2d ad       	ldd	r18, Y+61	; 0x3d
    3e92:	89 81       	ldd	r24, Y+1	; 0x01
    3e94:	88 2f       	mov	r24, r24
    3e96:	90 e0       	ldi	r25, 0x00	; 0
    3e98:	42 2f       	mov	r20, r18
    3e9a:	42 95       	swap	r20
    3e9c:	40 7f       	andi	r20, 0xF0	; 240
    3e9e:	9e 01       	movw	r18, r28
    3ea0:	27 5d       	subi	r18, 0xD7	; 215
    3ea2:	3f 4f       	sbci	r19, 0xFF	; 255
    3ea4:	82 0f       	add	r24, r18
    3ea6:	93 1f       	adc	r25, r19
    3ea8:	fc 01       	movw	r30, r24
    3eaa:	40 83       	st	Z, r20
    3eac:	49 81       	ldd	r20, Y+1	; 0x01
    3eae:	81 e0       	ldi	r24, 0x01	; 1
    3eb0:	84 0f       	add	r24, r20
    3eb2:	89 83       	std	Y+1, r24	; 0x01
    3eb4:	84 2f       	mov	r24, r20
    3eb6:	90 e0       	ldi	r25, 0x00	; 0
    3eb8:	9e 01       	movw	r18, r28
    3eba:	27 5d       	subi	r18, 0xD7	; 215
    3ebc:	3f 4f       	sbci	r19, 0xFF	; 255
    3ebe:	82 0f       	add	r24, r18
    3ec0:	93 1f       	adc	r25, r19
    3ec2:	fc 01       	movw	r30, r24
    3ec4:	30 81       	ld	r19, Z
    3ec6:	89 ad       	ldd	r24, Y+57	; 0x39
    3ec8:	28 2f       	mov	r18, r24
    3eca:	2f 70       	andi	r18, 0x0F	; 15
    3ecc:	84 2f       	mov	r24, r20
    3ece:	90 e0       	ldi	r25, 0x00	; 0
    3ed0:	43 2f       	mov	r20, r19
    3ed2:	42 0f       	add	r20, r18
    3ed4:	9e 01       	movw	r18, r28
    3ed6:	27 5d       	subi	r18, 0xD7	; 215
    3ed8:	3f 4f       	sbci	r19, 0xFF	; 255
    3eda:	82 0f       	add	r24, r18
    3edc:	93 1f       	adc	r25, r19
    3ede:	fc 01       	movw	r30, r24
    3ee0:	40 83       	st	Z, r20
    3ee2:	89 81       	ldd	r24, Y+1	; 0x01
    3ee4:	91 e0       	ldi	r25, 0x01	; 1
    3ee6:	98 0f       	add	r25, r24
    3ee8:	99 83       	std	Y+1, r25	; 0x01
    3eea:	88 2f       	mov	r24, r24
    3eec:	90 e0       	ldi	r25, 0x00	; 0
    3eee:	48 ad       	ldd	r20, Y+56	; 0x38
    3ef0:	9e 01       	movw	r18, r28
    3ef2:	27 5d       	subi	r18, 0xD7	; 215
    3ef4:	3f 4f       	sbci	r19, 0xFF	; 255
    3ef6:	82 0f       	add	r24, r18
    3ef8:	93 1f       	adc	r25, r19
    3efa:	fc 01       	movw	r30, r24
    3efc:	40 83       	st	Z, r20
    3efe:	89 81       	ldd	r24, Y+1	; 0x01
    3f00:	91 e0       	ldi	r25, 0x01	; 1
    3f02:	98 0f       	add	r25, r24
    3f04:	99 83       	std	Y+1, r25	; 0x01
    3f06:	88 2f       	mov	r24, r24
    3f08:	90 e0       	ldi	r25, 0x00	; 0
    3f0a:	4f a9       	ldd	r20, Y+55	; 0x37
    3f0c:	9e 01       	movw	r18, r28
    3f0e:	27 5d       	subi	r18, 0xD7	; 215
    3f10:	3f 4f       	sbci	r19, 0xFF	; 255
    3f12:	82 0f       	add	r24, r18
    3f14:	93 1f       	adc	r25, r19
    3f16:	fc 01       	movw	r30, r24
    3f18:	40 83       	st	Z, r20
    3f1a:	8e 81       	ldd	r24, Y+6	; 0x06
    3f1c:	9f 81       	ldd	r25, Y+7	; 0x07
    3f1e:	01 97       	sbiw	r24, 0x01	; 1
    3f20:	61 f4       	brne	.+24     	; 0x3f3a <si5351_init_for_quad+0x3a6>
    3f22:	ce 01       	movw	r24, r28
    3f24:	89 96       	adiw	r24, 0x29	; 41
    3f26:	49 81       	ldd	r20, Y+1	; 0x01
    3f28:	bc 01       	movw	r22, r24
    3f2a:	8a e1       	ldi	r24, 0x1A	; 26
    3f2c:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    3f30:	88 23       	and	r24, r24
    3f32:	79 f0       	breq	.+30     	; 0x3f52 <si5351_init_for_quad+0x3be>
    3f34:	8b ef       	ldi	r24, 0xFB	; 251
    3f36:	90 e0       	ldi	r25, 0x00	; 0
    3f38:	52 c1       	rjmp	.+676    	; 0x41de <__DATA_REGION_LENGTH__+0x1de>
    3f3a:	ce 01       	movw	r24, r28
    3f3c:	89 96       	adiw	r24, 0x29	; 41
    3f3e:	49 81       	ldd	r20, Y+1	; 0x01
    3f40:	bc 01       	movw	r22, r24
    3f42:	82 e2       	ldi	r24, 0x22	; 34
    3f44:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    3f48:	88 23       	and	r24, r24
    3f4a:	19 f0       	breq	.+6      	; 0x3f52 <si5351_init_for_quad+0x3be>
    3f4c:	8b ef       	ldi	r24, 0xFB	; 251
    3f4e:	90 e0       	ldi	r25, 0x00	; 0
    3f50:	46 c1       	rjmp	.+652    	; 0x41de <__DATA_REGION_LENGTH__+0x1de>
    3f52:	8e 81       	ldd	r24, Y+6	; 0x06
    3f54:	9f 81       	ldd	r25, Y+7	; 0x07
    3f56:	bc 01       	movw	r22, r24
    3f58:	80 e0       	ldi	r24, 0x00	; 0
    3f5a:	90 e0       	ldi	r25, 0x00	; 0
    3f5c:	0e 94 51 25 	call	0x4aa2	; 0x4aa2 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll>
    3f60:	88 23       	and	r24, r24
    3f62:	19 f0       	breq	.+6      	; 0x3f6a <si5351_init_for_quad+0x3d6>
    3f64:	8b ef       	ldi	r24, 0xFB	; 251
    3f66:	90 e0       	ldi	r25, 0x00	; 0
    3f68:	3a c1       	rjmp	.+628    	; 0x41de <__DATA_REGION_LENGTH__+0x1de>
    3f6a:	8e 81       	ldd	r24, Y+6	; 0x06
    3f6c:	9f 81       	ldd	r25, Y+7	; 0x07
    3f6e:	bc 01       	movw	r22, r24
    3f70:	81 e0       	ldi	r24, 0x01	; 1
    3f72:	90 e0       	ldi	r25, 0x00	; 0
    3f74:	0e 94 51 25 	call	0x4aa2	; 0x4aa2 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll>
    3f78:	88 23       	and	r24, r24
    3f7a:	19 f0       	breq	.+6      	; 0x3f82 <si5351_init_for_quad+0x3ee>
    3f7c:	8b ef       	ldi	r24, 0xFB	; 251
    3f7e:	90 e0       	ldi	r25, 0x00	; 0
    3f80:	2e c1       	rjmp	.+604    	; 0x41de <__DATA_REGION_LENGTH__+0x1de>
    3f82:	8a 81       	ldd	r24, Y+2	; 0x02
    3f84:	9b 81       	ldd	r25, Y+3	; 0x03
    3f86:	ac 81       	ldd	r26, Y+4	; 0x04
    3f88:	bd 81       	ldd	r27, Y+5	; 0x05
    3f8a:	89 2b       	or	r24, r25
    3f8c:	8a 2b       	or	r24, r26
    3f8e:	8b 2b       	or	r24, r27
    3f90:	09 f4       	brne	.+2      	; 0x3f94 <si5351_init_for_quad+0x400>
    3f92:	d1 c0       	rjmp	.+418    	; 0x4136 <__DATA_REGION_LENGTH__+0x136>
    3f94:	86 e5       	ldi	r24, 0x56	; 86
    3f96:	90 e0       	ldi	r25, 0x00	; 0
    3f98:	a0 e0       	ldi	r26, 0x00	; 0
    3f9a:	b0 e0       	ldi	r27, 0x00	; 0
    3f9c:	8d 87       	std	Y+13, r24	; 0x0d
    3f9e:	9e 87       	std	Y+14, r25	; 0x0e
    3fa0:	af 87       	std	Y+15, r26	; 0x0f
    3fa2:	b8 8b       	std	Y+16, r27	; 0x10
    3fa4:	19 a2       	std	Y+33, r1	; 0x21
    3fa6:	1a a2       	std	Y+34, r1	; 0x22
    3fa8:	1b a2       	std	Y+35, r1	; 0x23
    3faa:	1c a2       	std	Y+36, r1	; 0x24
    3fac:	81 e0       	ldi	r24, 0x01	; 1
    3fae:	90 e0       	ldi	r25, 0x00	; 0
    3fb0:	a0 e0       	ldi	r26, 0x00	; 0
    3fb2:	b0 e0       	ldi	r27, 0x00	; 0
    3fb4:	8d a3       	std	Y+37, r24	; 0x25
    3fb6:	9e a3       	std	Y+38, r25	; 0x26
    3fb8:	af a3       	std	Y+39, r26	; 0x27
    3fba:	b8 a7       	std	Y+40, r27	; 0x28
    3fbc:	89 a1       	ldd	r24, Y+33	; 0x21
    3fbe:	9a a1       	ldd	r25, Y+34	; 0x22
    3fc0:	ab a1       	ldd	r26, Y+35	; 0x23
    3fc2:	bc a1       	ldd	r27, Y+36	; 0x24
    3fc4:	88 0f       	add	r24, r24
    3fc6:	99 1f       	adc	r25, r25
    3fc8:	aa 1f       	adc	r26, r26
    3fca:	bb 1f       	adc	r27, r27
    3fcc:	88 0f       	add	r24, r24
    3fce:	99 1f       	adc	r25, r25
    3fd0:	aa 1f       	adc	r26, r26
    3fd2:	bb 1f       	adc	r27, r27
    3fd4:	88 0f       	add	r24, r24
    3fd6:	99 1f       	adc	r25, r25
    3fd8:	aa 1f       	adc	r26, r26
    3fda:	bb 1f       	adc	r27, r27
    3fdc:	88 0f       	add	r24, r24
    3fde:	99 1f       	adc	r25, r25
    3fe0:	aa 1f       	adc	r26, r26
    3fe2:	bb 1f       	adc	r27, r27
    3fe4:	88 0f       	add	r24, r24
    3fe6:	99 1f       	adc	r25, r25
    3fe8:	aa 1f       	adc	r26, r26
    3fea:	bb 1f       	adc	r27, r27
    3fec:	88 0f       	add	r24, r24
    3fee:	99 1f       	adc	r25, r25
    3ff0:	aa 1f       	adc	r26, r26
    3ff2:	bb 1f       	adc	r27, r27
    3ff4:	88 0f       	add	r24, r24
    3ff6:	99 1f       	adc	r25, r25
    3ff8:	aa 1f       	adc	r26, r26
    3ffa:	bb 1f       	adc	r27, r27
    3ffc:	89 8f       	std	Y+25, r24	; 0x19
    3ffe:	9a 8f       	std	Y+26, r25	; 0x1a
    4000:	ab 8f       	std	Y+27, r26	; 0x1b
    4002:	bc 8f       	std	Y+28, r27	; 0x1c
    4004:	2d a1       	ldd	r18, Y+37	; 0x25
    4006:	3e a1       	ldd	r19, Y+38	; 0x26
    4008:	4f a1       	ldd	r20, Y+39	; 0x27
    400a:	58 a5       	ldd	r21, Y+40	; 0x28
    400c:	89 8d       	ldd	r24, Y+25	; 0x19
    400e:	9a 8d       	ldd	r25, Y+26	; 0x1a
    4010:	ab 8d       	ldd	r26, Y+27	; 0x1b
    4012:	bc 8d       	ldd	r27, Y+28	; 0x1c
    4014:	bc 01       	movw	r22, r24
    4016:	cd 01       	movw	r24, r26
    4018:	0e 94 f6 2b 	call	0x57ec	; 0x57ec <__udivmodsi4>
    401c:	da 01       	movw	r26, r20
    401e:	c9 01       	movw	r24, r18
    4020:	8d 8f       	std	Y+29, r24	; 0x1d
    4022:	9e 8f       	std	Y+30, r25	; 0x1e
    4024:	af 8f       	std	Y+31, r26	; 0x1f
    4026:	b8 a3       	std	Y+32, r27	; 0x20
    4028:	8d 85       	ldd	r24, Y+13	; 0x0d
    402a:	9e 85       	ldd	r25, Y+14	; 0x0e
    402c:	af 85       	ldd	r26, Y+15	; 0x0f
    402e:	b8 89       	ldd	r27, Y+16	; 0x10
    4030:	88 0f       	add	r24, r24
    4032:	99 1f       	adc	r25, r25
    4034:	aa 1f       	adc	r26, r26
    4036:	bb 1f       	adc	r27, r27
    4038:	88 0f       	add	r24, r24
    403a:	99 1f       	adc	r25, r25
    403c:	aa 1f       	adc	r26, r26
    403e:	bb 1f       	adc	r27, r27
    4040:	88 0f       	add	r24, r24
    4042:	99 1f       	adc	r25, r25
    4044:	aa 1f       	adc	r26, r26
    4046:	bb 1f       	adc	r27, r27
    4048:	88 0f       	add	r24, r24
    404a:	99 1f       	adc	r25, r25
    404c:	aa 1f       	adc	r26, r26
    404e:	bb 1f       	adc	r27, r27
    4050:	88 0f       	add	r24, r24
    4052:	99 1f       	adc	r25, r25
    4054:	aa 1f       	adc	r26, r26
    4056:	bb 1f       	adc	r27, r27
    4058:	88 0f       	add	r24, r24
    405a:	99 1f       	adc	r25, r25
    405c:	aa 1f       	adc	r26, r26
    405e:	bb 1f       	adc	r27, r27
    4060:	88 0f       	add	r24, r24
    4062:	99 1f       	adc	r25, r25
    4064:	aa 1f       	adc	r26, r26
    4066:	bb 1f       	adc	r27, r27
    4068:	9c 01       	movw	r18, r24
    406a:	ad 01       	movw	r20, r26
    406c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    406e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4070:	af 8d       	ldd	r26, Y+31	; 0x1f
    4072:	b8 a1       	ldd	r27, Y+32	; 0x20
    4074:	82 0f       	add	r24, r18
    4076:	93 1f       	adc	r25, r19
    4078:	a4 1f       	adc	r26, r20
    407a:	b5 1f       	adc	r27, r21
    407c:	92 50       	subi	r25, 0x02	; 2
    407e:	a1 09       	sbc	r26, r1
    4080:	b1 09       	sbc	r27, r1
    4082:	8b ab       	std	Y+51, r24	; 0x33
    4084:	9c ab       	std	Y+52, r25	; 0x34
    4086:	ad ab       	std	Y+53, r26	; 0x35
    4088:	be ab       	std	Y+54, r27	; 0x36
    408a:	2d a1       	ldd	r18, Y+37	; 0x25
    408c:	3e a1       	ldd	r19, Y+38	; 0x26
    408e:	4f a1       	ldd	r20, Y+39	; 0x27
    4090:	58 a5       	ldd	r21, Y+40	; 0x28
    4092:	8d 8d       	ldd	r24, Y+29	; 0x1d
    4094:	9e 8d       	ldd	r25, Y+30	; 0x1e
    4096:	af 8d       	ldd	r26, Y+31	; 0x1f
    4098:	b8 a1       	ldd	r27, Y+32	; 0x20
    409a:	bc 01       	movw	r22, r24
    409c:	cd 01       	movw	r24, r26
    409e:	0e 94 e6 2b 	call	0x57cc	; 0x57cc <__mulsi3>
    40a2:	9b 01       	movw	r18, r22
    40a4:	ac 01       	movw	r20, r24
    40a6:	89 8d       	ldd	r24, Y+25	; 0x19
    40a8:	9a 8d       	ldd	r25, Y+26	; 0x1a
    40aa:	ab 8d       	ldd	r26, Y+27	; 0x1b
    40ac:	bc 8d       	ldd	r27, Y+28	; 0x1c
    40ae:	82 1b       	sub	r24, r18
    40b0:	93 0b       	sbc	r25, r19
    40b2:	a4 0b       	sbc	r26, r20
    40b4:	b5 0b       	sbc	r27, r21
    40b6:	8f ab       	std	Y+55, r24	; 0x37
    40b8:	98 af       	std	Y+56, r25	; 0x38
    40ba:	a9 af       	std	Y+57, r26	; 0x39
    40bc:	ba af       	std	Y+58, r27	; 0x3a
    40be:	8d a1       	ldd	r24, Y+37	; 0x25
    40c0:	9e a1       	ldd	r25, Y+38	; 0x26
    40c2:	af a1       	ldd	r26, Y+39	; 0x27
    40c4:	b8 a5       	ldd	r27, Y+40	; 0x28
    40c6:	8b af       	std	Y+59, r24	; 0x3b
    40c8:	9c af       	std	Y+60, r25	; 0x3c
    40ca:	ad af       	std	Y+61, r26	; 0x3d
    40cc:	be af       	std	Y+62, r27	; 0x3e
    40ce:	8a 85       	ldd	r24, Y+10	; 0x0a
    40d0:	8f 93       	push	r24
    40d2:	88 84       	ldd	r8, Y+8	; 0x08
    40d4:	a9 84       	ldd	r10, Y+9	; 0x09
    40d6:	cb a8       	ldd	r12, Y+51	; 0x33
    40d8:	dc a8       	ldd	r13, Y+52	; 0x34
    40da:	ed a8       	ldd	r14, Y+53	; 0x35
    40dc:	fe a8       	ldd	r15, Y+54	; 0x36
    40de:	0f a9       	ldd	r16, Y+55	; 0x37
    40e0:	18 ad       	ldd	r17, Y+56	; 0x38
    40e2:	29 ad       	ldd	r18, Y+57	; 0x39
    40e4:	3a ad       	ldd	r19, Y+58	; 0x3a
    40e6:	4b ad       	ldd	r20, Y+59	; 0x3b
    40e8:	5c ad       	ldd	r21, Y+60	; 0x3c
    40ea:	6d ad       	ldd	r22, Y+61	; 0x3d
    40ec:	7e ad       	ldd	r23, Y+62	; 0x3e
    40ee:	80 e0       	ldi	r24, 0x00	; 0
    40f0:	90 e0       	ldi	r25, 0x00	; 0
    40f2:	0e 94 92 25 	call	0x4b24	; 0x4b24 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb>
    40f6:	0f 90       	pop	r0
    40f8:	88 23       	and	r24, r24
    40fa:	19 f0       	breq	.+6      	; 0x4102 <__DATA_REGION_LENGTH__+0x102>
    40fc:	8b ef       	ldi	r24, 0xFB	; 251
    40fe:	90 e0       	ldi	r25, 0x00	; 0
    4100:	6e c0       	rjmp	.+220    	; 0x41de <__DATA_REGION_LENGTH__+0x1de>
    4102:	8a 85       	ldd	r24, Y+10	; 0x0a
    4104:	8f 93       	push	r24
    4106:	88 84       	ldd	r8, Y+8	; 0x08
    4108:	a9 84       	ldd	r10, Y+9	; 0x09
    410a:	cb a8       	ldd	r12, Y+51	; 0x33
    410c:	dc a8       	ldd	r13, Y+52	; 0x34
    410e:	ed a8       	ldd	r14, Y+53	; 0x35
    4110:	fe a8       	ldd	r15, Y+54	; 0x36
    4112:	0f a9       	ldd	r16, Y+55	; 0x37
    4114:	18 ad       	ldd	r17, Y+56	; 0x38
    4116:	29 ad       	ldd	r18, Y+57	; 0x39
    4118:	3a ad       	ldd	r19, Y+58	; 0x3a
    411a:	4b ad       	ldd	r20, Y+59	; 0x3b
    411c:	5c ad       	ldd	r21, Y+60	; 0x3c
    411e:	6d ad       	ldd	r22, Y+61	; 0x3d
    4120:	7e ad       	ldd	r23, Y+62	; 0x3e
    4122:	81 e0       	ldi	r24, 0x01	; 1
    4124:	90 e0       	ldi	r25, 0x00	; 0
    4126:	0e 94 92 25 	call	0x4b24	; 0x4b24 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb>
    412a:	0f 90       	pop	r0
    412c:	88 23       	and	r24, r24
    412e:	19 f0       	breq	.+6      	; 0x4136 <__DATA_REGION_LENGTH__+0x136>
    4130:	8b ef       	ldi	r24, 0xFB	; 251
    4132:	90 e0       	ldi	r25, 0x00	; 0
    4134:	54 c0       	rjmp	.+168    	; 0x41de <__DATA_REGION_LENGTH__+0x1de>
    4136:	2a 81       	ldd	r18, Y+2	; 0x02
    4138:	3b 81       	ldd	r19, Y+3	; 0x03
    413a:	4c 81       	ldd	r20, Y+4	; 0x04
    413c:	5d 81       	ldd	r21, Y+5	; 0x05
    413e:	ce 01       	movw	r24, r28
    4140:	8f 5b       	subi	r24, 0xBF	; 191
    4142:	9f 4f       	sbci	r25, 0xFF	; 255
    4144:	fc 01       	movw	r30, r24
    4146:	80 81       	ld	r24, Z
    4148:	91 81       	ldd	r25, Z+1	; 0x01
    414a:	a2 81       	ldd	r26, Z+2	; 0x02
    414c:	b3 81       	ldd	r27, Z+3	; 0x03
    414e:	bc 01       	movw	r22, r24
    4150:	cd 01       	movw	r24, r26
    4152:	0e 94 e7 23 	call	0x47ce	; 0x47ce <_Z18si5351_set_phase90mm>
    4156:	8e 81       	ldd	r24, Y+6	; 0x06
    4158:	9f 81       	ldd	r25, Y+7	; 0x07
    415a:	0e 94 f8 22 	call	0x45f0	; 0x45f0 <_Z16si5351_pll_reset10si5351_pll>
    415e:	80 91 18 41 	lds	r24, 0x4118	; 0x804118 <_ZL17enabledClocksMask>
    4162:	80 95       	com	r24
    4164:	8f af       	std	Y+63, r24	; 0x3f
    4166:	ce 01       	movw	r24, r28
    4168:	cf 96       	adiw	r24, 0x3f	; 63
    416a:	41 e0       	ldi	r20, 0x01	; 1
    416c:	bc 01       	movw	r22, r24
    416e:	83 e0       	ldi	r24, 0x03	; 3
    4170:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    4174:	88 23       	and	r24, r24
    4176:	19 f0       	breq	.+6      	; 0x417e <__DATA_REGION_LENGTH__+0x17e>
    4178:	8b ef       	ldi	r24, 0xFB	; 251
    417a:	90 e0       	ldi	r25, 0x00	; 0
    417c:	30 c0       	rjmp	.+96     	; 0x41de <__DATA_REGION_LENGTH__+0x1de>
    417e:	8e 81       	ldd	r24, Y+6	; 0x06
    4180:	9f 81       	ldd	r25, Y+7	; 0x07
    4182:	01 97       	sbiw	r24, 0x01	; 1
    4184:	d1 f4       	brne	.+52     	; 0x41ba <__DATA_REGION_LENGTH__+0x1ba>
    4186:	8c e4       	ldi	r24, 0x4C	; 76
    4188:	8f af       	std	Y+63, r24	; 0x3f
    418a:	ce 01       	movw	r24, r28
    418c:	cf 96       	adiw	r24, 0x3f	; 63
    418e:	41 e0       	ldi	r20, 0x01	; 1
    4190:	bc 01       	movw	r22, r24
    4192:	8b 85       	ldd	r24, Y+11	; 0x0b
    4194:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    4198:	88 23       	and	r24, r24
    419a:	19 f0       	breq	.+6      	; 0x41a2 <__DATA_REGION_LENGTH__+0x1a2>
    419c:	8b ef       	ldi	r24, 0xFB	; 251
    419e:	90 e0       	ldi	r25, 0x00	; 0
    41a0:	1e c0       	rjmp	.+60     	; 0x41de <__DATA_REGION_LENGTH__+0x1de>
    41a2:	ce 01       	movw	r24, r28
    41a4:	cf 96       	adiw	r24, 0x3f	; 63
    41a6:	41 e0       	ldi	r20, 0x01	; 1
    41a8:	bc 01       	movw	r22, r24
    41aa:	8c 85       	ldd	r24, Y+12	; 0x0c
    41ac:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    41b0:	88 23       	and	r24, r24
    41b2:	19 f0       	breq	.+6      	; 0x41ba <__DATA_REGION_LENGTH__+0x1ba>
    41b4:	8b ef       	ldi	r24, 0xFB	; 251
    41b6:	90 e0       	ldi	r25, 0x00	; 0
    41b8:	12 c0       	rjmp	.+36     	; 0x41de <__DATA_REGION_LENGTH__+0x1de>
    41ba:	ce 01       	movw	r24, r28
    41bc:	8f 5b       	subi	r24, 0xBF	; 191
    41be:	9f 4f       	sbci	r25, 0xFF	; 255
    41c0:	fc 01       	movw	r30, r24
    41c2:	80 81       	ld	r24, Z
    41c4:	91 81       	ldd	r25, Z+1	; 0x01
    41c6:	a2 81       	ldd	r26, Z+2	; 0x02
    41c8:	b3 81       	ldd	r27, Z+3	; 0x03
    41ca:	80 93 23 40 	sts	0x4023, r24	; 0x804023 <_ZL20quadFrequencySetting>
    41ce:	90 93 24 40 	sts	0x4024, r25	; 0x804024 <_ZL20quadFrequencySetting+0x1>
    41d2:	a0 93 25 40 	sts	0x4025, r26	; 0x804025 <_ZL20quadFrequencySetting+0x2>
    41d6:	b0 93 26 40 	sts	0x4026, r27	; 0x804026 <_ZL20quadFrequencySetting+0x3>
    41da:	80 e0       	ldi	r24, 0x00	; 0
    41dc:	90 e0       	ldi	r25, 0x00	; 0
    41de:	cc 5b       	subi	r28, 0xBC	; 188
    41e0:	df 4f       	sbci	r29, 0xFF	; 255
    41e2:	cd bf       	out	0x3d, r28	; 61
    41e4:	de bf       	out	0x3e, r29	; 62
    41e6:	df 91       	pop	r29
    41e8:	cf 91       	pop	r28
    41ea:	1f 91       	pop	r17
    41ec:	0f 91       	pop	r16
    41ee:	ff 90       	pop	r15
    41f0:	ef 90       	pop	r14
    41f2:	df 90       	pop	r13
    41f4:	cf 90       	pop	r12
    41f6:	af 90       	pop	r10
    41f8:	8f 90       	pop	r8
    41fa:	08 95       	ret

000041fc <si5351_set_quad_frequency>:
    41fc:	cf 93       	push	r28
    41fe:	df 93       	push	r29
    4200:	cd b7       	in	r28, 0x3d	; 61
    4202:	de b7       	in	r29, 0x3e	; 62
    4204:	e7 97       	sbiw	r28, 0x37	; 55
    4206:	cd bf       	out	0x3d, r28	; 61
    4208:	de bf       	out	0x3e, r29	; 62
    420a:	8e ab       	std	Y+54, r24	; 0x36
    420c:	9f ab       	std	Y+55, r25	; 0x37
    420e:	19 82       	std	Y+1, r1	; 0x01
    4210:	1a 82       	std	Y+2, r1	; 0x02
    4212:	1b 82       	std	Y+3, r1	; 0x03
    4214:	1c 82       	std	Y+4, r1	; 0x04
    4216:	1d 82       	std	Y+5, r1	; 0x05
    4218:	81 e0       	ldi	r24, 0x01	; 1
    421a:	90 e0       	ldi	r25, 0x00	; 0
    421c:	8e 83       	std	Y+6, r24	; 0x06
    421e:	9f 83       	std	Y+7, r25	; 0x07
    4220:	90 91 25 41 	lds	r25, 0x4125	; 0x804125 <g_si5351_initialized>
    4224:	81 e0       	ldi	r24, 0x01	; 1
    4226:	89 27       	eor	r24, r25
    4228:	88 23       	and	r24, r24
    422a:	19 f0       	breq	.+6      	; 0x4232 <si5351_set_quad_frequency+0x36>
    422c:	80 e0       	ldi	r24, 0x00	; 0
    422e:	90 e0       	ldi	r25, 0x00	; 0
    4230:	d9 c1       	rjmp	.+946    	; 0x45e4 <si5351_set_quad_frequency+0x3e8>
    4232:	80 91 18 41 	lds	r24, 0x4118	; 0x804118 <_ZL17enabledClocksMask>
    4236:	83 60       	ori	r24, 0x03	; 3
    4238:	80 93 18 41 	sts	0x4118, r24	; 0x804118 <_ZL17enabledClocksMask>
    423c:	8e a9       	ldd	r24, Y+54	; 0x36
    423e:	9f a9       	ldd	r25, Y+55	; 0x37
    4240:	01 97       	sbiw	r24, 0x01	; 1
    4242:	a9 f4       	brne	.+42     	; 0x426e <si5351_set_quad_frequency+0x72>
    4244:	80 91 23 40 	lds	r24, 0x4023	; 0x804023 <_ZL20quadFrequencySetting>
    4248:	90 91 24 40 	lds	r25, 0x4024	; 0x804024 <_ZL20quadFrequencySetting+0x1>
    424c:	a0 91 25 40 	lds	r26, 0x4025	; 0x804025 <_ZL20quadFrequencySetting+0x2>
    4250:	b0 91 26 40 	lds	r27, 0x4026	; 0x804026 <_ZL20quadFrequencySetting+0x3>
    4254:	8c 59       	subi	r24, 0x9C	; 156
    4256:	9f 4f       	sbci	r25, 0xFF	; 255
    4258:	af 4f       	sbci	r26, 0xFF	; 255
    425a:	bf 4f       	sbci	r27, 0xFF	; 255
    425c:	80 93 23 40 	sts	0x4023, r24	; 0x804023 <_ZL20quadFrequencySetting>
    4260:	90 93 24 40 	sts	0x4024, r25	; 0x804024 <_ZL20quadFrequencySetting+0x1>
    4264:	a0 93 25 40 	sts	0x4025, r26	; 0x804025 <_ZL20quadFrequencySetting+0x2>
    4268:	b0 93 26 40 	sts	0x4026, r27	; 0x804026 <_ZL20quadFrequencySetting+0x3>
    426c:	14 c0       	rjmp	.+40     	; 0x4296 <si5351_set_quad_frequency+0x9a>
    426e:	80 91 23 40 	lds	r24, 0x4023	; 0x804023 <_ZL20quadFrequencySetting>
    4272:	90 91 24 40 	lds	r25, 0x4024	; 0x804024 <_ZL20quadFrequencySetting+0x1>
    4276:	a0 91 25 40 	lds	r26, 0x4025	; 0x804025 <_ZL20quadFrequencySetting+0x2>
    427a:	b0 91 26 40 	lds	r27, 0x4026	; 0x804026 <_ZL20quadFrequencySetting+0x3>
    427e:	84 56       	subi	r24, 0x64	; 100
    4280:	91 09       	sbc	r25, r1
    4282:	a1 09       	sbc	r26, r1
    4284:	b1 09       	sbc	r27, r1
    4286:	80 93 23 40 	sts	0x4023, r24	; 0x804023 <_ZL20quadFrequencySetting>
    428a:	90 93 24 40 	sts	0x4024, r25	; 0x804024 <_ZL20quadFrequencySetting+0x1>
    428e:	a0 93 25 40 	sts	0x4025, r26	; 0x804025 <_ZL20quadFrequencySetting+0x2>
    4292:	b0 93 26 40 	sts	0x4026, r27	; 0x804026 <_ZL20quadFrequencySetting+0x3>
    4296:	80 91 23 40 	lds	r24, 0x4023	; 0x804023 <_ZL20quadFrequencySetting>
    429a:	90 91 24 40 	lds	r25, 0x4024	; 0x804024 <_ZL20quadFrequencySetting+0x1>
    429e:	a0 91 25 40 	lds	r26, 0x4025	; 0x804025 <_ZL20quadFrequencySetting+0x2>
    42a2:	b0 91 26 40 	lds	r27, 0x4026	; 0x804026 <_ZL20quadFrequencySetting+0x3>
    42a6:	88 87       	std	Y+8, r24	; 0x08
    42a8:	99 87       	std	Y+9, r25	; 0x09
    42aa:	aa 87       	std	Y+10, r26	; 0x0a
    42ac:	bb 87       	std	Y+11, r27	; 0x0b
    42ae:	88 85       	ldd	r24, Y+8	; 0x08
    42b0:	99 85       	ldd	r25, Y+9	; 0x09
    42b2:	aa 85       	ldd	r26, Y+10	; 0x0a
    42b4:	bb 85       	ldd	r27, Y+11	; 0x0b
    42b6:	80 93 19 41 	sts	0x4119, r24	; 0x804119 <_ZL9clock_out>
    42ba:	90 93 1a 41 	sts	0x411A, r25	; 0x80411a <_ZL9clock_out+0x1>
    42be:	a0 93 1b 41 	sts	0x411B, r26	; 0x80411b <_ZL9clock_out+0x2>
    42c2:	b0 93 1c 41 	sts	0x411C, r27	; 0x80411c <_ZL9clock_out+0x3>
    42c6:	88 85       	ldd	r24, Y+8	; 0x08
    42c8:	99 85       	ldd	r25, Y+9	; 0x09
    42ca:	aa 85       	ldd	r26, Y+10	; 0x0a
    42cc:	bb 85       	ldd	r27, Y+11	; 0x0b
    42ce:	80 93 1d 41 	sts	0x411D, r24	; 0x80411d <_ZL9clock_out+0x4>
    42d2:	90 93 1e 41 	sts	0x411E, r25	; 0x80411e <_ZL9clock_out+0x5>
    42d6:	a0 93 1f 41 	sts	0x411F, r26	; 0x80411f <_ZL9clock_out+0x6>
    42da:	b0 93 20 41 	sts	0x4120, r27	; 0x804120 <_ZL9clock_out+0x7>
    42de:	28 85       	ldd	r18, Y+8	; 0x08
    42e0:	39 85       	ldd	r19, Y+9	; 0x09
    42e2:	4a 85       	ldd	r20, Y+10	; 0x0a
    42e4:	5b 85       	ldd	r21, Y+11	; 0x0b
    42e6:	86 e5       	ldi	r24, 0x56	; 86
    42e8:	90 e0       	ldi	r25, 0x00	; 0
    42ea:	dc 01       	movw	r26, r24
    42ec:	0e 94 21 2c 	call	0x5842	; 0x5842 <__muluhisi3>
    42f0:	dc 01       	movw	r26, r24
    42f2:	cb 01       	movw	r24, r22
    42f4:	8a 83       	std	Y+2, r24	; 0x02
    42f6:	9b 83       	std	Y+3, r25	; 0x03
    42f8:	ac 83       	std	Y+4, r26	; 0x04
    42fa:	bd 83       	std	Y+5, r27	; 0x05
    42fc:	20 91 27 40 	lds	r18, 0x4027	; 0x804027 <_ZL11g_xtal_freq>
    4300:	30 91 28 40 	lds	r19, 0x4028	; 0x804028 <_ZL11g_xtal_freq+0x1>
    4304:	40 91 29 40 	lds	r20, 0x4029	; 0x804029 <_ZL11g_xtal_freq+0x2>
    4308:	50 91 2a 40 	lds	r21, 0x402A	; 0x80402a <_ZL11g_xtal_freq+0x3>
    430c:	8a 81       	ldd	r24, Y+2	; 0x02
    430e:	9b 81       	ldd	r25, Y+3	; 0x03
    4310:	ac 81       	ldd	r26, Y+4	; 0x04
    4312:	bd 81       	ldd	r27, Y+5	; 0x05
    4314:	bc 01       	movw	r22, r24
    4316:	cd 01       	movw	r24, r26
    4318:	0e 94 f6 2b 	call	0x57ec	; 0x57ec <__udivmodsi4>
    431c:	da 01       	movw	r26, r20
    431e:	c9 01       	movw	r24, r18
    4320:	8c 87       	std	Y+12, r24	; 0x0c
    4322:	9d 87       	std	Y+13, r25	; 0x0d
    4324:	ae 87       	std	Y+14, r26	; 0x0e
    4326:	bf 87       	std	Y+15, r27	; 0x0f
    4328:	20 91 27 40 	lds	r18, 0x4027	; 0x804027 <_ZL11g_xtal_freq>
    432c:	30 91 28 40 	lds	r19, 0x4028	; 0x804028 <_ZL11g_xtal_freq+0x1>
    4330:	40 91 29 40 	lds	r20, 0x4029	; 0x804029 <_ZL11g_xtal_freq+0x2>
    4334:	50 91 2a 40 	lds	r21, 0x402A	; 0x80402a <_ZL11g_xtal_freq+0x3>
    4338:	8a 81       	ldd	r24, Y+2	; 0x02
    433a:	9b 81       	ldd	r25, Y+3	; 0x03
    433c:	ac 81       	ldd	r26, Y+4	; 0x04
    433e:	bd 81       	ldd	r27, Y+5	; 0x05
    4340:	bc 01       	movw	r22, r24
    4342:	cd 01       	movw	r24, r26
    4344:	0e 94 f6 2b 	call	0x57ec	; 0x57ec <__udivmodsi4>
    4348:	dc 01       	movw	r26, r24
    434a:	cb 01       	movw	r24, r22
    434c:	88 8f       	std	Y+24, r24	; 0x18
    434e:	99 8f       	std	Y+25, r25	; 0x19
    4350:	aa 8f       	std	Y+26, r26	; 0x1a
    4352:	bb 8f       	std	Y+27, r27	; 0x1b
    4354:	80 91 27 40 	lds	r24, 0x4027	; 0x804027 <_ZL11g_xtal_freq>
    4358:	90 91 28 40 	lds	r25, 0x4028	; 0x804028 <_ZL11g_xtal_freq+0x1>
    435c:	a0 91 29 40 	lds	r26, 0x4029	; 0x804029 <_ZL11g_xtal_freq+0x2>
    4360:	b0 91 2a 40 	lds	r27, 0x402A	; 0x80402a <_ZL11g_xtal_freq+0x3>
    4364:	8c 8f       	std	Y+28, r24	; 0x1c
    4366:	9d 8f       	std	Y+29, r25	; 0x1d
    4368:	ae 8f       	std	Y+30, r26	; 0x1e
    436a:	bf 8f       	std	Y+31, r27	; 0x1f
    436c:	9e 01       	movw	r18, r28
    436e:	24 5e       	subi	r18, 0xE4	; 228
    4370:	3f 4f       	sbci	r19, 0xFF	; 255
    4372:	ce 01       	movw	r24, r28
    4374:	48 96       	adiw	r24, 0x18	; 24
    4376:	b9 01       	movw	r22, r18
    4378:	0e 94 3a 24 	call	0x4874	; 0x4874 <_Z13reduce_by_gcdPmS_>
    437c:	88 8d       	ldd	r24, Y+24	; 0x18
    437e:	99 8d       	ldd	r25, Y+25	; 0x19
    4380:	aa 8d       	ldd	r26, Y+26	; 0x1a
    4382:	bb 8d       	ldd	r27, Y+27	; 0x1b
    4384:	88 0f       	add	r24, r24
    4386:	99 1f       	adc	r25, r25
    4388:	aa 1f       	adc	r26, r26
    438a:	bb 1f       	adc	r27, r27
    438c:	88 0f       	add	r24, r24
    438e:	99 1f       	adc	r25, r25
    4390:	aa 1f       	adc	r26, r26
    4392:	bb 1f       	adc	r27, r27
    4394:	88 0f       	add	r24, r24
    4396:	99 1f       	adc	r25, r25
    4398:	aa 1f       	adc	r26, r26
    439a:	bb 1f       	adc	r27, r27
    439c:	88 0f       	add	r24, r24
    439e:	99 1f       	adc	r25, r25
    43a0:	aa 1f       	adc	r26, r26
    43a2:	bb 1f       	adc	r27, r27
    43a4:	88 0f       	add	r24, r24
    43a6:	99 1f       	adc	r25, r25
    43a8:	aa 1f       	adc	r26, r26
    43aa:	bb 1f       	adc	r27, r27
    43ac:	88 0f       	add	r24, r24
    43ae:	99 1f       	adc	r25, r25
    43b0:	aa 1f       	adc	r26, r26
    43b2:	bb 1f       	adc	r27, r27
    43b4:	88 0f       	add	r24, r24
    43b6:	99 1f       	adc	r25, r25
    43b8:	aa 1f       	adc	r26, r26
    43ba:	bb 1f       	adc	r27, r27
    43bc:	88 8b       	std	Y+16, r24	; 0x10
    43be:	99 8b       	std	Y+17, r25	; 0x11
    43c0:	aa 8b       	std	Y+18, r26	; 0x12
    43c2:	bb 8b       	std	Y+19, r27	; 0x13
    43c4:	2c 8d       	ldd	r18, Y+28	; 0x1c
    43c6:	3d 8d       	ldd	r19, Y+29	; 0x1d
    43c8:	4e 8d       	ldd	r20, Y+30	; 0x1e
    43ca:	5f 8d       	ldd	r21, Y+31	; 0x1f
    43cc:	88 89       	ldd	r24, Y+16	; 0x10
    43ce:	99 89       	ldd	r25, Y+17	; 0x11
    43d0:	aa 89       	ldd	r26, Y+18	; 0x12
    43d2:	bb 89       	ldd	r27, Y+19	; 0x13
    43d4:	bc 01       	movw	r22, r24
    43d6:	cd 01       	movw	r24, r26
    43d8:	0e 94 f6 2b 	call	0x57ec	; 0x57ec <__udivmodsi4>
    43dc:	da 01       	movw	r26, r20
    43de:	c9 01       	movw	r24, r18
    43e0:	8c 8b       	std	Y+20, r24	; 0x14
    43e2:	9d 8b       	std	Y+21, r25	; 0x15
    43e4:	ae 8b       	std	Y+22, r26	; 0x16
    43e6:	bf 8b       	std	Y+23, r27	; 0x17
    43e8:	8c 85       	ldd	r24, Y+12	; 0x0c
    43ea:	9d 85       	ldd	r25, Y+13	; 0x0d
    43ec:	ae 85       	ldd	r26, Y+14	; 0x0e
    43ee:	bf 85       	ldd	r27, Y+15	; 0x0f
    43f0:	88 0f       	add	r24, r24
    43f2:	99 1f       	adc	r25, r25
    43f4:	aa 1f       	adc	r26, r26
    43f6:	bb 1f       	adc	r27, r27
    43f8:	88 0f       	add	r24, r24
    43fa:	99 1f       	adc	r25, r25
    43fc:	aa 1f       	adc	r26, r26
    43fe:	bb 1f       	adc	r27, r27
    4400:	88 0f       	add	r24, r24
    4402:	99 1f       	adc	r25, r25
    4404:	aa 1f       	adc	r26, r26
    4406:	bb 1f       	adc	r27, r27
    4408:	88 0f       	add	r24, r24
    440a:	99 1f       	adc	r25, r25
    440c:	aa 1f       	adc	r26, r26
    440e:	bb 1f       	adc	r27, r27
    4410:	88 0f       	add	r24, r24
    4412:	99 1f       	adc	r25, r25
    4414:	aa 1f       	adc	r26, r26
    4416:	bb 1f       	adc	r27, r27
    4418:	88 0f       	add	r24, r24
    441a:	99 1f       	adc	r25, r25
    441c:	aa 1f       	adc	r26, r26
    441e:	bb 1f       	adc	r27, r27
    4420:	88 0f       	add	r24, r24
    4422:	99 1f       	adc	r25, r25
    4424:	aa 1f       	adc	r26, r26
    4426:	bb 1f       	adc	r27, r27
    4428:	9c 01       	movw	r18, r24
    442a:	ad 01       	movw	r20, r26
    442c:	8c 89       	ldd	r24, Y+20	; 0x14
    442e:	9d 89       	ldd	r25, Y+21	; 0x15
    4430:	ae 89       	ldd	r26, Y+22	; 0x16
    4432:	bf 89       	ldd	r27, Y+23	; 0x17
    4434:	82 0f       	add	r24, r18
    4436:	93 1f       	adc	r25, r19
    4438:	a4 1f       	adc	r26, r20
    443a:	b5 1f       	adc	r27, r21
    443c:	92 50       	subi	r25, 0x02	; 2
    443e:	a1 09       	sbc	r26, r1
    4440:	b1 09       	sbc	r27, r1
    4442:	8a a7       	std	Y+42, r24	; 0x2a
    4444:	9b a7       	std	Y+43, r25	; 0x2b
    4446:	ac a7       	std	Y+44, r26	; 0x2c
    4448:	bd a7       	std	Y+45, r27	; 0x2d
    444a:	2c 8d       	ldd	r18, Y+28	; 0x1c
    444c:	3d 8d       	ldd	r19, Y+29	; 0x1d
    444e:	4e 8d       	ldd	r20, Y+30	; 0x1e
    4450:	5f 8d       	ldd	r21, Y+31	; 0x1f
    4452:	8c 89       	ldd	r24, Y+20	; 0x14
    4454:	9d 89       	ldd	r25, Y+21	; 0x15
    4456:	ae 89       	ldd	r26, Y+22	; 0x16
    4458:	bf 89       	ldd	r27, Y+23	; 0x17
    445a:	bc 01       	movw	r22, r24
    445c:	cd 01       	movw	r24, r26
    445e:	0e 94 e6 2b 	call	0x57cc	; 0x57cc <__mulsi3>
    4462:	9b 01       	movw	r18, r22
    4464:	ac 01       	movw	r20, r24
    4466:	88 89       	ldd	r24, Y+16	; 0x10
    4468:	99 89       	ldd	r25, Y+17	; 0x11
    446a:	aa 89       	ldd	r26, Y+18	; 0x12
    446c:	bb 89       	ldd	r27, Y+19	; 0x13
    446e:	82 1b       	sub	r24, r18
    4470:	93 0b       	sbc	r25, r19
    4472:	a4 0b       	sbc	r26, r20
    4474:	b5 0b       	sbc	r27, r21
    4476:	8e a7       	std	Y+46, r24	; 0x2e
    4478:	9f a7       	std	Y+47, r25	; 0x2f
    447a:	a8 ab       	std	Y+48, r26	; 0x30
    447c:	b9 ab       	std	Y+49, r27	; 0x31
    447e:	8c 8d       	ldd	r24, Y+28	; 0x1c
    4480:	9d 8d       	ldd	r25, Y+29	; 0x1d
    4482:	ae 8d       	ldd	r26, Y+30	; 0x1e
    4484:	bf 8d       	ldd	r27, Y+31	; 0x1f
    4486:	8a ab       	std	Y+50, r24	; 0x32
    4488:	9b ab       	std	Y+51, r25	; 0x33
    448a:	ac ab       	std	Y+52, r26	; 0x34
    448c:	bd ab       	std	Y+53, r27	; 0x35
    448e:	89 81       	ldd	r24, Y+1	; 0x01
    4490:	91 e0       	ldi	r25, 0x01	; 1
    4492:	98 0f       	add	r25, r24
    4494:	99 83       	std	Y+1, r25	; 0x01
    4496:	88 2f       	mov	r24, r24
    4498:	90 e0       	ldi	r25, 0x00	; 0
    449a:	4b a9       	ldd	r20, Y+51	; 0x33
    449c:	9e 01       	movw	r18, r28
    449e:	20 5e       	subi	r18, 0xE0	; 224
    44a0:	3f 4f       	sbci	r19, 0xFF	; 255
    44a2:	82 0f       	add	r24, r18
    44a4:	93 1f       	adc	r25, r19
    44a6:	fc 01       	movw	r30, r24
    44a8:	40 83       	st	Z, r20
    44aa:	89 81       	ldd	r24, Y+1	; 0x01
    44ac:	91 e0       	ldi	r25, 0x01	; 1
    44ae:	98 0f       	add	r25, r24
    44b0:	99 83       	std	Y+1, r25	; 0x01
    44b2:	88 2f       	mov	r24, r24
    44b4:	90 e0       	ldi	r25, 0x00	; 0
    44b6:	4a a9       	ldd	r20, Y+50	; 0x32
    44b8:	9e 01       	movw	r18, r28
    44ba:	20 5e       	subi	r18, 0xE0	; 224
    44bc:	3f 4f       	sbci	r19, 0xFF	; 255
    44be:	82 0f       	add	r24, r18
    44c0:	93 1f       	adc	r25, r19
    44c2:	fc 01       	movw	r30, r24
    44c4:	40 83       	st	Z, r20
    44c6:	2c a5       	ldd	r18, Y+44	; 0x2c
    44c8:	89 81       	ldd	r24, Y+1	; 0x01
    44ca:	91 e0       	ldi	r25, 0x01	; 1
    44cc:	98 0f       	add	r25, r24
    44ce:	99 83       	std	Y+1, r25	; 0x01
    44d0:	88 2f       	mov	r24, r24
    44d2:	90 e0       	ldi	r25, 0x00	; 0
    44d4:	42 2f       	mov	r20, r18
    44d6:	43 70       	andi	r20, 0x03	; 3
    44d8:	9e 01       	movw	r18, r28
    44da:	20 5e       	subi	r18, 0xE0	; 224
    44dc:	3f 4f       	sbci	r19, 0xFF	; 255
    44de:	82 0f       	add	r24, r18
    44e0:	93 1f       	adc	r25, r19
    44e2:	fc 01       	movw	r30, r24
    44e4:	40 83       	st	Z, r20
    44e6:	89 81       	ldd	r24, Y+1	; 0x01
    44e8:	91 e0       	ldi	r25, 0x01	; 1
    44ea:	98 0f       	add	r25, r24
    44ec:	99 83       	std	Y+1, r25	; 0x01
    44ee:	88 2f       	mov	r24, r24
    44f0:	90 e0       	ldi	r25, 0x00	; 0
    44f2:	4b a5       	ldd	r20, Y+43	; 0x2b
    44f4:	9e 01       	movw	r18, r28
    44f6:	20 5e       	subi	r18, 0xE0	; 224
    44f8:	3f 4f       	sbci	r19, 0xFF	; 255
    44fa:	82 0f       	add	r24, r18
    44fc:	93 1f       	adc	r25, r19
    44fe:	fc 01       	movw	r30, r24
    4500:	40 83       	st	Z, r20
    4502:	89 81       	ldd	r24, Y+1	; 0x01
    4504:	91 e0       	ldi	r25, 0x01	; 1
    4506:	98 0f       	add	r25, r24
    4508:	99 83       	std	Y+1, r25	; 0x01
    450a:	88 2f       	mov	r24, r24
    450c:	90 e0       	ldi	r25, 0x00	; 0
    450e:	4a a5       	ldd	r20, Y+42	; 0x2a
    4510:	9e 01       	movw	r18, r28
    4512:	20 5e       	subi	r18, 0xE0	; 224
    4514:	3f 4f       	sbci	r19, 0xFF	; 255
    4516:	82 0f       	add	r24, r18
    4518:	93 1f       	adc	r25, r19
    451a:	fc 01       	movw	r30, r24
    451c:	40 83       	st	Z, r20
    451e:	2c a9       	ldd	r18, Y+52	; 0x34
    4520:	89 81       	ldd	r24, Y+1	; 0x01
    4522:	88 2f       	mov	r24, r24
    4524:	90 e0       	ldi	r25, 0x00	; 0
    4526:	42 2f       	mov	r20, r18
    4528:	42 95       	swap	r20
    452a:	40 7f       	andi	r20, 0xF0	; 240
    452c:	9e 01       	movw	r18, r28
    452e:	20 5e       	subi	r18, 0xE0	; 224
    4530:	3f 4f       	sbci	r19, 0xFF	; 255
    4532:	82 0f       	add	r24, r18
    4534:	93 1f       	adc	r25, r19
    4536:	fc 01       	movw	r30, r24
    4538:	40 83       	st	Z, r20
    453a:	49 81       	ldd	r20, Y+1	; 0x01
    453c:	81 e0       	ldi	r24, 0x01	; 1
    453e:	84 0f       	add	r24, r20
    4540:	89 83       	std	Y+1, r24	; 0x01
    4542:	84 2f       	mov	r24, r20
    4544:	90 e0       	ldi	r25, 0x00	; 0
    4546:	9e 01       	movw	r18, r28
    4548:	20 5e       	subi	r18, 0xE0	; 224
    454a:	3f 4f       	sbci	r19, 0xFF	; 255
    454c:	82 0f       	add	r24, r18
    454e:	93 1f       	adc	r25, r19
    4550:	fc 01       	movw	r30, r24
    4552:	30 81       	ld	r19, Z
    4554:	88 a9       	ldd	r24, Y+48	; 0x30
    4556:	28 2f       	mov	r18, r24
    4558:	2f 70       	andi	r18, 0x0F	; 15
    455a:	84 2f       	mov	r24, r20
    455c:	90 e0       	ldi	r25, 0x00	; 0
    455e:	43 2f       	mov	r20, r19
    4560:	42 0f       	add	r20, r18
    4562:	9e 01       	movw	r18, r28
    4564:	20 5e       	subi	r18, 0xE0	; 224
    4566:	3f 4f       	sbci	r19, 0xFF	; 255
    4568:	82 0f       	add	r24, r18
    456a:	93 1f       	adc	r25, r19
    456c:	fc 01       	movw	r30, r24
    456e:	40 83       	st	Z, r20
    4570:	89 81       	ldd	r24, Y+1	; 0x01
    4572:	91 e0       	ldi	r25, 0x01	; 1
    4574:	98 0f       	add	r25, r24
    4576:	99 83       	std	Y+1, r25	; 0x01
    4578:	88 2f       	mov	r24, r24
    457a:	90 e0       	ldi	r25, 0x00	; 0
    457c:	4f a5       	ldd	r20, Y+47	; 0x2f
    457e:	9e 01       	movw	r18, r28
    4580:	20 5e       	subi	r18, 0xE0	; 224
    4582:	3f 4f       	sbci	r19, 0xFF	; 255
    4584:	82 0f       	add	r24, r18
    4586:	93 1f       	adc	r25, r19
    4588:	fc 01       	movw	r30, r24
    458a:	40 83       	st	Z, r20
    458c:	89 81       	ldd	r24, Y+1	; 0x01
    458e:	91 e0       	ldi	r25, 0x01	; 1
    4590:	98 0f       	add	r25, r24
    4592:	99 83       	std	Y+1, r25	; 0x01
    4594:	88 2f       	mov	r24, r24
    4596:	90 e0       	ldi	r25, 0x00	; 0
    4598:	4e a5       	ldd	r20, Y+46	; 0x2e
    459a:	9e 01       	movw	r18, r28
    459c:	20 5e       	subi	r18, 0xE0	; 224
    459e:	3f 4f       	sbci	r19, 0xFF	; 255
    45a0:	82 0f       	add	r24, r18
    45a2:	93 1f       	adc	r25, r19
    45a4:	fc 01       	movw	r30, r24
    45a6:	40 83       	st	Z, r20
    45a8:	8e 81       	ldd	r24, Y+6	; 0x06
    45aa:	9f 81       	ldd	r25, Y+7	; 0x07
    45ac:	01 97       	sbiw	r24, 0x01	; 1
    45ae:	61 f4       	brne	.+24     	; 0x45c8 <si5351_set_quad_frequency+0x3cc>
    45b0:	ce 01       	movw	r24, r28
    45b2:	80 96       	adiw	r24, 0x20	; 32
    45b4:	49 81       	ldd	r20, Y+1	; 0x01
    45b6:	bc 01       	movw	r22, r24
    45b8:	8a e1       	ldi	r24, 0x1A	; 26
    45ba:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    45be:	88 23       	and	r24, r24
    45c0:	79 f0       	breq	.+30     	; 0x45e0 <si5351_set_quad_frequency+0x3e4>
    45c2:	8b ef       	ldi	r24, 0xFB	; 251
    45c4:	90 e0       	ldi	r25, 0x00	; 0
    45c6:	0e c0       	rjmp	.+28     	; 0x45e4 <si5351_set_quad_frequency+0x3e8>
    45c8:	ce 01       	movw	r24, r28
    45ca:	80 96       	adiw	r24, 0x20	; 32
    45cc:	49 81       	ldd	r20, Y+1	; 0x01
    45ce:	bc 01       	movw	r22, r24
    45d0:	82 e2       	ldi	r24, 0x22	; 34
    45d2:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    45d6:	88 23       	and	r24, r24
    45d8:	19 f0       	breq	.+6      	; 0x45e0 <si5351_set_quad_frequency+0x3e4>
    45da:	8b ef       	ldi	r24, 0xFB	; 251
    45dc:	90 e0       	ldi	r25, 0x00	; 0
    45de:	02 c0       	rjmp	.+4      	; 0x45e4 <si5351_set_quad_frequency+0x3e8>
    45e0:	80 e0       	ldi	r24, 0x00	; 0
    45e2:	90 e0       	ldi	r25, 0x00	; 0
    45e4:	e7 96       	adiw	r28, 0x37	; 55
    45e6:	cd bf       	out	0x3d, r28	; 61
    45e8:	de bf       	out	0x3e, r29	; 62
    45ea:	df 91       	pop	r29
    45ec:	cf 91       	pop	r28
    45ee:	08 95       	ret

000045f0 <_Z16si5351_pll_reset10si5351_pll>:
    45f0:	cf 93       	push	r28
    45f2:	df 93       	push	r29
    45f4:	cd b7       	in	r28, 0x3d	; 61
    45f6:	de b7       	in	r29, 0x3e	; 62
    45f8:	25 97       	sbiw	r28, 0x05	; 5
    45fa:	cd bf       	out	0x3d, r28	; 61
    45fc:	de bf       	out	0x3e, r29	; 62
    45fe:	8c 83       	std	Y+4, r24	; 0x04
    4600:	9d 83       	std	Y+5, r25	; 0x05
    4602:	ce 01       	movw	r24, r28
    4604:	02 96       	adiw	r24, 0x02	; 2
    4606:	41 e0       	ldi	r20, 0x01	; 1
    4608:	bc 01       	movw	r22, r24
    460a:	81 eb       	ldi	r24, 0xB1	; 177
    460c:	0e 94 1f 25 	call	0x4a3e	; 0x4a3e <_Z16si5351_read_bulkhPhh>
    4610:	88 23       	and	r24, r24
    4612:	19 f0       	breq	.+6      	; 0x461a <_Z16si5351_pll_reset10si5351_pll+0x2a>
    4614:	8c ef       	ldi	r24, 0xFC	; 252
    4616:	90 e0       	ldi	r25, 0x00	; 0
    4618:	24 c0       	rjmp	.+72     	; 0x4662 <_Z16si5351_pll_reset10si5351_pll+0x72>
    461a:	8a 81       	ldd	r24, Y+2	; 0x02
    461c:	89 83       	std	Y+1, r24	; 0x01
    461e:	8c 81       	ldd	r24, Y+4	; 0x04
    4620:	9d 81       	ldd	r25, Y+5	; 0x05
    4622:	81 70       	andi	r24, 0x01	; 1
    4624:	99 27       	eor	r25, r25
    4626:	89 2b       	or	r24, r25
    4628:	19 f0       	breq	.+6      	; 0x4630 <_Z16si5351_pll_reset10si5351_pll+0x40>
    462a:	89 81       	ldd	r24, Y+1	; 0x01
    462c:	80 62       	ori	r24, 0x20	; 32
    462e:	89 83       	std	Y+1, r24	; 0x01
    4630:	8c 81       	ldd	r24, Y+4	; 0x04
    4632:	9d 81       	ldd	r25, Y+5	; 0x05
    4634:	82 70       	andi	r24, 0x02	; 2
    4636:	99 27       	eor	r25, r25
    4638:	89 2b       	or	r24, r25
    463a:	19 f0       	breq	.+6      	; 0x4642 <_Z16si5351_pll_reset10si5351_pll+0x52>
    463c:	89 81       	ldd	r24, Y+1	; 0x01
    463e:	80 68       	ori	r24, 0x80	; 128
    4640:	89 83       	std	Y+1, r24	; 0x01
    4642:	89 81       	ldd	r24, Y+1	; 0x01
    4644:	8a 83       	std	Y+2, r24	; 0x02
    4646:	ce 01       	movw	r24, r28
    4648:	02 96       	adiw	r24, 0x02	; 2
    464a:	41 e0       	ldi	r20, 0x01	; 1
    464c:	bc 01       	movw	r22, r24
    464e:	81 eb       	ldi	r24, 0xB1	; 177
    4650:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    4654:	88 23       	and	r24, r24
    4656:	19 f0       	breq	.+6      	; 0x465e <_Z16si5351_pll_reset10si5351_pll+0x6e>
    4658:	8c ef       	ldi	r24, 0xFC	; 252
    465a:	90 e0       	ldi	r25, 0x00	; 0
    465c:	02 c0       	rjmp	.+4      	; 0x4662 <_Z16si5351_pll_reset10si5351_pll+0x72>
    465e:	80 e0       	ldi	r24, 0x00	; 0
    4660:	90 e0       	ldi	r25, 0x00	; 0
    4662:	25 96       	adiw	r28, 0x05	; 5
    4664:	cd bf       	out	0x3d, r28	; 61
    4666:	de bf       	out	0x3e, r29	; 62
    4668:	df 91       	pop	r29
    466a:	cf 91       	pop	r28
    466c:	08 95       	ret

0000466e <si5351_clock_enable>:
    466e:	cf 93       	push	r28
    4670:	df 93       	push	r29
    4672:	cd b7       	in	r28, 0x3d	; 61
    4674:	de b7       	in	r29, 0x3e	; 62
    4676:	26 97       	sbiw	r28, 0x06	; 6
    4678:	cd bf       	out	0x3d, r28	; 61
    467a:	de bf       	out	0x3e, r29	; 62
    467c:	8c 83       	std	Y+4, r24	; 0x04
    467e:	9d 83       	std	Y+5, r25	; 0x05
    4680:	6e 83       	std	Y+6, r22	; 0x06
    4682:	ce 01       	movw	r24, r28
    4684:	02 96       	adiw	r24, 0x02	; 2
    4686:	41 e0       	ldi	r20, 0x01	; 1
    4688:	bc 01       	movw	r22, r24
    468a:	83 e0       	ldi	r24, 0x03	; 3
    468c:	0e 94 1f 25 	call	0x4a3e	; 0x4a3e <_Z16si5351_read_bulkhPhh>
    4690:	88 23       	and	r24, r24
    4692:	19 f0       	breq	.+6      	; 0x469a <si5351_clock_enable+0x2c>
    4694:	8c ef       	ldi	r24, 0xFC	; 252
    4696:	90 e0       	ldi	r25, 0x00	; 0
    4698:	33 c0       	rjmp	.+102    	; 0x4700 <si5351_clock_enable+0x92>
    469a:	8a 81       	ldd	r24, Y+2	; 0x02
    469c:	89 83       	std	Y+1, r24	; 0x01
    469e:	8e 81       	ldd	r24, Y+6	; 0x06
    46a0:	88 23       	and	r24, r24
    46a2:	81 f0       	breq	.+32     	; 0x46c4 <si5351_clock_enable+0x56>
    46a4:	8c 81       	ldd	r24, Y+4	; 0x04
    46a6:	28 2f       	mov	r18, r24
    46a8:	30 e0       	ldi	r19, 0x00	; 0
    46aa:	81 e0       	ldi	r24, 0x01	; 1
    46ac:	90 e0       	ldi	r25, 0x00	; 0
    46ae:	02 c0       	rjmp	.+4      	; 0x46b4 <si5351_clock_enable+0x46>
    46b0:	88 0f       	add	r24, r24
    46b2:	99 1f       	adc	r25, r25
    46b4:	2a 95       	dec	r18
    46b6:	e2 f7       	brpl	.-8      	; 0x46b0 <si5351_clock_enable+0x42>
    46b8:	98 2f       	mov	r25, r24
    46ba:	90 95       	com	r25
    46bc:	89 81       	ldd	r24, Y+1	; 0x01
    46be:	89 23       	and	r24, r25
    46c0:	89 83       	std	Y+1, r24	; 0x01
    46c2:	0e c0       	rjmp	.+28     	; 0x46e0 <si5351_clock_enable+0x72>
    46c4:	8c 81       	ldd	r24, Y+4	; 0x04
    46c6:	28 2f       	mov	r18, r24
    46c8:	30 e0       	ldi	r19, 0x00	; 0
    46ca:	81 e0       	ldi	r24, 0x01	; 1
    46cc:	90 e0       	ldi	r25, 0x00	; 0
    46ce:	02 c0       	rjmp	.+4      	; 0x46d4 <si5351_clock_enable+0x66>
    46d0:	88 0f       	add	r24, r24
    46d2:	99 1f       	adc	r25, r25
    46d4:	2a 95       	dec	r18
    46d6:	e2 f7       	brpl	.-8      	; 0x46d0 <si5351_clock_enable+0x62>
    46d8:	98 2f       	mov	r25, r24
    46da:	89 81       	ldd	r24, Y+1	; 0x01
    46dc:	89 2b       	or	r24, r25
    46de:	89 83       	std	Y+1, r24	; 0x01
    46e0:	89 81       	ldd	r24, Y+1	; 0x01
    46e2:	8a 83       	std	Y+2, r24	; 0x02
    46e4:	ce 01       	movw	r24, r28
    46e6:	02 96       	adiw	r24, 0x02	; 2
    46e8:	41 e0       	ldi	r20, 0x01	; 1
    46ea:	bc 01       	movw	r22, r24
    46ec:	83 e0       	ldi	r24, 0x03	; 3
    46ee:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    46f2:	88 23       	and	r24, r24
    46f4:	19 f0       	breq	.+6      	; 0x46fc <si5351_clock_enable+0x8e>
    46f6:	8c ef       	ldi	r24, 0xFC	; 252
    46f8:	90 e0       	ldi	r25, 0x00	; 0
    46fa:	02 c0       	rjmp	.+4      	; 0x4700 <si5351_clock_enable+0x92>
    46fc:	80 e0       	ldi	r24, 0x00	; 0
    46fe:	90 e0       	ldi	r25, 0x00	; 0
    4700:	26 96       	adiw	r28, 0x06	; 6
    4702:	cd bf       	out	0x3d, r28	; 61
    4704:	de bf       	out	0x3e, r29	; 62
    4706:	df 91       	pop	r29
    4708:	cf 91       	pop	r28
    470a:	08 95       	ret

0000470c <si5351_drive_strength>:
    470c:	cf 93       	push	r28
    470e:	df 93       	push	r29
    4710:	cd b7       	in	r28, 0x3d	; 61
    4712:	de b7       	in	r29, 0x3e	; 62
    4714:	28 97       	sbiw	r28, 0x08	; 8
    4716:	cd bf       	out	0x3d, r28	; 61
    4718:	de bf       	out	0x3e, r29	; 62
    471a:	8d 83       	std	Y+5, r24	; 0x05
    471c:	9e 83       	std	Y+6, r25	; 0x06
    471e:	6f 83       	std	Y+7, r22	; 0x07
    4720:	78 87       	std	Y+8, r23	; 0x08
    4722:	83 e0       	ldi	r24, 0x03	; 3
    4724:	8c 83       	std	Y+4, r24	; 0x04
    4726:	8d 81       	ldd	r24, Y+5	; 0x05
    4728:	20 e1       	ldi	r18, 0x10	; 16
    472a:	28 0f       	add	r18, r24
    472c:	ce 01       	movw	r24, r28
    472e:	02 96       	adiw	r24, 0x02	; 2
    4730:	41 e0       	ldi	r20, 0x01	; 1
    4732:	bc 01       	movw	r22, r24
    4734:	82 2f       	mov	r24, r18
    4736:	0e 94 1f 25 	call	0x4a3e	; 0x4a3e <_Z16si5351_read_bulkhPhh>
    473a:	88 23       	and	r24, r24
    473c:	19 f0       	breq	.+6      	; 0x4744 <si5351_drive_strength+0x38>
    473e:	8b ef       	ldi	r24, 0xFB	; 251
    4740:	90 e0       	ldi	r25, 0x00	; 0
    4742:	3f c0       	rjmp	.+126    	; 0x47c2 <si5351_drive_strength+0xb6>
    4744:	8a 81       	ldd	r24, Y+2	; 0x02
    4746:	89 83       	std	Y+1, r24	; 0x01
    4748:	8f 81       	ldd	r24, Y+7	; 0x07
    474a:	98 85       	ldd	r25, Y+8	; 0x08
    474c:	81 30       	cpi	r24, 0x01	; 1
    474e:	91 05       	cpc	r25, r1
    4750:	81 f0       	breq	.+32     	; 0x4772 <si5351_drive_strength+0x66>
    4752:	82 30       	cpi	r24, 0x02	; 2
    4754:	91 05       	cpc	r25, r1
    4756:	1c f4       	brge	.+6      	; 0x475e <si5351_drive_strength+0x52>
    4758:	89 2b       	or	r24, r25
    475a:	39 f0       	breq	.+14     	; 0x476a <si5351_drive_strength+0x5e>
    475c:	1f c0       	rjmp	.+62     	; 0x479c <si5351_drive_strength+0x90>
    475e:	82 30       	cpi	r24, 0x02	; 2
    4760:	91 05       	cpc	r25, r1
    4762:	71 f0       	breq	.+28     	; 0x4780 <si5351_drive_strength+0x74>
    4764:	03 97       	sbiw	r24, 0x03	; 3
    4766:	99 f0       	breq	.+38     	; 0x478e <si5351_drive_strength+0x82>
    4768:	19 c0       	rjmp	.+50     	; 0x479c <si5351_drive_strength+0x90>
    476a:	89 81       	ldd	r24, Y+1	; 0x01
    476c:	8c 7f       	andi	r24, 0xFC	; 252
    476e:	89 83       	std	Y+1, r24	; 0x01
    4770:	15 c0       	rjmp	.+42     	; 0x479c <si5351_drive_strength+0x90>
    4772:	89 81       	ldd	r24, Y+1	; 0x01
    4774:	8c 7f       	andi	r24, 0xFC	; 252
    4776:	89 83       	std	Y+1, r24	; 0x01
    4778:	89 81       	ldd	r24, Y+1	; 0x01
    477a:	81 60       	ori	r24, 0x01	; 1
    477c:	89 83       	std	Y+1, r24	; 0x01
    477e:	0e c0       	rjmp	.+28     	; 0x479c <si5351_drive_strength+0x90>
    4780:	89 81       	ldd	r24, Y+1	; 0x01
    4782:	8c 7f       	andi	r24, 0xFC	; 252
    4784:	89 83       	std	Y+1, r24	; 0x01
    4786:	89 81       	ldd	r24, Y+1	; 0x01
    4788:	82 60       	ori	r24, 0x02	; 2
    478a:	89 83       	std	Y+1, r24	; 0x01
    478c:	07 c0       	rjmp	.+14     	; 0x479c <si5351_drive_strength+0x90>
    478e:	89 81       	ldd	r24, Y+1	; 0x01
    4790:	8c 7f       	andi	r24, 0xFC	; 252
    4792:	89 83       	std	Y+1, r24	; 0x01
    4794:	89 81       	ldd	r24, Y+1	; 0x01
    4796:	83 60       	ori	r24, 0x03	; 3
    4798:	89 83       	std	Y+1, r24	; 0x01
    479a:	00 00       	nop
    479c:	89 81       	ldd	r24, Y+1	; 0x01
    479e:	8a 83       	std	Y+2, r24	; 0x02
    47a0:	8d 81       	ldd	r24, Y+5	; 0x05
    47a2:	20 e1       	ldi	r18, 0x10	; 16
    47a4:	28 0f       	add	r18, r24
    47a6:	ce 01       	movw	r24, r28
    47a8:	02 96       	adiw	r24, 0x02	; 2
    47aa:	41 e0       	ldi	r20, 0x01	; 1
    47ac:	bc 01       	movw	r22, r24
    47ae:	82 2f       	mov	r24, r18
    47b0:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    47b4:	88 23       	and	r24, r24
    47b6:	19 f0       	breq	.+6      	; 0x47be <si5351_drive_strength+0xb2>
    47b8:	8b ef       	ldi	r24, 0xFB	; 251
    47ba:	90 e0       	ldi	r25, 0x00	; 0
    47bc:	02 c0       	rjmp	.+4      	; 0x47c2 <si5351_drive_strength+0xb6>
    47be:	80 e0       	ldi	r24, 0x00	; 0
    47c0:	90 e0       	ldi	r25, 0x00	; 0
    47c2:	28 96       	adiw	r28, 0x08	; 8
    47c4:	cd bf       	out	0x3d, r28	; 61
    47c6:	de bf       	out	0x3e, r29	; 62
    47c8:	df 91       	pop	r29
    47ca:	cf 91       	pop	r28
    47cc:	08 95       	ret

000047ce <_Z18si5351_set_phase90mm>:
    47ce:	cf 93       	push	r28
    47d0:	df 93       	push	r29
    47d2:	cd b7       	in	r28, 0x3d	; 61
    47d4:	de b7       	in	r29, 0x3e	; 62
    47d6:	62 97       	sbiw	r28, 0x12	; 18
    47d8:	cd bf       	out	0x3d, r28	; 61
    47da:	de bf       	out	0x3e, r29	; 62
    47dc:	6b 87       	std	Y+11, r22	; 0x0b
    47de:	7c 87       	std	Y+12, r23	; 0x0c
    47e0:	8d 87       	std	Y+13, r24	; 0x0d
    47e2:	9e 87       	std	Y+14, r25	; 0x0e
    47e4:	2f 87       	std	Y+15, r18	; 0x0f
    47e6:	38 8b       	std	Y+16, r19	; 0x10
    47e8:	49 8b       	std	Y+17, r20	; 0x11
    47ea:	5a 8b       	std	Y+18, r21	; 0x12
    47ec:	19 82       	std	Y+1, r1	; 0x01
    47ee:	1a 82       	std	Y+2, r1	; 0x02
    47f0:	8f e7       	ldi	r24, 0x7F	; 127
    47f2:	8f 83       	std	Y+7, r24	; 0x07
    47f4:	8f 85       	ldd	r24, Y+15	; 0x0f
    47f6:	98 89       	ldd	r25, Y+16	; 0x10
    47f8:	a9 89       	ldd	r26, Y+17	; 0x11
    47fa:	ba 89       	ldd	r27, Y+18	; 0x12
    47fc:	2b 85       	ldd	r18, Y+11	; 0x0b
    47fe:	3c 85       	ldd	r19, Y+12	; 0x0c
    4800:	4d 85       	ldd	r20, Y+13	; 0x0d
    4802:	5e 85       	ldd	r21, Y+14	; 0x0e
    4804:	bc 01       	movw	r22, r24
    4806:	cd 01       	movw	r24, r26
    4808:	0e 94 f6 2b 	call	0x57ec	; 0x57ec <__udivmodsi4>
    480c:	da 01       	movw	r26, r20
    480e:	c9 01       	movw	r24, r18
    4810:	8b 83       	std	Y+3, r24	; 0x03
    4812:	9c 83       	std	Y+4, r25	; 0x04
    4814:	ad 83       	std	Y+5, r26	; 0x05
    4816:	be 83       	std	Y+6, r27	; 0x06
    4818:	8b 81       	ldd	r24, Y+3	; 0x03
    481a:	9c 81       	ldd	r25, Y+4	; 0x04
    481c:	ad 81       	ldd	r26, Y+5	; 0x05
    481e:	be 81       	ldd	r27, Y+6	; 0x06
    4820:	80 38       	cpi	r24, 0x80	; 128
    4822:	91 05       	cpc	r25, r1
    4824:	a1 05       	cpc	r26, r1
    4826:	b1 05       	cpc	r27, r1
    4828:	60 f0       	brcs	.+24     	; 0x4842 <_Z18si5351_set_phase90mm+0x74>
    482a:	8f ec       	ldi	r24, 0xCF	; 207
    482c:	90 e0       	ldi	r25, 0x00	; 0
    482e:	89 83       	std	Y+1, r24	; 0x01
    4830:	9a 83       	std	Y+2, r25	; 0x02
    4832:	8f e7       	ldi	r24, 0x7F	; 127
    4834:	90 e0       	ldi	r25, 0x00	; 0
    4836:	a0 e0       	ldi	r26, 0x00	; 0
    4838:	b0 e0       	ldi	r27, 0x00	; 0
    483a:	8b 83       	std	Y+3, r24	; 0x03
    483c:	9c 83       	std	Y+4, r25	; 0x04
    483e:	ad 83       	std	Y+5, r26	; 0x05
    4840:	be 83       	std	Y+6, r27	; 0x06
    4842:	8b 81       	ldd	r24, Y+3	; 0x03
    4844:	8f 77       	andi	r24, 0x7F	; 127
    4846:	88 87       	std	Y+8, r24	; 0x08
    4848:	88 85       	ldd	r24, Y+8	; 0x08
    484a:	89 87       	std	Y+9, r24	; 0x09
    484c:	ce 01       	movw	r24, r28
    484e:	09 96       	adiw	r24, 0x09	; 9
    4850:	41 e0       	ldi	r20, 0x01	; 1
    4852:	bc 01       	movw	r22, r24
    4854:	81 e1       	ldi	r24, 0x11	; 17
    4856:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    485a:	88 23       	and	r24, r24
    485c:	19 f0       	breq	.+6      	; 0x4864 <_Z18si5351_set_phase90mm+0x96>
    485e:	8b ef       	ldi	r24, 0xFB	; 251
    4860:	90 e0       	ldi	r25, 0x00	; 0
    4862:	02 c0       	rjmp	.+4      	; 0x4868 <_Z18si5351_set_phase90mm+0x9a>
    4864:	89 81       	ldd	r24, Y+1	; 0x01
    4866:	9a 81       	ldd	r25, Y+2	; 0x02
    4868:	62 96       	adiw	r28, 0x12	; 18
    486a:	cd bf       	out	0x3d, r28	; 61
    486c:	de bf       	out	0x3e, r29	; 62
    486e:	df 91       	pop	r29
    4870:	cf 91       	pop	r28
    4872:	08 95       	ret

00004874 <_Z13reduce_by_gcdPmS_>:
    4874:	cf 93       	push	r28
    4876:	df 93       	push	r29
    4878:	cd b7       	in	r28, 0x3d	; 61
    487a:	de b7       	in	r29, 0x3e	; 62
    487c:	60 97       	sbiw	r28, 0x10	; 16
    487e:	cd bf       	out	0x3d, r28	; 61
    4880:	de bf       	out	0x3e, r29	; 62
    4882:	8d 87       	std	Y+13, r24	; 0x0d
    4884:	9e 87       	std	Y+14, r25	; 0x0e
    4886:	6f 87       	std	Y+15, r22	; 0x0f
    4888:	78 8b       	std	Y+16, r23	; 0x10
    488a:	8d 85       	ldd	r24, Y+13	; 0x0d
    488c:	9e 85       	ldd	r25, Y+14	; 0x0e
    488e:	fc 01       	movw	r30, r24
    4890:	80 81       	ld	r24, Z
    4892:	91 81       	ldd	r25, Z+1	; 0x01
    4894:	a2 81       	ldd	r26, Z+2	; 0x02
    4896:	b3 81       	ldd	r27, Z+3	; 0x03
    4898:	89 87       	std	Y+9, r24	; 0x09
    489a:	9a 87       	std	Y+10, r25	; 0x0a
    489c:	ab 87       	std	Y+11, r26	; 0x0b
    489e:	bc 87       	std	Y+12, r27	; 0x0c
    48a0:	8f 85       	ldd	r24, Y+15	; 0x0f
    48a2:	98 89       	ldd	r25, Y+16	; 0x10
    48a4:	fc 01       	movw	r30, r24
    48a6:	80 81       	ld	r24, Z
    48a8:	91 81       	ldd	r25, Z+1	; 0x01
    48aa:	a2 81       	ldd	r26, Z+2	; 0x02
    48ac:	b3 81       	ldd	r27, Z+3	; 0x03
    48ae:	8d 83       	std	Y+5, r24	; 0x05
    48b0:	9e 83       	std	Y+6, r25	; 0x06
    48b2:	af 83       	std	Y+7, r26	; 0x07
    48b4:	b8 87       	std	Y+8, r27	; 0x08
    48b6:	89 85       	ldd	r24, Y+9	; 0x09
    48b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    48ba:	ab 85       	ldd	r26, Y+11	; 0x0b
    48bc:	bc 85       	ldd	r27, Y+12	; 0x0c
    48be:	89 2b       	or	r24, r25
    48c0:	8a 2b       	or	r24, r26
    48c2:	8b 2b       	or	r24, r27
    48c4:	09 f4       	brne	.+2      	; 0x48c8 <_Z13reduce_by_gcdPmS_+0x54>
    48c6:	80 c0       	rjmp	.+256    	; 0x49c8 <_Z13reduce_by_gcdPmS_+0x154>
    48c8:	8d 81       	ldd	r24, Y+5	; 0x05
    48ca:	9e 81       	ldd	r25, Y+6	; 0x06
    48cc:	af 81       	ldd	r26, Y+7	; 0x07
    48ce:	b8 85       	ldd	r27, Y+8	; 0x08
    48d0:	89 2b       	or	r24, r25
    48d2:	8a 2b       	or	r24, r26
    48d4:	8b 2b       	or	r24, r27
    48d6:	09 f4       	brne	.+2      	; 0x48da <_Z13reduce_by_gcdPmS_+0x66>
    48d8:	77 c0       	rjmp	.+238    	; 0x49c8 <_Z13reduce_by_gcdPmS_+0x154>
    48da:	89 85       	ldd	r24, Y+9	; 0x09
    48dc:	9a 85       	ldd	r25, Y+10	; 0x0a
    48de:	ab 85       	ldd	r26, Y+11	; 0x0b
    48e0:	bc 85       	ldd	r27, Y+12	; 0x0c
    48e2:	2d 81       	ldd	r18, Y+5	; 0x05
    48e4:	3e 81       	ldd	r19, Y+6	; 0x06
    48e6:	4f 81       	ldd	r20, Y+7	; 0x07
    48e8:	58 85       	ldd	r21, Y+8	; 0x08
    48ea:	bc 01       	movw	r22, r24
    48ec:	cd 01       	movw	r24, r26
    48ee:	0e 94 f6 2b 	call	0x57ec	; 0x57ec <__udivmodsi4>
    48f2:	dc 01       	movw	r26, r24
    48f4:	cb 01       	movw	r24, r22
    48f6:	89 83       	std	Y+1, r24	; 0x01
    48f8:	9a 83       	std	Y+2, r25	; 0x02
    48fa:	ab 83       	std	Y+3, r26	; 0x03
    48fc:	bc 83       	std	Y+4, r27	; 0x04
    48fe:	89 81       	ldd	r24, Y+1	; 0x01
    4900:	9a 81       	ldd	r25, Y+2	; 0x02
    4902:	ab 81       	ldd	r26, Y+3	; 0x03
    4904:	bc 81       	ldd	r27, Y+4	; 0x04
    4906:	89 2b       	or	r24, r25
    4908:	8a 2b       	or	r24, r26
    490a:	8b 2b       	or	r24, r27
    490c:	19 f1       	breq	.+70     	; 0x4954 <_Z13reduce_by_gcdPmS_+0xe0>
    490e:	8d 81       	ldd	r24, Y+5	; 0x05
    4910:	9e 81       	ldd	r25, Y+6	; 0x06
    4912:	af 81       	ldd	r26, Y+7	; 0x07
    4914:	b8 85       	ldd	r27, Y+8	; 0x08
    4916:	89 87       	std	Y+9, r24	; 0x09
    4918:	9a 87       	std	Y+10, r25	; 0x0a
    491a:	ab 87       	std	Y+11, r26	; 0x0b
    491c:	bc 87       	std	Y+12, r27	; 0x0c
    491e:	89 81       	ldd	r24, Y+1	; 0x01
    4920:	9a 81       	ldd	r25, Y+2	; 0x02
    4922:	ab 81       	ldd	r26, Y+3	; 0x03
    4924:	bc 81       	ldd	r27, Y+4	; 0x04
    4926:	8d 83       	std	Y+5, r24	; 0x05
    4928:	9e 83       	std	Y+6, r25	; 0x06
    492a:	af 83       	std	Y+7, r26	; 0x07
    492c:	b8 87       	std	Y+8, r27	; 0x08
    492e:	89 85       	ldd	r24, Y+9	; 0x09
    4930:	9a 85       	ldd	r25, Y+10	; 0x0a
    4932:	ab 85       	ldd	r26, Y+11	; 0x0b
    4934:	bc 85       	ldd	r27, Y+12	; 0x0c
    4936:	2d 81       	ldd	r18, Y+5	; 0x05
    4938:	3e 81       	ldd	r19, Y+6	; 0x06
    493a:	4f 81       	ldd	r20, Y+7	; 0x07
    493c:	58 85       	ldd	r21, Y+8	; 0x08
    493e:	bc 01       	movw	r22, r24
    4940:	cd 01       	movw	r24, r26
    4942:	0e 94 f6 2b 	call	0x57ec	; 0x57ec <__udivmodsi4>
    4946:	dc 01       	movw	r26, r24
    4948:	cb 01       	movw	r24, r22
    494a:	89 83       	std	Y+1, r24	; 0x01
    494c:	9a 83       	std	Y+2, r25	; 0x02
    494e:	ab 83       	std	Y+3, r26	; 0x03
    4950:	bc 83       	std	Y+4, r27	; 0x04
    4952:	d5 cf       	rjmp	.-86     	; 0x48fe <_Z13reduce_by_gcdPmS_+0x8a>
    4954:	8d 81       	ldd	r24, Y+5	; 0x05
    4956:	9e 81       	ldd	r25, Y+6	; 0x06
    4958:	af 81       	ldd	r26, Y+7	; 0x07
    495a:	b8 85       	ldd	r27, Y+8	; 0x08
    495c:	02 97       	sbiw	r24, 0x02	; 2
    495e:	a1 05       	cpc	r26, r1
    4960:	b1 05       	cpc	r27, r1
    4962:	a0 f1       	brcs	.+104    	; 0x49cc <_Z13reduce_by_gcdPmS_+0x158>
    4964:	8d 85       	ldd	r24, Y+13	; 0x0d
    4966:	9e 85       	ldd	r25, Y+14	; 0x0e
    4968:	fc 01       	movw	r30, r24
    496a:	80 81       	ld	r24, Z
    496c:	91 81       	ldd	r25, Z+1	; 0x01
    496e:	a2 81       	ldd	r26, Z+2	; 0x02
    4970:	b3 81       	ldd	r27, Z+3	; 0x03
    4972:	2d 81       	ldd	r18, Y+5	; 0x05
    4974:	3e 81       	ldd	r19, Y+6	; 0x06
    4976:	4f 81       	ldd	r20, Y+7	; 0x07
    4978:	58 85       	ldd	r21, Y+8	; 0x08
    497a:	bc 01       	movw	r22, r24
    497c:	cd 01       	movw	r24, r26
    497e:	0e 94 f6 2b 	call	0x57ec	; 0x57ec <__udivmodsi4>
    4982:	da 01       	movw	r26, r20
    4984:	c9 01       	movw	r24, r18
    4986:	2d 85       	ldd	r18, Y+13	; 0x0d
    4988:	3e 85       	ldd	r19, Y+14	; 0x0e
    498a:	f9 01       	movw	r30, r18
    498c:	80 83       	st	Z, r24
    498e:	91 83       	std	Z+1, r25	; 0x01
    4990:	a2 83       	std	Z+2, r26	; 0x02
    4992:	b3 83       	std	Z+3, r27	; 0x03
    4994:	8f 85       	ldd	r24, Y+15	; 0x0f
    4996:	98 89       	ldd	r25, Y+16	; 0x10
    4998:	fc 01       	movw	r30, r24
    499a:	80 81       	ld	r24, Z
    499c:	91 81       	ldd	r25, Z+1	; 0x01
    499e:	a2 81       	ldd	r26, Z+2	; 0x02
    49a0:	b3 81       	ldd	r27, Z+3	; 0x03
    49a2:	2d 81       	ldd	r18, Y+5	; 0x05
    49a4:	3e 81       	ldd	r19, Y+6	; 0x06
    49a6:	4f 81       	ldd	r20, Y+7	; 0x07
    49a8:	58 85       	ldd	r21, Y+8	; 0x08
    49aa:	bc 01       	movw	r22, r24
    49ac:	cd 01       	movw	r24, r26
    49ae:	0e 94 f6 2b 	call	0x57ec	; 0x57ec <__udivmodsi4>
    49b2:	da 01       	movw	r26, r20
    49b4:	c9 01       	movw	r24, r18
    49b6:	2f 85       	ldd	r18, Y+15	; 0x0f
    49b8:	38 89       	ldd	r19, Y+16	; 0x10
    49ba:	f9 01       	movw	r30, r18
    49bc:	80 83       	st	Z, r24
    49be:	91 83       	std	Z+1, r25	; 0x01
    49c0:	a2 83       	std	Z+2, r26	; 0x02
    49c2:	b3 83       	std	Z+3, r27	; 0x03
    49c4:	00 00       	nop
    49c6:	02 c0       	rjmp	.+4      	; 0x49cc <_Z13reduce_by_gcdPmS_+0x158>
    49c8:	00 00       	nop
    49ca:	01 c0       	rjmp	.+2      	; 0x49ce <_Z13reduce_by_gcdPmS_+0x15a>
    49cc:	00 00       	nop
    49ce:	60 96       	adiw	r28, 0x10	; 16
    49d0:	cd bf       	out	0x3d, r28	; 61
    49d2:	de bf       	out	0x3e, r29	; 62
    49d4:	df 91       	pop	r29
    49d6:	cf 91       	pop	r28
    49d8:	08 95       	ret

000049da <_Z17si5351_write_bulkhPhh>:


	bool si5351_write_bulk(uint8_t regAddr, uint8_t *data, uint8_t bytes)
	{
    49da:	cf 93       	push	r28
    49dc:	df 93       	push	r29
    49de:	cd b7       	in	r28, 0x3d	; 61
    49e0:	de b7       	in	r29, 0x3e	; 62
    49e2:	26 97       	sbiw	r28, 0x06	; 6
    49e4:	cd bf       	out	0x3d, r28	; 61
    49e6:	de bf       	out	0x3e, r29	; 62
    49e8:	8b 83       	std	Y+3, r24	; 0x03
    49ea:	6c 83       	std	Y+4, r22	; 0x04
    49ec:	7d 83       	std	Y+5, r23	; 0x05
    49ee:	4e 83       	std	Y+6, r20	; 0x06
		uint8_t tries = 5;
    49f0:	85 e0       	ldi	r24, 0x05	; 5
    49f2:	89 83       	std	Y+1, r24	; 0x01
		bool fail;
		while(tries-- && (fail = I2C_0_SendData(SI5351_I2C_SLAVE_ADDR, regAddr, data, bytes) != bytes));
    49f4:	89 81       	ldd	r24, Y+1	; 0x01
    49f6:	9f ef       	ldi	r25, 0xFF	; 255
    49f8:	98 0f       	add	r25, r24
    49fa:	99 83       	std	Y+1, r25	; 0x01
    49fc:	88 23       	and	r24, r24
    49fe:	a1 f0       	breq	.+40     	; 0x4a28 <_Z17si5351_write_bulkhPhh+0x4e>
    4a00:	8c 81       	ldd	r24, Y+4	; 0x04
    4a02:	9d 81       	ldd	r25, Y+5	; 0x05
    4a04:	2e 81       	ldd	r18, Y+6	; 0x06
    4a06:	ac 01       	movw	r20, r24
    4a08:	6b 81       	ldd	r22, Y+3	; 0x03
    4a0a:	80 ec       	ldi	r24, 0xC0	; 192
    4a0c:	0e 94 44 15 	call	0x2a88	; 0x2a88 <I2C_0_SendData>
    4a10:	28 2f       	mov	r18, r24
    4a12:	81 e0       	ldi	r24, 0x01	; 1
    4a14:	9e 81       	ldd	r25, Y+6	; 0x06
    4a16:	92 17       	cp	r25, r18
    4a18:	09 f4       	brne	.+2      	; 0x4a1c <_Z17si5351_write_bulkhPhh+0x42>
    4a1a:	80 e0       	ldi	r24, 0x00	; 0
    4a1c:	8a 83       	std	Y+2, r24	; 0x02
    4a1e:	8a 81       	ldd	r24, Y+2	; 0x02
    4a20:	88 23       	and	r24, r24
    4a22:	11 f0       	breq	.+4      	; 0x4a28 <_Z17si5351_write_bulkhPhh+0x4e>
    4a24:	81 e0       	ldi	r24, 0x01	; 1
    4a26:	01 c0       	rjmp	.+2      	; 0x4a2a <_Z17si5351_write_bulkhPhh+0x50>
    4a28:	80 e0       	ldi	r24, 0x00	; 0
    4a2a:	88 23       	and	r24, r24
    4a2c:	09 f0       	breq	.+2      	; 0x4a30 <_Z17si5351_write_bulkhPhh+0x56>
    4a2e:	e2 cf       	rjmp	.-60     	; 0x49f4 <_Z17si5351_write_bulkhPhh+0x1a>
		return(fail);
    4a30:	8a 81       	ldd	r24, Y+2	; 0x02
	}
    4a32:	26 96       	adiw	r28, 0x06	; 6
    4a34:	cd bf       	out	0x3d, r28	; 61
    4a36:	de bf       	out	0x3e, r29	; 62
    4a38:	df 91       	pop	r29
    4a3a:	cf 91       	pop	r28
    4a3c:	08 95       	ret

00004a3e <_Z16si5351_read_bulkhPhh>:

	bool si5351_read_bulk(uint8_t regAddr, uint8_t *data, uint8_t bytes)
	{
    4a3e:	cf 93       	push	r28
    4a40:	df 93       	push	r29
    4a42:	cd b7       	in	r28, 0x3d	; 61
    4a44:	de b7       	in	r29, 0x3e	; 62
    4a46:	26 97       	sbiw	r28, 0x06	; 6
    4a48:	cd bf       	out	0x3d, r28	; 61
    4a4a:	de bf       	out	0x3e, r29	; 62
    4a4c:	8b 83       	std	Y+3, r24	; 0x03
    4a4e:	6c 83       	std	Y+4, r22	; 0x04
    4a50:	7d 83       	std	Y+5, r23	; 0x05
    4a52:	4e 83       	std	Y+6, r20	; 0x06
		uint8_t tries = 5;
    4a54:	85 e0       	ldi	r24, 0x05	; 5
    4a56:	89 83       	std	Y+1, r24	; 0x01
		bool fail;
		while(tries-- && (fail = I2C_0_GetData(SI5351_I2C_SLAVE_ADDR, regAddr, data, bytes) != bytes));
    4a58:	89 81       	ldd	r24, Y+1	; 0x01
    4a5a:	9f ef       	ldi	r25, 0xFF	; 255
    4a5c:	98 0f       	add	r25, r24
    4a5e:	99 83       	std	Y+1, r25	; 0x01
    4a60:	88 23       	and	r24, r24
    4a62:	a1 f0       	breq	.+40     	; 0x4a8c <_Z16si5351_read_bulkhPhh+0x4e>
    4a64:	8c 81       	ldd	r24, Y+4	; 0x04
    4a66:	9d 81       	ldd	r25, Y+5	; 0x05
    4a68:	2e 81       	ldd	r18, Y+6	; 0x06
    4a6a:	ac 01       	movw	r20, r24
    4a6c:	6b 81       	ldd	r22, Y+3	; 0x03
    4a6e:	80 ec       	ldi	r24, 0xC0	; 192
    4a70:	0e 94 ac 15 	call	0x2b58	; 0x2b58 <I2C_0_GetData>
    4a74:	28 2f       	mov	r18, r24
    4a76:	81 e0       	ldi	r24, 0x01	; 1
    4a78:	9e 81       	ldd	r25, Y+6	; 0x06
    4a7a:	92 17       	cp	r25, r18
    4a7c:	09 f4       	brne	.+2      	; 0x4a80 <_Z16si5351_read_bulkhPhh+0x42>
    4a7e:	80 e0       	ldi	r24, 0x00	; 0
    4a80:	8a 83       	std	Y+2, r24	; 0x02
    4a82:	8a 81       	ldd	r24, Y+2	; 0x02
    4a84:	88 23       	and	r24, r24
    4a86:	11 f0       	breq	.+4      	; 0x4a8c <_Z16si5351_read_bulkhPhh+0x4e>
    4a88:	81 e0       	ldi	r24, 0x01	; 1
    4a8a:	01 c0       	rjmp	.+2      	; 0x4a8e <_Z16si5351_read_bulkhPhh+0x50>
    4a8c:	80 e0       	ldi	r24, 0x00	; 0
    4a8e:	88 23       	and	r24, r24
    4a90:	09 f0       	breq	.+2      	; 0x4a94 <_Z16si5351_read_bulkhPhh+0x56>
    4a92:	e2 cf       	rjmp	.-60     	; 0x4a58 <_Z16si5351_read_bulkhPhh+0x1a>
		return(fail);
    4a94:	8a 81       	ldd	r24, Y+2	; 0x02
	}
    4a96:	26 96       	adiw	r28, 0x06	; 6
    4a98:	cd bf       	out	0x3d, r28	; 61
    4a9a:	de bf       	out	0x3e, r29	; 62
    4a9c:	df 91       	pop	r29
    4a9e:	cf 91       	pop	r28
    4aa0:	08 95       	ret

00004aa2 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll>:
 *
 * Set the desired PLL source for a multisynth.
 *
 */
	bool set_multisynth_registers_source(Si5351_clock clk, Si5351_pll pll)
	{
    4aa2:	cf 93       	push	r28
    4aa4:	df 93       	push	r29
    4aa6:	cd b7       	in	r28, 0x3d	; 61
    4aa8:	de b7       	in	r29, 0x3e	; 62
    4aaa:	27 97       	sbiw	r28, 0x07	; 7
    4aac:	cd bf       	out	0x3d, r28	; 61
    4aae:	de bf       	out	0x3e, r29	; 62
    4ab0:	8c 83       	std	Y+4, r24	; 0x04
    4ab2:	9d 83       	std	Y+5, r25	; 0x05
    4ab4:	6e 83       	std	Y+6, r22	; 0x06
    4ab6:	7f 83       	std	Y+7, r23	; 0x07
		uint8_t reg_val;
		uint8_t data[2];
		
		if(si5351_read_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    4ab8:	8c 81       	ldd	r24, Y+4	; 0x04
    4aba:	20 e1       	ldi	r18, 0x10	; 16
    4abc:	28 0f       	add	r18, r24
    4abe:	ce 01       	movw	r24, r28
    4ac0:	02 96       	adiw	r24, 0x02	; 2
    4ac2:	41 e0       	ldi	r20, 0x01	; 1
    4ac4:	bc 01       	movw	r22, r24
    4ac6:	82 2f       	mov	r24, r18
    4ac8:	0e 94 1f 25 	call	0x4a3e	; 0x4a3e <_Z16si5351_read_bulkhPhh>
    4acc:	88 23       	and	r24, r24
    4ace:	11 f0       	breq	.+4      	; 0x4ad4 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x32>
		{
			return(true);
    4ad0:	81 e0       	ldi	r24, 0x01	; 1
    4ad2:	22 c0       	rjmp	.+68     	; 0x4b18 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x76>
		}
		
		reg_val = data[0];
    4ad4:	8a 81       	ldd	r24, Y+2	; 0x02
    4ad6:	89 83       	std	Y+1, r24	; 0x01

		if(pll == SI5351_PLLA)
    4ad8:	8e 81       	ldd	r24, Y+6	; 0x06
    4ada:	9f 81       	ldd	r25, Y+7	; 0x07
    4adc:	01 97       	sbiw	r24, 0x01	; 1
    4ade:	21 f4       	brne	.+8      	; 0x4ae8 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x46>
		{
			reg_val &= ~(SI5351_CLK_PLL_SELECT);
    4ae0:	89 81       	ldd	r24, Y+1	; 0x01
    4ae2:	8f 7d       	andi	r24, 0xDF	; 223
    4ae4:	89 83       	std	Y+1, r24	; 0x01
    4ae6:	07 c0       	rjmp	.+14     	; 0x4af6 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x54>
		}
		else if(pll == SI5351_PLLB)
    4ae8:	8e 81       	ldd	r24, Y+6	; 0x06
    4aea:	9f 81       	ldd	r25, Y+7	; 0x07
    4aec:	02 97       	sbiw	r24, 0x02	; 2
    4aee:	19 f4       	brne	.+6      	; 0x4af6 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x54>
		{
			reg_val |= SI5351_CLK_PLL_SELECT;
    4af0:	89 81       	ldd	r24, Y+1	; 0x01
    4af2:	80 62       	ori	r24, 0x20	; 32
    4af4:	89 83       	std	Y+1, r24	; 0x01
		}

		data[0] = reg_val;
    4af6:	89 81       	ldd	r24, Y+1	; 0x01
    4af8:	8a 83       	std	Y+2, r24	; 0x02
		if(si5351_write_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    4afa:	8c 81       	ldd	r24, Y+4	; 0x04
    4afc:	20 e1       	ldi	r18, 0x10	; 16
    4afe:	28 0f       	add	r18, r24
    4b00:	ce 01       	movw	r24, r28
    4b02:	02 96       	adiw	r24, 0x02	; 2
    4b04:	41 e0       	ldi	r20, 0x01	; 1
    4b06:	bc 01       	movw	r22, r24
    4b08:	82 2f       	mov	r24, r18
    4b0a:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    4b0e:	88 23       	and	r24, r24
    4b10:	11 f0       	breq	.+4      	; 0x4b16 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x74>
		{
			return(true);
    4b12:	81 e0       	ldi	r24, 0x01	; 1
    4b14:	01 c0       	rjmp	.+2      	; 0x4b18 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x76>
		}
		
		return(false);
    4b16:	80 e0       	ldi	r24, 0x00	; 0
	}
    4b18:	27 96       	adiw	r28, 0x07	; 7
    4b1a:	cd bf       	out	0x3d, r28	; 61
    4b1c:	de bf       	out	0x3e, r29	; 62
    4b1e:	df 91       	pop	r29
    4b20:	cf 91       	pop	r28
    4b22:	08 95       	ret

00004b24 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb>:
 * r_div - Desired r_div ratio
 * div_by_4 - 1 Divide By 4 mode: 0 to disable
 *
 */
	bool set_multisynth_registers(Si5351_clock clk, Union_si5351_regs ms_reg, bool int_mode, uint8_t r_div, bool div_by_4)
	{
    4b24:	8f 92       	push	r8
    4b26:	af 92       	push	r10
    4b28:	cf 92       	push	r12
    4b2a:	df 92       	push	r13
    4b2c:	ef 92       	push	r14
    4b2e:	ff 92       	push	r15
    4b30:	0f 93       	push	r16
    4b32:	1f 93       	push	r17
    4b34:	cf 93       	push	r28
    4b36:	df 93       	push	r29
    4b38:	cd b7       	in	r28, 0x3d	; 61
    4b3a:	de b7       	in	r29, 0x3e	; 62
    4b3c:	6f 97       	sbiw	r28, 0x1f	; 31
    4b3e:	cd bf       	out	0x3d, r28	; 61
    4b40:	de bf       	out	0x3e, r29	; 62
    4b42:	88 8b       	std	Y+16, r24	; 0x10
    4b44:	99 8b       	std	Y+17, r25	; 0x11
    4b46:	ca 8a       	std	Y+18, r12	; 0x12
    4b48:	db 8a       	std	Y+19, r13	; 0x13
    4b4a:	ec 8a       	std	Y+20, r14	; 0x14
    4b4c:	fd 8a       	std	Y+21, r15	; 0x15
    4b4e:	0e 8b       	std	Y+22, r16	; 0x16
    4b50:	1f 8b       	std	Y+23, r17	; 0x17
    4b52:	28 8f       	std	Y+24, r18	; 0x18
    4b54:	39 8f       	std	Y+25, r19	; 0x19
    4b56:	4a 8f       	std	Y+26, r20	; 0x1a
    4b58:	5b 8f       	std	Y+27, r21	; 0x1b
    4b5a:	6c 8f       	std	Y+28, r22	; 0x1c
    4b5c:	7d 8f       	std	Y+29, r23	; 0x1d
    4b5e:	ae 8e       	std	Y+30, r10	; 0x1e
    4b60:	8f 8e       	std	Y+31, r8	; 0x1f
		uint8_t params[11];
		uint8_t i = 0;
    4b62:	19 82       	std	Y+1, r1	; 0x01
		uint8_t reg_val;
		uint8_t data[2];

		/* Registers 42-43 for CLK0; 50-51 for CLK1 */
		params[i++] = ms_reg.reg.p3_1; /* MS0_P3[15:8] MultiSynth0 Divider AN619 p.33 */
    4b64:	89 81       	ldd	r24, Y+1	; 0x01
    4b66:	91 e0       	ldi	r25, 0x01	; 1
    4b68:	98 0f       	add	r25, r24
    4b6a:	99 83       	std	Y+1, r25	; 0x01
    4b6c:	88 2f       	mov	r24, r24
    4b6e:	90 e0       	ldi	r25, 0x00	; 0
    4b70:	4b 8d       	ldd	r20, Y+27	; 0x1b
    4b72:	9e 01       	movw	r18, r28
    4b74:	2d 5f       	subi	r18, 0xFD	; 253
    4b76:	3f 4f       	sbci	r19, 0xFF	; 255
    4b78:	82 0f       	add	r24, r18
    4b7a:	93 1f       	adc	r25, r19
    4b7c:	fc 01       	movw	r30, r24
    4b7e:	40 83       	st	Z, r20
		params[i++] = ms_reg.reg.p3_0; /* MS0_P3[7:0] MultiSynth0 Divider AN619 p.33 */
    4b80:	89 81       	ldd	r24, Y+1	; 0x01
    4b82:	91 e0       	ldi	r25, 0x01	; 1
    4b84:	98 0f       	add	r25, r24
    4b86:	99 83       	std	Y+1, r25	; 0x01
    4b88:	88 2f       	mov	r24, r24
    4b8a:	90 e0       	ldi	r25, 0x00	; 0
    4b8c:	4a 8d       	ldd	r20, Y+26	; 0x1a
    4b8e:	9e 01       	movw	r18, r28
    4b90:	2d 5f       	subi	r18, 0xFD	; 253
    4b92:	3f 4f       	sbci	r19, 0xFF	; 255
    4b94:	82 0f       	add	r24, r18
    4b96:	93 1f       	adc	r25, r19
    4b98:	fc 01       	movw	r30, r24
    4b9a:	40 83       	st	Z, r20

		/* Register 44 for CLK0; 52 for CLK1 */
		if(si5351_read_bulk((SI5351_MS0_PARAMETERS + 2) + (clk * 8), data, 1))
    4b9c:	88 89       	ldd	r24, Y+16	; 0x10
    4b9e:	88 0f       	add	r24, r24
    4ba0:	88 0f       	add	r24, r24
    4ba2:	88 0f       	add	r24, r24
    4ba4:	2c e2       	ldi	r18, 0x2C	; 44
    4ba6:	28 0f       	add	r18, r24
    4ba8:	ce 01       	movw	r24, r28
    4baa:	0e 96       	adiw	r24, 0x0e	; 14
    4bac:	41 e0       	ldi	r20, 0x01	; 1
    4bae:	bc 01       	movw	r22, r24
    4bb0:	82 2f       	mov	r24, r18
    4bb2:	0e 94 1f 25 	call	0x4a3e	; 0x4a3e <_Z16si5351_read_bulkhPhh>
    4bb6:	88 23       	and	r24, r24
    4bb8:	11 f0       	breq	.+4      	; 0x4bbe <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x9a>
		{
			return(true);
    4bba:	81 e0       	ldi	r24, 0x01	; 1
    4bbc:	be c0       	rjmp	.+380    	; 0x4d3a <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x216>
		}
		
		reg_val = data[0];
    4bbe:	8e 85       	ldd	r24, Y+14	; 0x0e
    4bc0:	8a 83       	std	Y+2, r24	; 0x02

		reg_val &= 0xFC;    /*~(0x03); */
    4bc2:	8a 81       	ldd	r24, Y+2	; 0x02
    4bc4:	8c 7f       	andi	r24, 0xFC	; 252
    4bc6:	8a 83       	std	Y+2, r24	; 0x02
		params[i++] = reg_val | (ms_reg.reg.p1_2 & 0x03);
    4bc8:	8c 89       	ldd	r24, Y+20	; 0x14
    4bca:	38 2f       	mov	r19, r24
    4bcc:	33 70       	andi	r19, 0x03	; 3
    4bce:	89 81       	ldd	r24, Y+1	; 0x01
    4bd0:	91 e0       	ldi	r25, 0x01	; 1
    4bd2:	98 0f       	add	r25, r24
    4bd4:	99 83       	std	Y+1, r25	; 0x01
    4bd6:	88 2f       	mov	r24, r24
    4bd8:	90 e0       	ldi	r25, 0x00	; 0
    4bda:	2a 81       	ldd	r18, Y+2	; 0x02
    4bdc:	43 2f       	mov	r20, r19
    4bde:	42 2b       	or	r20, r18
    4be0:	9e 01       	movw	r18, r28
    4be2:	2d 5f       	subi	r18, 0xFD	; 253
    4be4:	3f 4f       	sbci	r19, 0xFF	; 255
    4be6:	82 0f       	add	r24, r18
    4be8:	93 1f       	adc	r25, r19
    4bea:	fc 01       	movw	r30, r24
    4bec:	40 83       	st	Z, r20

		/* Registers 45-46 for CLK0 */
		params[i++] = ms_reg.reg.p1_1; /* MS0_P1[15:8] MultiSynth0 Parameter 1 AN619 p.34 */
    4bee:	89 81       	ldd	r24, Y+1	; 0x01
    4bf0:	91 e0       	ldi	r25, 0x01	; 1
    4bf2:	98 0f       	add	r25, r24
    4bf4:	99 83       	std	Y+1, r25	; 0x01
    4bf6:	88 2f       	mov	r24, r24
    4bf8:	90 e0       	ldi	r25, 0x00	; 0
    4bfa:	4b 89       	ldd	r20, Y+19	; 0x13
    4bfc:	9e 01       	movw	r18, r28
    4bfe:	2d 5f       	subi	r18, 0xFD	; 253
    4c00:	3f 4f       	sbci	r19, 0xFF	; 255
    4c02:	82 0f       	add	r24, r18
    4c04:	93 1f       	adc	r25, r19
    4c06:	fc 01       	movw	r30, r24
    4c08:	40 83       	st	Z, r20
		params[i++] = ms_reg.reg.p1_0;
    4c0a:	89 81       	ldd	r24, Y+1	; 0x01
    4c0c:	91 e0       	ldi	r25, 0x01	; 1
    4c0e:	98 0f       	add	r25, r24
    4c10:	99 83       	std	Y+1, r25	; 0x01
    4c12:	88 2f       	mov	r24, r24
    4c14:	90 e0       	ldi	r25, 0x00	; 0
    4c16:	4a 89       	ldd	r20, Y+18	; 0x12
    4c18:	9e 01       	movw	r18, r28
    4c1a:	2d 5f       	subi	r18, 0xFD	; 253
    4c1c:	3f 4f       	sbci	r19, 0xFF	; 255
    4c1e:	82 0f       	add	r24, r18
    4c20:	93 1f       	adc	r25, r19
    4c22:	fc 01       	movw	r30, r24
    4c24:	40 83       	st	Z, r20

		/* Register 47 for CLK0 */
		params[i] = (ms_reg.reg.p3_2 << 4);
    4c26:	2c 8d       	ldd	r18, Y+28	; 0x1c
    4c28:	89 81       	ldd	r24, Y+1	; 0x01
    4c2a:	88 2f       	mov	r24, r24
    4c2c:	90 e0       	ldi	r25, 0x00	; 0
    4c2e:	42 2f       	mov	r20, r18
    4c30:	42 95       	swap	r20
    4c32:	40 7f       	andi	r20, 0xF0	; 240
    4c34:	9e 01       	movw	r18, r28
    4c36:	2d 5f       	subi	r18, 0xFD	; 253
    4c38:	3f 4f       	sbci	r19, 0xFF	; 255
    4c3a:	82 0f       	add	r24, r18
    4c3c:	93 1f       	adc	r25, r19
    4c3e:	fc 01       	movw	r30, r24
    4c40:	40 83       	st	Z, r20
		params[i++] += (ms_reg.reg.p2_2 & 0x0F);
    4c42:	49 81       	ldd	r20, Y+1	; 0x01
    4c44:	81 e0       	ldi	r24, 0x01	; 1
    4c46:	84 0f       	add	r24, r20
    4c48:	89 83       	std	Y+1, r24	; 0x01
    4c4a:	84 2f       	mov	r24, r20
    4c4c:	90 e0       	ldi	r25, 0x00	; 0
    4c4e:	9e 01       	movw	r18, r28
    4c50:	2d 5f       	subi	r18, 0xFD	; 253
    4c52:	3f 4f       	sbci	r19, 0xFF	; 255
    4c54:	82 0f       	add	r24, r18
    4c56:	93 1f       	adc	r25, r19
    4c58:	fc 01       	movw	r30, r24
    4c5a:	30 81       	ld	r19, Z
    4c5c:	88 8d       	ldd	r24, Y+24	; 0x18
    4c5e:	28 2f       	mov	r18, r24
    4c60:	2f 70       	andi	r18, 0x0F	; 15
    4c62:	84 2f       	mov	r24, r20
    4c64:	90 e0       	ldi	r25, 0x00	; 0
    4c66:	43 2f       	mov	r20, r19
    4c68:	42 0f       	add	r20, r18
    4c6a:	9e 01       	movw	r18, r28
    4c6c:	2d 5f       	subi	r18, 0xFD	; 253
    4c6e:	3f 4f       	sbci	r19, 0xFF	; 255
    4c70:	82 0f       	add	r24, r18
    4c72:	93 1f       	adc	r25, r19
    4c74:	fc 01       	movw	r30, r24
    4c76:	40 83       	st	Z, r20

		/* Registers 48-49 for CLK0 */
		params[i++] = ms_reg.reg.p2_1;
    4c78:	89 81       	ldd	r24, Y+1	; 0x01
    4c7a:	91 e0       	ldi	r25, 0x01	; 1
    4c7c:	98 0f       	add	r25, r24
    4c7e:	99 83       	std	Y+1, r25	; 0x01
    4c80:	88 2f       	mov	r24, r24
    4c82:	90 e0       	ldi	r25, 0x00	; 0
    4c84:	4f 89       	ldd	r20, Y+23	; 0x17
    4c86:	9e 01       	movw	r18, r28
    4c88:	2d 5f       	subi	r18, 0xFD	; 253
    4c8a:	3f 4f       	sbci	r19, 0xFF	; 255
    4c8c:	82 0f       	add	r24, r18
    4c8e:	93 1f       	adc	r25, r19
    4c90:	fc 01       	movw	r30, r24
    4c92:	40 83       	st	Z, r20
		params[i++] = ms_reg.reg.p2_0;
    4c94:	89 81       	ldd	r24, Y+1	; 0x01
    4c96:	91 e0       	ldi	r25, 0x01	; 1
    4c98:	98 0f       	add	r25, r24
    4c9a:	99 83       	std	Y+1, r25	; 0x01
    4c9c:	88 2f       	mov	r24, r24
    4c9e:	90 e0       	ldi	r25, 0x00	; 0
    4ca0:	4e 89       	ldd	r20, Y+22	; 0x16
    4ca2:	9e 01       	movw	r18, r28
    4ca4:	2d 5f       	subi	r18, 0xFD	; 253
    4ca6:	3f 4f       	sbci	r19, 0xFF	; 255
    4ca8:	82 0f       	add	r24, r18
    4caa:	93 1f       	adc	r25, r19
    4cac:	fc 01       	movw	r30, r24
    4cae:	40 83       	st	Z, r20

		/* Write the parameters */
		switch(clk)
    4cb0:	88 89       	ldd	r24, Y+16	; 0x10
    4cb2:	99 89       	ldd	r25, Y+17	; 0x11
    4cb4:	81 30       	cpi	r24, 0x01	; 1
    4cb6:	91 05       	cpc	r25, r1
    4cb8:	89 f0       	breq	.+34     	; 0x4cdc <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1b8>
    4cba:	82 30       	cpi	r24, 0x02	; 2
    4cbc:	91 05       	cpc	r25, r1
    4cbe:	c9 f0       	breq	.+50     	; 0x4cf2 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1ce>
    4cc0:	89 2b       	or	r24, r25
    4cc2:	09 f0       	breq	.+2      	; 0x4cc6 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1a2>
			break;

			default:
			{
			}
			break;
    4cc4:	26 c0       	rjmp	.+76     	; 0x4d12 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1ee>
		/* Write the parameters */
		switch(clk)
		{
			case SI5351_CLK0:
			{
				if(si5351_write_bulk(SI5351_MS0_PARAMETERS, params, i))
    4cc6:	ce 01       	movw	r24, r28
    4cc8:	03 96       	adiw	r24, 0x03	; 3
    4cca:	49 81       	ldd	r20, Y+1	; 0x01
    4ccc:	bc 01       	movw	r22, r24
    4cce:	8a e2       	ldi	r24, 0x2A	; 42
    4cd0:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    4cd4:	88 23       	and	r24, r24
    4cd6:	c1 f0       	breq	.+48     	; 0x4d08 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1e4>
				{
					return(true);
    4cd8:	81 e0       	ldi	r24, 0x01	; 1
    4cda:	2f c0       	rjmp	.+94     	; 0x4d3a <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x216>
			}
			break;

			case SI5351_CLK1:
			{
				if(si5351_write_bulk(SI5351_MS1_PARAMETERS, params, i))
    4cdc:	ce 01       	movw	r24, r28
    4cde:	03 96       	adiw	r24, 0x03	; 3
    4ce0:	49 81       	ldd	r20, Y+1	; 0x01
    4ce2:	bc 01       	movw	r22, r24
    4ce4:	82 e3       	ldi	r24, 0x32	; 50
    4ce6:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    4cea:	88 23       	and	r24, r24
    4cec:	79 f0       	breq	.+30     	; 0x4d0c <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1e8>
				{
					return(true);
    4cee:	81 e0       	ldi	r24, 0x01	; 1
    4cf0:	24 c0       	rjmp	.+72     	; 0x4d3a <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x216>
			}
			break;

			case SI5351_CLK2:
			{
				if(si5351_write_bulk(SI5351_MS2_PARAMETERS, params, i))
    4cf2:	ce 01       	movw	r24, r28
    4cf4:	03 96       	adiw	r24, 0x03	; 3
    4cf6:	49 81       	ldd	r20, Y+1	; 0x01
    4cf8:	bc 01       	movw	r22, r24
    4cfa:	8a e3       	ldi	r24, 0x3A	; 58
    4cfc:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
    4d00:	88 23       	and	r24, r24
    4d02:	31 f0       	breq	.+12     	; 0x4d10 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1ec>
				{
					return(true);
    4d04:	81 e0       	ldi	r24, 0x01	; 1
    4d06:	19 c0       	rjmp	.+50     	; 0x4d3a <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x216>
				if(si5351_write_bulk(SI5351_MS0_PARAMETERS, params, i))
				{
					return(true);
				}
			}
			break;
    4d08:	00 00       	nop
    4d0a:	03 c0       	rjmp	.+6      	; 0x4d12 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1ee>
				if(si5351_write_bulk(SI5351_MS1_PARAMETERS, params, i))
				{
					return(true);
				}
			}
			break;
    4d0c:	00 00       	nop
    4d0e:	01 c0       	rjmp	.+2      	; 0x4d12 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x1ee>
				if(si5351_write_bulk(SI5351_MS2_PARAMETERS, params, i))
				{
					return(true);
				}
			}
			break;
    4d10:	00 00       	nop
			{
			}
			break;
		}

		if(set_integer_mode(clk, int_mode))
    4d12:	88 89       	ldd	r24, Y+16	; 0x10
    4d14:	99 89       	ldd	r25, Y+17	; 0x11
    4d16:	6e 8d       	ldd	r22, Y+30	; 0x1e
    4d18:	0e 94 ab 26 	call	0x4d56	; 0x4d56 <_Z16set_integer_mode12si5351_clockb>
    4d1c:	88 23       	and	r24, r24
    4d1e:	11 f0       	breq	.+4      	; 0x4d24 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x200>
		{
			return(true);
    4d20:	81 e0       	ldi	r24, 0x01	; 1
    4d22:	0b c0       	rjmp	.+22     	; 0x4d3a <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x216>
		}
		
		if(ms_div(clk, r_div, div_by_4))
    4d24:	88 89       	ldd	r24, Y+16	; 0x10
    4d26:	99 89       	ldd	r25, Y+17	; 0x11
    4d28:	4c a5       	ldd	r20, Y+44	; 0x2c
    4d2a:	6f 8d       	ldd	r22, Y+31	; 0x1f
    4d2c:	0e 94 e1 26 	call	0x4dc2	; 0x4dc2 <_Z6ms_div12si5351_clockhb>
    4d30:	88 23       	and	r24, r24
    4d32:	11 f0       	breq	.+4      	; 0x4d38 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x214>
		{
			return(true);
    4d34:	81 e0       	ldi	r24, 0x01	; 1
    4d36:	01 c0       	rjmp	.+2      	; 0x4d3a <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x216>
		}
		
		return(false);
    4d38:	80 e0       	ldi	r24, 0x00	; 0
	}
    4d3a:	6f 96       	adiw	r28, 0x1f	; 31
    4d3c:	cd bf       	out	0x3d, r28	; 61
    4d3e:	de bf       	out	0x3e, r29	; 62
    4d40:	df 91       	pop	r29
    4d42:	cf 91       	pop	r28
    4d44:	1f 91       	pop	r17
    4d46:	0f 91       	pop	r16
    4d48:	ff 90       	pop	r15
    4d4a:	ef 90       	pop	r14
    4d4c:	df 90       	pop	r13
    4d4e:	cf 90       	pop	r12
    4d50:	af 90       	pop	r10
    4d52:	8f 90       	pop	r8
    4d54:	08 95       	ret

00004d56 <_Z16set_integer_mode12si5351_clockb>:
 * enable - 1 to enable, 0 to disable
 *
 * Set the indicated multisynth into integer mode.
 */
	bool set_integer_mode(Si5351_clock clk, bool enable)
	{
    4d56:	cf 93       	push	r28
    4d58:	df 93       	push	r29
    4d5a:	cd b7       	in	r28, 0x3d	; 61
    4d5c:	de b7       	in	r29, 0x3e	; 62
    4d5e:	26 97       	sbiw	r28, 0x06	; 6
    4d60:	cd bf       	out	0x3d, r28	; 61
    4d62:	de bf       	out	0x3e, r29	; 62
    4d64:	8c 83       	std	Y+4, r24	; 0x04
    4d66:	9d 83       	std	Y+5, r25	; 0x05
    4d68:	6e 83       	std	Y+6, r22	; 0x06
		uint8_t reg_val;
		uint8_t data[2];

		if(si5351_read_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    4d6a:	8c 81       	ldd	r24, Y+4	; 0x04
    4d6c:	20 e1       	ldi	r18, 0x10	; 16
    4d6e:	28 0f       	add	r18, r24
    4d70:	ce 01       	movw	r24, r28
    4d72:	02 96       	adiw	r24, 0x02	; 2
    4d74:	41 e0       	ldi	r20, 0x01	; 1
    4d76:	bc 01       	movw	r22, r24
    4d78:	82 2f       	mov	r24, r18
    4d7a:	0e 94 1f 25 	call	0x4a3e	; 0x4a3e <_Z16si5351_read_bulkhPhh>
    4d7e:	88 23       	and	r24, r24
    4d80:	11 f0       	breq	.+4      	; 0x4d86 <_Z16set_integer_mode12si5351_clockb+0x30>
		{
			return(true);
    4d82:	81 e0       	ldi	r24, 0x01	; 1
    4d84:	18 c0       	rjmp	.+48     	; 0x4db6 <_Z16set_integer_mode12si5351_clockb+0x60>
		}
		
		reg_val = data[0];
    4d86:	8a 81       	ldd	r24, Y+2	; 0x02
    4d88:	89 83       	std	Y+1, r24	; 0x01

		if(enable)
    4d8a:	8e 81       	ldd	r24, Y+6	; 0x06
    4d8c:	88 23       	and	r24, r24
    4d8e:	21 f0       	breq	.+8      	; 0x4d98 <_Z16set_integer_mode12si5351_clockb+0x42>
		{
			reg_val |= (SI5351_CLK_INTEGER_MODE);
    4d90:	89 81       	ldd	r24, Y+1	; 0x01
    4d92:	80 64       	ori	r24, 0x40	; 64
    4d94:	89 83       	std	Y+1, r24	; 0x01
    4d96:	03 c0       	rjmp	.+6      	; 0x4d9e <_Z16set_integer_mode12si5351_clockb+0x48>
		}
		else
		{
			reg_val &= ~(SI5351_CLK_INTEGER_MODE);
    4d98:	89 81       	ldd	r24, Y+1	; 0x01
    4d9a:	8f 7b       	andi	r24, 0xBF	; 191
    4d9c:	89 83       	std	Y+1, r24	; 0x01
		}

		data[0] = reg_val;
    4d9e:	89 81       	ldd	r24, Y+1	; 0x01
    4da0:	8a 83       	std	Y+2, r24	; 0x02
		return(si5351_write_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1));
    4da2:	8c 81       	ldd	r24, Y+4	; 0x04
    4da4:	20 e1       	ldi	r18, 0x10	; 16
    4da6:	28 0f       	add	r18, r24
    4da8:	ce 01       	movw	r24, r28
    4daa:	02 96       	adiw	r24, 0x02	; 2
    4dac:	41 e0       	ldi	r20, 0x01	; 1
    4dae:	bc 01       	movw	r22, r24
    4db0:	82 2f       	mov	r24, r18
    4db2:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
	}
    4db6:	26 96       	adiw	r28, 0x06	; 6
    4db8:	cd bf       	out	0x3d, r28	; 61
    4dba:	de bf       	out	0x3e, r29	; 62
    4dbc:	df 91       	pop	r29
    4dbe:	cf 91       	pop	r28
    4dc0:	08 95       	ret

00004dc2 <_Z6ms_div12si5351_clockhb>:


	bool ms_div(Si5351_clock clk, uint8_t r_div, bool div_by_4)
	{
    4dc2:	cf 93       	push	r28
    4dc4:	df 93       	push	r29
    4dc6:	cd b7       	in	r28, 0x3d	; 61
    4dc8:	de b7       	in	r29, 0x3e	; 62
    4dca:	28 97       	sbiw	r28, 0x08	; 8
    4dcc:	cd bf       	out	0x3d, r28	; 61
    4dce:	de bf       	out	0x3e, r29	; 62
    4dd0:	8d 83       	std	Y+5, r24	; 0x05
    4dd2:	9e 83       	std	Y+6, r25	; 0x06
    4dd4:	6f 83       	std	Y+7, r22	; 0x07
    4dd6:	48 87       	std	Y+8, r20	; 0x08
		uint8_t reg_val, reg_addr;
		uint8_t data[2];

		switch(clk)
    4dd8:	8d 81       	ldd	r24, Y+5	; 0x05
    4dda:	9e 81       	ldd	r25, Y+6	; 0x06
    4ddc:	81 30       	cpi	r24, 0x01	; 1
    4dde:	91 05       	cpc	r25, r1
    4de0:	41 f0       	breq	.+16     	; 0x4df2 <_Z6ms_div12si5351_clockhb+0x30>
    4de2:	82 30       	cpi	r24, 0x02	; 2
    4de4:	91 05       	cpc	r25, r1
    4de6:	41 f0       	breq	.+16     	; 0x4df8 <_Z6ms_div12si5351_clockhb+0x36>
    4de8:	89 2b       	or	r24, r25
    4dea:	49 f4       	brne	.+18     	; 0x4dfe <_Z6ms_div12si5351_clockhb+0x3c>
		{
			case SI5351_CLK0:
			{
				reg_addr = SI5351_MS0_PARAMETERS + 2;
    4dec:	8c e2       	ldi	r24, 0x2C	; 44
    4dee:	8a 83       	std	Y+2, r24	; 0x02
			}
			break;
    4df0:	08 c0       	rjmp	.+16     	; 0x4e02 <_Z6ms_div12si5351_clockhb+0x40>

			case SI5351_CLK1:
			{
				reg_addr = SI5351_MS1_PARAMETERS + 2;
    4df2:	84 e3       	ldi	r24, 0x34	; 52
    4df4:	8a 83       	std	Y+2, r24	; 0x02
			}
			break;
    4df6:	05 c0       	rjmp	.+10     	; 0x4e02 <_Z6ms_div12si5351_clockhb+0x40>

			case SI5351_CLK2:
			{
				reg_addr = SI5351_MS2_PARAMETERS + 2;
    4df8:	8c e3       	ldi	r24, 0x3C	; 60
    4dfa:	8a 83       	std	Y+2, r24	; 0x02
			}
			break;
    4dfc:	02 c0       	rjmp	.+4      	; 0x4e02 <_Z6ms_div12si5351_clockhb+0x40>

			default:
				return(true);
    4dfe:	81 e0       	ldi	r24, 0x01	; 1
    4e00:	30 c0       	rjmp	.+96     	; 0x4e62 <_Z6ms_div12si5351_clockhb+0xa0>
		}

		if(si5351_read_bulk(reg_addr, data, 1))
    4e02:	ce 01       	movw	r24, r28
    4e04:	03 96       	adiw	r24, 0x03	; 3
    4e06:	41 e0       	ldi	r20, 0x01	; 1
    4e08:	bc 01       	movw	r22, r24
    4e0a:	8a 81       	ldd	r24, Y+2	; 0x02
    4e0c:	0e 94 1f 25 	call	0x4a3e	; 0x4a3e <_Z16si5351_read_bulkhPhh>
    4e10:	88 23       	and	r24, r24
    4e12:	11 f0       	breq	.+4      	; 0x4e18 <_Z6ms_div12si5351_clockhb+0x56>
		{
			return(true);
    4e14:	81 e0       	ldi	r24, 0x01	; 1
    4e16:	25 c0       	rjmp	.+74     	; 0x4e62 <_Z6ms_div12si5351_clockhb+0xa0>
		}
		
		reg_val = data[0];
    4e18:	8b 81       	ldd	r24, Y+3	; 0x03
    4e1a:	89 83       	std	Y+1, r24	; 0x01

		/* Clear the appropriate bits */
		reg_val &= ~(0x7c);
    4e1c:	89 81       	ldd	r24, Y+1	; 0x01
    4e1e:	83 78       	andi	r24, 0x83	; 131
    4e20:	89 83       	std	Y+1, r24	; 0x01

		if(div_by_4)
    4e22:	88 85       	ldd	r24, Y+8	; 0x08
    4e24:	88 23       	and	r24, r24
    4e26:	21 f0       	breq	.+8      	; 0x4e30 <_Z6ms_div12si5351_clockhb+0x6e>
		{
			reg_val |= (SI5351_OUTPUT_CLK_DIVBY4);
    4e28:	89 81       	ldd	r24, Y+1	; 0x01
    4e2a:	8c 60       	ori	r24, 0x0C	; 12
    4e2c:	89 83       	std	Y+1, r24	; 0x01
    4e2e:	03 c0       	rjmp	.+6      	; 0x4e36 <_Z6ms_div12si5351_clockhb+0x74>
		}
		else
		{
			reg_val &= ~(SI5351_OUTPUT_CLK_DIVBY4);
    4e30:	89 81       	ldd	r24, Y+1	; 0x01
    4e32:	83 7f       	andi	r24, 0xF3	; 243
    4e34:	89 83       	std	Y+1, r24	; 0x01
		}

		reg_val |= (r_div << SI5351_OUTPUT_CLK_DIV_SHIFT);
    4e36:	8f 81       	ldd	r24, Y+7	; 0x07
    4e38:	88 2f       	mov	r24, r24
    4e3a:	90 e0       	ldi	r25, 0x00	; 0
    4e3c:	82 95       	swap	r24
    4e3e:	92 95       	swap	r25
    4e40:	90 7f       	andi	r25, 0xF0	; 240
    4e42:	98 27       	eor	r25, r24
    4e44:	80 7f       	andi	r24, 0xF0	; 240
    4e46:	98 27       	eor	r25, r24
    4e48:	98 2f       	mov	r25, r24
    4e4a:	89 81       	ldd	r24, Y+1	; 0x01
    4e4c:	89 2b       	or	r24, r25
    4e4e:	89 83       	std	Y+1, r24	; 0x01

		data[0] = reg_val;
    4e50:	89 81       	ldd	r24, Y+1	; 0x01
    4e52:	8b 83       	std	Y+3, r24	; 0x03
		return(si5351_write_bulk(reg_addr, data, 1));
    4e54:	ce 01       	movw	r24, r28
    4e56:	03 96       	adiw	r24, 0x03	; 3
    4e58:	41 e0       	ldi	r20, 0x01	; 1
    4e5a:	bc 01       	movw	r22, r24
    4e5c:	8a 81       	ldd	r24, Y+2	; 0x02
    4e5e:	0e 94 ed 24 	call	0x49da	; 0x49da <_Z17si5351_write_bulkhPhh>
	}
    4e62:	28 96       	adiw	r28, 0x08	; 8
    4e64:	cd bf       	out	0x3d, r28	; 61
    4e66:	de bf       	out	0x3e, r29	; 62
    4e68:	df 91       	pop	r29
    4e6a:	cf 91       	pop	r28
    4e6c:	08 95       	ret

00004e6e <SLPCTRL_init>:
 * \brief Initialize Sleep Controller
 *
 * \return Initialization status.
 */
int8_t SLPCTRL_init()
{
    4e6e:	cf 93       	push	r28
    4e70:	df 93       	push	r29
    4e72:	cd b7       	in	r28, 0x3d	; 61
    4e74:	de b7       	in	r29, 0x3e	; 62

	SLPCTRL.CTRLA = 0 << SLPCTRL_SEN_bp; /* Sleep enable: disabled */
    4e76:	80 e5       	ldi	r24, 0x50	; 80
    4e78:	90 e0       	ldi	r25, 0x00	; 0
    4e7a:	fc 01       	movw	r30, r24
    4e7c:	10 82       	st	Z, r1
//			 | SLPCTRL_SMODE_IDLE_gc;  /* Idle mode */
//			 | SLPCTRL_SMODE_STDBY_gc; /* Standby Mode */
//			 | SLPCTRL_SMODE_PDOWN_gc; /* Power-down Mode */

	return 0;
    4e7e:	80 e0       	ldi	r24, 0x00	; 0
}
    4e80:	df 91       	pop	r29
    4e82:	cf 91       	pop	r28
    4e84:	08 95       	ret

00004e86 <SLPCTRL_set_sleep_mode>:

void SLPCTRL_set_sleep_mode(SLPCTRL_SMODE_t setmode)
{
    4e86:	cf 93       	push	r28
    4e88:	df 93       	push	r29
    4e8a:	00 d0       	rcall	.+0      	; 0x4e8c <SLPCTRL_set_sleep_mode+0x6>
    4e8c:	cd b7       	in	r28, 0x3d	; 61
    4e8e:	de b7       	in	r29, 0x3e	; 62
    4e90:	89 83       	std	Y+1, r24	; 0x01
    4e92:	9a 83       	std	Y+2, r25	; 0x02
	SLPCTRL.CTRLA = (SLPCTRL.CTRLA & ~SLPCTRL_SMODE_gm) | (setmode & SLPCTRL_SMODE_gm);
    4e94:	80 e5       	ldi	r24, 0x50	; 80
    4e96:	90 e0       	ldi	r25, 0x00	; 0
    4e98:	fc 01       	movw	r30, r24
    4e9a:	80 81       	ld	r24, Z
    4e9c:	98 2f       	mov	r25, r24
    4e9e:	99 7f       	andi	r25, 0xF9	; 249
    4ea0:	89 81       	ldd	r24, Y+1	; 0x01
    4ea2:	86 70       	andi	r24, 0x06	; 6
    4ea4:	29 2f       	mov	r18, r25
    4ea6:	28 2b       	or	r18, r24
    4ea8:	80 e5       	ldi	r24, 0x50	; 80
    4eaa:	90 e0       	ldi	r25, 0x00	; 0
    4eac:	fc 01       	movw	r30, r24
    4eae:	20 83       	st	Z, r18
}
    4eb0:	00 00       	nop
    4eb2:	0f 90       	pop	r0
    4eb4:	0f 90       	pop	r0
    4eb6:	df 91       	pop	r29
    4eb8:	cf 91       	pop	r28
    4eba:	08 95       	ret

00004ebc <PORTE_set_pin_dir>:
 *                      PORT_DIR_OUT = Data direction out
 *                      PORT_DIR_OFF = Disables the pin
 *                      (low power state)
 */
static inline void PORTE_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
    4ebc:	cf 93       	push	r28
    4ebe:	df 93       	push	r29
    4ec0:	00 d0       	rcall	.+0      	; 0x4ec2 <PORTE_set_pin_dir+0x6>
    4ec2:	1f 92       	push	r1
    4ec4:	cd b7       	in	r28, 0x3d	; 61
    4ec6:	de b7       	in	r29, 0x3e	; 62
    4ec8:	89 83       	std	Y+1, r24	; 0x01
    4eca:	6a 83       	std	Y+2, r22	; 0x02
    4ecc:	7b 83       	std	Y+3, r23	; 0x03
	switch (dir) {
    4ece:	8a 81       	ldd	r24, Y+2	; 0x02
    4ed0:	9b 81       	ldd	r25, Y+3	; 0x03
    4ed2:	81 30       	cpi	r24, 0x01	; 1
    4ed4:	91 05       	cpc	r25, r1
    4ed6:	e9 f0       	breq	.+58     	; 0x4f12 <PORTE_set_pin_dir+0x56>
    4ed8:	82 30       	cpi	r24, 0x02	; 2
    4eda:	91 05       	cpc	r25, r1
    4edc:	81 f1       	breq	.+96     	; 0x4f3e <PORTE_set_pin_dir+0x82>
    4ede:	89 2b       	or	r24, r25
    4ee0:	09 f0       	breq	.+2      	; 0x4ee4 <PORTE_set_pin_dir+0x28>
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTE + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
		break;
	default:
		break;
    4ee2:	3d c0       	rjmp	.+122    	; 0x4f5e <PORTE_set_pin_dir+0xa2>
 */
static inline void PORTE_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTE.DIR &= ~(1 << pin);
    4ee4:	80 e1       	ldi	r24, 0x10	; 16
    4ee6:	90 e0       	ldi	r25, 0x00	; 0
    4ee8:	fc 01       	movw	r30, r24
    4eea:	80 81       	ld	r24, Z
    4eec:	48 2f       	mov	r20, r24
    4eee:	89 81       	ldd	r24, Y+1	; 0x01
    4ef0:	28 2f       	mov	r18, r24
    4ef2:	30 e0       	ldi	r19, 0x00	; 0
    4ef4:	81 e0       	ldi	r24, 0x01	; 1
    4ef6:	90 e0       	ldi	r25, 0x00	; 0
    4ef8:	02 c0       	rjmp	.+4      	; 0x4efe <PORTE_set_pin_dir+0x42>
    4efa:	88 0f       	add	r24, r24
    4efc:	99 1f       	adc	r25, r25
    4efe:	2a 95       	dec	r18
    4f00:	e2 f7       	brpl	.-8      	; 0x4efa <PORTE_set_pin_dir+0x3e>
    4f02:	80 95       	com	r24
    4f04:	24 2f       	mov	r18, r20
    4f06:	28 23       	and	r18, r24
    4f08:	80 e1       	ldi	r24, 0x10	; 16
    4f0a:	90 e0       	ldi	r25, 0x00	; 0
    4f0c:	fc 01       	movw	r30, r24
    4f0e:	20 83       	st	Z, r18
		break;
    4f10:	26 c0       	rjmp	.+76     	; 0x4f5e <PORTE_set_pin_dir+0xa2>
	case PORT_DIR_OUT:
		VPORTE.DIR |= (1 << pin);
    4f12:	80 e1       	ldi	r24, 0x10	; 16
    4f14:	90 e0       	ldi	r25, 0x00	; 0
    4f16:	fc 01       	movw	r30, r24
    4f18:	80 81       	ld	r24, Z
    4f1a:	48 2f       	mov	r20, r24
    4f1c:	89 81       	ldd	r24, Y+1	; 0x01
    4f1e:	28 2f       	mov	r18, r24
    4f20:	30 e0       	ldi	r19, 0x00	; 0
    4f22:	81 e0       	ldi	r24, 0x01	; 1
    4f24:	90 e0       	ldi	r25, 0x00	; 0
    4f26:	02 c0       	rjmp	.+4      	; 0x4f2c <PORTE_set_pin_dir+0x70>
    4f28:	88 0f       	add	r24, r24
    4f2a:	99 1f       	adc	r25, r25
    4f2c:	2a 95       	dec	r18
    4f2e:	e2 f7       	brpl	.-8      	; 0x4f28 <PORTE_set_pin_dir+0x6c>
    4f30:	24 2f       	mov	r18, r20
    4f32:	28 2b       	or	r18, r24
    4f34:	80 e1       	ldi	r24, 0x10	; 16
    4f36:	90 e0       	ldi	r25, 0x00	; 0
    4f38:	fc 01       	movw	r30, r24
    4f3a:	20 83       	st	Z, r18
		break;
    4f3c:	10 c0       	rjmp	.+32     	; 0x4f5e <PORTE_set_pin_dir+0xa2>
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTE + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
    4f3e:	89 81       	ldd	r24, Y+1	; 0x01
    4f40:	88 2f       	mov	r24, r24
    4f42:	90 e0       	ldi	r25, 0x00	; 0
    4f44:	80 57       	subi	r24, 0x70	; 112
    4f46:	9b 4f       	sbci	r25, 0xFB	; 251
    4f48:	fc 01       	movw	r30, r24
    4f4a:	20 81       	ld	r18, Z
    4f4c:	89 81       	ldd	r24, Y+1	; 0x01
    4f4e:	88 2f       	mov	r24, r24
    4f50:	90 e0       	ldi	r25, 0x00	; 0
    4f52:	80 57       	subi	r24, 0x70	; 112
    4f54:	9b 4f       	sbci	r25, 0xFB	; 251
    4f56:	28 60       	ori	r18, 0x08	; 8
    4f58:	fc 01       	movw	r30, r24
    4f5a:	20 83       	st	Z, r18
		break;
    4f5c:	00 00       	nop
	default:
		break;
	}
}
    4f5e:	00 00       	nop
    4f60:	23 96       	adiw	r28, 0x03	; 3
    4f62:	cd bf       	out	0x3d, r28	; 61
    4f64:	de bf       	out	0x3e, r29	; 62
    4f66:	df 91       	pop	r29
    4f68:	cf 91       	pop	r28
    4f6a:	08 95       	ret

00004f6c <TIMERA_init>:

#include "port.h"
#include "binio.h"

void TIMERA_init(void)
{
    4f6c:	cf 93       	push	r28
    4f6e:	df 93       	push	r29
    4f70:	cd b7       	in	r28, 0x3d	; 61
    4f72:	de b7       	in	r29, 0x3e	; 62
	output is set at BOTTOM and cleared on the compare match between the TCAn.CNT and TCAn.CMPn registers.
	CMPn = BOTTOM will produce a static low signal on WOn while CMPn > TOP will produce a static high signal on
	WOn.
	*/

	PORTE_set_pin_dir(PWM, PORT_DIR_OUT);
    4f74:	61 e0       	ldi	r22, 0x01	; 1
    4f76:	70 e0       	ldi	r23, 0x00	; 0
    4f78:	83 e0       	ldi	r24, 0x03	; 3
    4f7a:	0e 94 5e 27 	call	0x4ebc	; 0x4ebc <PORTE_set_pin_dir>
	PORTE_set_pin_dir(0, PORT_DIR_OUT);
    4f7e:	61 e0       	ldi	r22, 0x01	; 1
    4f80:	70 e0       	ldi	r23, 0x00	; 0
    4f82:	80 e0       	ldi	r24, 0x00	; 0
    4f84:	0e 94 5e 27 	call	0x4ebc	; 0x4ebc <PORTE_set_pin_dir>
	PORTE_set_pin_dir(1, PORT_DIR_OUT);
    4f88:	61 e0       	ldi	r22, 0x01	; 1
    4f8a:	70 e0       	ldi	r23, 0x00	; 0
    4f8c:	81 e0       	ldi	r24, 0x01	; 1
    4f8e:	0e 94 5e 27 	call	0x4ebc	; 0x4ebc <PORTE_set_pin_dir>
	PORTE_set_pin_dir(2, PORT_DIR_OUT);
    4f92:	61 e0       	ldi	r22, 0x01	; 1
    4f94:	70 e0       	ldi	r23, 0x00	; 0
    4f96:	82 e0       	ldi	r24, 0x02	; 2
    4f98:	0e 94 5e 27 	call	0x4ebc	; 0x4ebc <PORTE_set_pin_dir>
// 	PORTMUX.TCAROUTEA = PORTMUX_TCA0_PORTE_gc; /* PWM WO3 out on PE3 */ 
// 	TCA0.SINGLE.CTRLB = TCA_SINGLE_WGMODE_SINGLESLOPE_gc; /* Set waveform generation mode single-slope, and enable compare channel */
// 	TCA0.SINGLE.CMP0 = TCA0.SINGLE.PER >> 1; /* Start at 50% duty cycle */
// 	TCA0.SINGLE.CTRLB |= (TCA_SINGLE_CMP0EN_bm | TCA_SINGLE_CMP1EN_bm | TCA_SINGLE_CMP2_bm); /* enable compare channel 0 */
// 	TCA0.SINGLE.CTRLA |= TCA_SINGLE_ENABLE_bm; /* enable TimerA0 */
	TCA0.SPLIT.CTRLD |= 0x01;
    4f9c:	80 e0       	ldi	r24, 0x00	; 0
    4f9e:	9a e0       	ldi	r25, 0x0A	; 10
    4fa0:	fc 01       	movw	r30, r24
    4fa2:	23 81       	ldd	r18, Z+3	; 0x03
    4fa4:	80 e0       	ldi	r24, 0x00	; 0
    4fa6:	9a e0       	ldi	r25, 0x0A	; 10
    4fa8:	21 60       	ori	r18, 0x01	; 1
    4faa:	fc 01       	movw	r30, r24
    4fac:	23 83       	std	Z+3, r18	; 0x03
	TCA0.SPLIT.HPER = 0xFF; /* Set timer period to 10 kHz */
    4fae:	80 e0       	ldi	r24, 0x00	; 0
    4fb0:	9a e0       	ldi	r25, 0x0A	; 10
    4fb2:	2f ef       	ldi	r18, 0xFF	; 255
    4fb4:	fc 01       	movw	r30, r24
    4fb6:	27 a3       	std	Z+39, r18	; 0x27
	PORTMUX.TCAROUTEA = PORTMUX_TCA0_PORTE_gc; /* PWM WO3 out on PE3 */ 
    4fb8:	80 ee       	ldi	r24, 0xE0	; 224
    4fba:	95 e0       	ldi	r25, 0x05	; 5
    4fbc:	24 e0       	ldi	r18, 0x04	; 4
    4fbe:	fc 01       	movw	r30, r24
    4fc0:	26 83       	std	Z+6, r18	; 0x06
	TCA0.SPLIT.CTRLB |= TCA_SPLIT_HCMP0EN_bm; /* Set waveform generation mode single-slope, and enable compare channel */
    4fc2:	80 e0       	ldi	r24, 0x00	; 0
    4fc4:	9a e0       	ldi	r25, 0x0A	; 10
    4fc6:	fc 01       	movw	r30, r24
    4fc8:	21 81       	ldd	r18, Z+1	; 0x01
    4fca:	80 e0       	ldi	r24, 0x00	; 0
    4fcc:	9a e0       	ldi	r25, 0x0A	; 10
    4fce:	20 61       	ori	r18, 0x10	; 16
    4fd0:	fc 01       	movw	r30, r24
    4fd2:	21 83       	std	Z+1, r18	; 0x01
	TCA0.SPLIT.HCMP0 = TCA0.SPLIT.HPER >> 1; /* Start at 50% duty cycle */
    4fd4:	80 e0       	ldi	r24, 0x00	; 0
    4fd6:	9a e0       	ldi	r25, 0x0A	; 10
    4fd8:	fc 01       	movw	r30, r24
    4fda:	87 a1       	ldd	r24, Z+39	; 0x27
    4fdc:	88 2f       	mov	r24, r24
    4fde:	90 e0       	ldi	r25, 0x00	; 0
    4fe0:	9c 01       	movw	r18, r24
    4fe2:	35 95       	asr	r19
    4fe4:	27 95       	ror	r18
    4fe6:	80 e0       	ldi	r24, 0x00	; 0
    4fe8:	9a e0       	ldi	r25, 0x0A	; 10
    4fea:	fc 01       	movw	r30, r24
    4fec:	21 a7       	std	Z+41, r18	; 0x29
	TCA0.SPLIT.CTRLB |= (TCA_SPLIT_CLKSEL2_bp); /* enable compare channel 0 */
    4fee:	80 e0       	ldi	r24, 0x00	; 0
    4ff0:	9a e0       	ldi	r25, 0x0A	; 10
    4ff2:	fc 01       	movw	r30, r24
    4ff4:	21 81       	ldd	r18, Z+1	; 0x01
    4ff6:	80 e0       	ldi	r24, 0x00	; 0
    4ff8:	9a e0       	ldi	r25, 0x0A	; 10
    4ffa:	23 60       	ori	r18, 0x03	; 3
    4ffc:	fc 01       	movw	r30, r24
    4ffe:	21 83       	std	Z+1, r18	; 0x01
	TCA0.SPLIT.CTRLA |= (TCA_SPLIT_CLKSEL_DIV8_gc | TCA_SPLIT_ENABLE_bm); /* enable TimerA0 */
    5000:	80 e0       	ldi	r24, 0x00	; 0
    5002:	9a e0       	ldi	r25, 0x0A	; 10
    5004:	fc 01       	movw	r30, r24
    5006:	20 81       	ld	r18, Z
    5008:	80 e0       	ldi	r24, 0x00	; 0
    500a:	9a e0       	ldi	r25, 0x0A	; 10
    500c:	27 60       	ori	r18, 0x07	; 7
    500e:	fc 01       	movw	r30, r24
    5010:	20 83       	st	Z, r18
}
    5012:	00 00       	nop
    5014:	df 91       	pop	r29
    5016:	cf 91       	pop	r28
    5018:	08 95       	ret

0000501a <setPWM>:

void setPWM(uint8_t duty)
{
    501a:	cf 93       	push	r28
    501c:	df 93       	push	r29
    501e:	cd b7       	in	r28, 0x3d	; 61
    5020:	de b7       	in	r29, 0x3e	; 62
    5022:	29 97       	sbiw	r28, 0x09	; 9
    5024:	cd bf       	out	0x3d, r28	; 61
    5026:	de bf       	out	0x3e, r29	; 62
    5028:	89 87       	std	Y+9, r24	; 0x09
	uint8_t dc = CLAMP(0, duty, 100);
    502a:	89 85       	ldd	r24, Y+9	; 0x09
    502c:	89 83       	std	Y+1, r24	; 0x01
    502e:	1a 82       	std	Y+2, r1	; 0x02
    5030:	1b 82       	std	Y+3, r1	; 0x03
    5032:	84 e6       	ldi	r24, 0x64	; 100
    5034:	90 e0       	ldi	r25, 0x00	; 0
    5036:	8c 83       	std	Y+4, r24	; 0x04
    5038:	9d 83       	std	Y+5, r25	; 0x05
    503a:	89 81       	ldd	r24, Y+1	; 0x01
    503c:	88 2f       	mov	r24, r24
    503e:	90 e0       	ldi	r25, 0x00	; 0
    5040:	2c 81       	ldd	r18, Y+4	; 0x04
    5042:	3d 81       	ldd	r19, Y+5	; 0x05
    5044:	28 17       	cp	r18, r24
    5046:	39 07       	cpc	r19, r25
    5048:	54 f0       	brlt	.+20     	; 0x505e <setPWM+0x44>
    504a:	89 81       	ldd	r24, Y+1	; 0x01
    504c:	28 2f       	mov	r18, r24
    504e:	30 e0       	ldi	r19, 0x00	; 0
    5050:	8a 81       	ldd	r24, Y+2	; 0x02
    5052:	9b 81       	ldd	r25, Y+3	; 0x03
    5054:	82 17       	cp	r24, r18
    5056:	93 07       	cpc	r25, r19
    5058:	24 f4       	brge	.+8      	; 0x5062 <setPWM+0x48>
    505a:	c9 01       	movw	r24, r18
    505c:	02 c0       	rjmp	.+4      	; 0x5062 <setPWM+0x48>
    505e:	8c 81       	ldd	r24, Y+4	; 0x04
    5060:	9d 81       	ldd	r25, Y+5	; 0x05
    5062:	8e 83       	std	Y+6, r24	; 0x06
	
	uint16_t newCMP = (((uint32_t)(TCA0.SPLIT.HPER) * dc) / 100);
    5064:	80 e0       	ldi	r24, 0x00	; 0
    5066:	9a e0       	ldi	r25, 0x0A	; 10
    5068:	fc 01       	movw	r30, r24
    506a:	87 a1       	ldd	r24, Z+39	; 0x27
    506c:	28 2f       	mov	r18, r24
    506e:	30 e0       	ldi	r19, 0x00	; 0
    5070:	40 e0       	ldi	r20, 0x00	; 0
    5072:	50 e0       	ldi	r21, 0x00	; 0
    5074:	8e 81       	ldd	r24, Y+6	; 0x06
    5076:	88 2f       	mov	r24, r24
    5078:	90 e0       	ldi	r25, 0x00	; 0
    507a:	a0 e0       	ldi	r26, 0x00	; 0
    507c:	b0 e0       	ldi	r27, 0x00	; 0
    507e:	bc 01       	movw	r22, r24
    5080:	cd 01       	movw	r24, r26
    5082:	0e 94 e6 2b 	call	0x57cc	; 0x57cc <__mulsi3>
    5086:	dc 01       	movw	r26, r24
    5088:	cb 01       	movw	r24, r22
    508a:	24 e6       	ldi	r18, 0x64	; 100
    508c:	30 e0       	ldi	r19, 0x00	; 0
    508e:	40 e0       	ldi	r20, 0x00	; 0
    5090:	50 e0       	ldi	r21, 0x00	; 0
    5092:	bc 01       	movw	r22, r24
    5094:	cd 01       	movw	r24, r26
    5096:	0e 94 f6 2b 	call	0x57ec	; 0x57ec <__udivmodsi4>
    509a:	da 01       	movw	r26, r20
    509c:	c9 01       	movw	r24, r18
    509e:	8f 83       	std	Y+7, r24	; 0x07
    50a0:	98 87       	std	Y+8, r25	; 0x08
	TCA0.SPLIT.HCMP0 = (uint8_t)newCMP;
    50a2:	80 e0       	ldi	r24, 0x00	; 0
    50a4:	9a e0       	ldi	r25, 0x0A	; 10
    50a6:	2f 81       	ldd	r18, Y+7	; 0x07
    50a8:	fc 01       	movw	r30, r24
    50aa:	21 a7       	std	Z+41, r18	; 0x29
	return;
    50ac:	00 00       	nop
    50ae:	29 96       	adiw	r28, 0x09	; 9
    50b0:	cd bf       	out	0x3d, r28	; 61
    50b2:	de bf       	out	0x3e, r29	; 62
    50b4:	df 91       	pop	r29
    50b6:	cf 91       	pop	r28
    50b8:	08 95       	ret

000050ba <TIMERB_init>:
 * \brief Initialize tcb interface
 *
 * \return Initialization status.
 */
int8_t TIMERB_init()
{
    50ba:	cf 93       	push	r28
    50bc:	df 93       	push	r29
    50be:	cd b7       	in	r28, 0x3d	; 61
    50c0:	de b7       	in	r29, 0x3e	; 62
/********************************************************************************/
/**
Main program periodic interrupt timer
*/

TCB0.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    50c2:	80 e0       	ldi	r24, 0x00	; 0
    50c4:	9b e0       	ldi	r25, 0x0B	; 11
    50c6:	21 e0       	ldi	r18, 0x01	; 1
    50c8:	fc 01       	movw	r30, r24
    50ca:	25 83       	std	Z+5, r18	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB0.CCMP = 0x9C40;
    50cc:	80 e0       	ldi	r24, 0x00	; 0
    50ce:	9b e0       	ldi	r25, 0x0B	; 11
    50d0:	20 e4       	ldi	r18, 0x40	; 64
    50d2:	3c e9       	ldi	r19, 0x9C	; 156
    50d4:	fc 01       	movw	r30, r24
    50d6:	24 87       	std	Z+12, r18	; 0x0c
    50d8:	35 87       	std	Z+13, r19	; 0x0d

TCB0.CTRLA = TCB_CLKSEL_DIV2_gc     /* CLK_PER */
    50da:	80 e0       	ldi	r24, 0x00	; 0
    50dc:	9b e0       	ldi	r25, 0x0B	; 11
    50de:	23 e0       	ldi	r18, 0x03	; 3
    50e0:	fc 01       	movw	r30, r24
    50e2:	20 83       	st	Z, r18
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB0.INTFLAGS = (TCB_CAPT_bm | TCB_OVF_bm); /* Clear flag */
    50e4:	80 e0       	ldi	r24, 0x00	; 0
    50e6:	9b e0       	ldi	r25, 0x0B	; 11
    50e8:	23 e0       	ldi	r18, 0x03	; 3
    50ea:	fc 01       	movw	r30, r24
    50ec:	26 83       	std	Z+6, r18	; 0x06
/********************************************************************************/
/** 
Utility ms timer
*/

TCB1.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    50ee:	80 e1       	ldi	r24, 0x10	; 16
    50f0:	9b e0       	ldi	r25, 0x0B	; 11
    50f2:	21 e0       	ldi	r18, 0x01	; 1
    50f4:	fc 01       	movw	r30, r24
    50f6:	25 83       	std	Z+5, r18	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB1.CCMP = 0x5DC0;
    50f8:	80 e1       	ldi	r24, 0x10	; 16
    50fa:	9b e0       	ldi	r25, 0x0B	; 11
    50fc:	20 ec       	ldi	r18, 0xC0	; 192
    50fe:	3d e5       	ldi	r19, 0x5D	; 93
    5100:	fc 01       	movw	r30, r24
    5102:	24 87       	std	Z+12, r18	; 0x0c
    5104:	35 87       	std	Z+13, r19	; 0x0d

TCB1.CTRLA = TCB_CLKSEL_DIV1_gc     /* CLK_PER */
    5106:	80 e1       	ldi	r24, 0x10	; 16
    5108:	9b e0       	ldi	r25, 0x0B	; 11
    510a:	21 e0       	ldi	r18, 0x01	; 1
    510c:	fc 01       	movw	r30, r24
    510e:	20 83       	st	Z, r18
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB1.INTFLAGS = TCB_CAPT_bm; /* Clear flag */
    5110:	80 e1       	ldi	r24, 0x10	; 16
    5112:	9b e0       	ldi	r25, 0x0B	; 11
    5114:	21 e0       	ldi	r18, 0x01	; 1
    5116:	fc 01       	movw	r30, r24
    5118:	26 83       	std	Z+6, r18	; 0x06
/********************************************************************************/
/** 
I2C Timeout Flag Timer
*/

CPUINT.LVL1VEC = 30; /* Set to level 1 - highest priority interrupt */
    511a:	80 e1       	ldi	r24, 0x10	; 16
    511c:	91 e0       	ldi	r25, 0x01	; 1
    511e:	2e e1       	ldi	r18, 0x1E	; 30
    5120:	fc 01       	movw	r30, r24
    5122:	23 83       	std	Z+3, r18	; 0x03
TCB2.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    5124:	80 e2       	ldi	r24, 0x20	; 32
    5126:	9b e0       	ldi	r25, 0x0B	; 11
    5128:	21 e0       	ldi	r18, 0x01	; 1
    512a:	fc 01       	movw	r30, r24
    512c:	25 83       	std	Z+5, r18	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB2.CCMP = 0xFFFF;
    512e:	80 e2       	ldi	r24, 0x20	; 32
    5130:	9b e0       	ldi	r25, 0x0B	; 11
    5132:	2f ef       	ldi	r18, 0xFF	; 255
    5134:	3f ef       	ldi	r19, 0xFF	; 255
    5136:	fc 01       	movw	r30, r24
    5138:	24 87       	std	Z+12, r18	; 0x0c
    513a:	35 87       	std	Z+13, r19	; 0x0d

TCB2.CTRLA = TCB_CLKSEL_DIV2_gc     /* CLK_PER */
    513c:	80 e2       	ldi	r24, 0x20	; 32
    513e:	9b e0       	ldi	r25, 0x0B	; 11
    5140:	23 e0       	ldi	r18, 0x03	; 3
    5142:	fc 01       	movw	r30, r24
    5144:	20 83       	st	Z, r18
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB2.INTFLAGS = TCB_CAPT_bm; /* Clear flag */
    5146:	80 e2       	ldi	r24, 0x20	; 32
    5148:	9b e0       	ldi	r25, 0x0B	; 11
    514a:	21 e0       	ldi	r18, 0x01	; 1
    514c:	fc 01       	movw	r30, r24
    514e:	26 83       	std	Z+6, r18	; 0x06
CPUINT.LVL1VEC = 30; /* Set to level 1 - highest priority interrupt */
    5150:	80 e1       	ldi	r24, 0x10	; 16
    5152:	91 e0       	ldi	r25, 0x01	; 1
    5154:	2e e1       	ldi	r18, 0x1E	; 30
    5156:	fc 01       	movw	r30, r24
    5158:	23 83       	std	Z+3, r18	; 0x03
/********************************************************************************/
/**
LED Timer
*/

TCB3.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    515a:	80 e3       	ldi	r24, 0x30	; 48
    515c:	9b e0       	ldi	r25, 0x0B	; 11
    515e:	21 e0       	ldi	r18, 0x01	; 1
    5160:	fc 01       	movw	r30, r24
    5162:	25 83       	std	Z+5, r18	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB3.CCMP = 0x9C40;
    5164:	80 e3       	ldi	r24, 0x30	; 48
    5166:	9b e0       	ldi	r25, 0x0B	; 11
    5168:	20 e4       	ldi	r18, 0x40	; 64
    516a:	3c e9       	ldi	r19, 0x9C	; 156
    516c:	fc 01       	movw	r30, r24
    516e:	24 87       	std	Z+12, r18	; 0x0c
    5170:	35 87       	std	Z+13, r19	; 0x0d

TCB3.CTRLA = TCB_CLKSEL_DIV2_gc     /* CLK_PER */
    5172:	80 e3       	ldi	r24, 0x30	; 48
    5174:	9b e0       	ldi	r25, 0x0B	; 11
    5176:	23 e0       	ldi	r18, 0x03	; 3
    5178:	fc 01       	movw	r30, r24
    517a:	20 83       	st	Z, r18
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB3.INTFLAGS = TCB_CAPT_bm; /* Clear flag */
    517c:	80 e3       	ldi	r24, 0x30	; 48
    517e:	9b e0       	ldi	r25, 0x0B	; 11
    5180:	21 e0       	ldi	r18, 0x01	; 1
    5182:	fc 01       	movw	r30, r24
    5184:	26 83       	std	Z+6, r18	; 0x06

	return 0;
    5186:	80 e0       	ldi	r24, 0x00	; 0
}
    5188:	df 91       	pop	r29
    518a:	cf 91       	pop	r28
    518c:	08 95       	ret

0000518e <util_delay_ms>:


bool util_delay_ms(uint32_t delayValue)
{
    518e:	cf 93       	push	r28
    5190:	df 93       	push	r29
    5192:	00 d0       	rcall	.+0      	; 0x5194 <util_delay_ms+0x6>
    5194:	00 d0       	rcall	.+0      	; 0x5196 <util_delay_ms+0x8>
    5196:	cd b7       	in	r28, 0x3d	; 61
    5198:	de b7       	in	r29, 0x3e	; 62
    519a:	69 83       	std	Y+1, r22	; 0x01
    519c:	7a 83       	std	Y+2, r23	; 0x02
    519e:	8b 83       	std	Y+3, r24	; 0x03
    51a0:	9c 83       	std	Y+4, r25	; 0x04
	static uint32_t countdownValue=0;
	static bool counting = false;
	
	if(delayValue)
    51a2:	89 81       	ldd	r24, Y+1	; 0x01
    51a4:	9a 81       	ldd	r25, Y+2	; 0x02
    51a6:	ab 81       	ldd	r26, Y+3	; 0x03
    51a8:	bc 81       	ldd	r27, Y+4	; 0x04
    51aa:	89 2b       	or	r24, r25
    51ac:	8a 2b       	or	r24, r26
    51ae:	8b 2b       	or	r24, r27
    51b0:	09 f4       	brne	.+2      	; 0x51b4 <util_delay_ms+0x26>
    51b2:	84 c0       	rjmp	.+264    	; 0x52bc <util_delay_ms+0x12e>
	{
		if(counting)
    51b4:	80 91 2f 41 	lds	r24, 0x412F	; 0x80412f <_ZZ13util_delay_msE8counting>
    51b8:	88 23       	and	r24, r24
    51ba:	09 f4       	brne	.+2      	; 0x51be <util_delay_ms+0x30>
    51bc:	4d c0       	rjmp	.+154    	; 0x5258 <util_delay_ms+0xca>
		{
			if(!g_ms_counter)
    51be:	80 91 27 41 	lds	r24, 0x4127	; 0x804127 <_ZL12g_ms_counter>
    51c2:	90 91 28 41 	lds	r25, 0x4128	; 0x804128 <_ZL12g_ms_counter+0x1>
    51c6:	a0 91 29 41 	lds	r26, 0x4129	; 0x804129 <_ZL12g_ms_counter+0x2>
    51ca:	b0 91 2a 41 	lds	r27, 0x412A	; 0x80412a <_ZL12g_ms_counter+0x3>
    51ce:	89 2b       	or	r24, r25
    51d0:	8a 2b       	or	r24, r26
    51d2:	8b 2b       	or	r24, r27
    51d4:	81 f4       	brne	.+32     	; 0x51f6 <util_delay_ms+0x68>
			{
				TCB1.INTCTRL = 0 << TCB_CAPT_bp   /* Capture or Timeout: disabled */
    51d6:	80 e1       	ldi	r24, 0x10	; 16
    51d8:	9b e0       	ldi	r25, 0x0B	; 11
    51da:	fc 01       	movw	r30, r24
    51dc:	15 82       	std	Z+5, r1	; 0x05
				| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

				counting = false;
    51de:	10 92 2f 41 	sts	0x412F, r1	; 0x80412f <_ZZ13util_delay_msE8counting>
				countdownValue = 0;
    51e2:	10 92 2b 41 	sts	0x412B, r1	; 0x80412b <_ZZ13util_delay_msE14countdownValue>
    51e6:	10 92 2c 41 	sts	0x412C, r1	; 0x80412c <_ZZ13util_delay_msE14countdownValue+0x1>
    51ea:	10 92 2d 41 	sts	0x412D, r1	; 0x80412d <_ZZ13util_delay_msE14countdownValue+0x2>
    51ee:	10 92 2e 41 	sts	0x412E, r1	; 0x80412e <_ZZ13util_delay_msE14countdownValue+0x3>
				return(false); /* time expired */
    51f2:	80 e0       	ldi	r24, 0x00	; 0
    51f4:	81 c0       	rjmp	.+258    	; 0x52f8 <util_delay_ms+0x16a>
			}
			else if(delayValue != countdownValue) /* countdown delay changed */
    51f6:	80 91 2b 41 	lds	r24, 0x412B	; 0x80412b <_ZZ13util_delay_msE14countdownValue>
    51fa:	90 91 2c 41 	lds	r25, 0x412C	; 0x80412c <_ZZ13util_delay_msE14countdownValue+0x1>
    51fe:	a0 91 2d 41 	lds	r26, 0x412D	; 0x80412d <_ZZ13util_delay_msE14countdownValue+0x2>
    5202:	b0 91 2e 41 	lds	r27, 0x412E	; 0x80412e <_ZZ13util_delay_msE14countdownValue+0x3>
    5206:	29 81       	ldd	r18, Y+1	; 0x01
    5208:	3a 81       	ldd	r19, Y+2	; 0x02
    520a:	4b 81       	ldd	r20, Y+3	; 0x03
    520c:	5c 81       	ldd	r21, Y+4	; 0x04
    520e:	28 17       	cp	r18, r24
    5210:	39 07       	cpc	r19, r25
    5212:	4a 07       	cpc	r20, r26
    5214:	5b 07       	cpc	r21, r27
    5216:	09 f4       	brne	.+2      	; 0x521a <util_delay_ms+0x8c>
    5218:	69 c0       	rjmp	.+210    	; 0x52ec <util_delay_ms+0x15e>
			{
				TCB1.CNT = 0x0000;
    521a:	80 e1       	ldi	r24, 0x10	; 16
    521c:	9b e0       	ldi	r25, 0x0B	; 11
    521e:	fc 01       	movw	r30, r24
    5220:	12 86       	std	Z+10, r1	; 0x0a
    5222:	13 86       	std	Z+11, r1	; 0x0b
				countdownValue = delayValue;
    5224:	89 81       	ldd	r24, Y+1	; 0x01
    5226:	9a 81       	ldd	r25, Y+2	; 0x02
    5228:	ab 81       	ldd	r26, Y+3	; 0x03
    522a:	bc 81       	ldd	r27, Y+4	; 0x04
    522c:	80 93 2b 41 	sts	0x412B, r24	; 0x80412b <_ZZ13util_delay_msE14countdownValue>
    5230:	90 93 2c 41 	sts	0x412C, r25	; 0x80412c <_ZZ13util_delay_msE14countdownValue+0x1>
    5234:	a0 93 2d 41 	sts	0x412D, r26	; 0x80412d <_ZZ13util_delay_msE14countdownValue+0x2>
    5238:	b0 93 2e 41 	sts	0x412E, r27	; 0x80412e <_ZZ13util_delay_msE14countdownValue+0x3>
				g_ms_counter = delayValue;
    523c:	89 81       	ldd	r24, Y+1	; 0x01
    523e:	9a 81       	ldd	r25, Y+2	; 0x02
    5240:	ab 81       	ldd	r26, Y+3	; 0x03
    5242:	bc 81       	ldd	r27, Y+4	; 0x04
    5244:	80 93 27 41 	sts	0x4127, r24	; 0x804127 <_ZL12g_ms_counter>
    5248:	90 93 28 41 	sts	0x4128, r25	; 0x804128 <_ZL12g_ms_counter+0x1>
    524c:	a0 93 29 41 	sts	0x4129, r26	; 0x804129 <_ZL12g_ms_counter+0x2>
    5250:	b0 93 2a 41 	sts	0x412A, r27	; 0x80412a <_ZL12g_ms_counter+0x3>
				return(false);
    5254:	80 e0       	ldi	r24, 0x00	; 0
    5256:	50 c0       	rjmp	.+160    	; 0x52f8 <util_delay_ms+0x16a>
			}
		}
		else if(delayValue != countdownValue)
    5258:	80 91 2b 41 	lds	r24, 0x412B	; 0x80412b <_ZZ13util_delay_msE14countdownValue>
    525c:	90 91 2c 41 	lds	r25, 0x412C	; 0x80412c <_ZZ13util_delay_msE14countdownValue+0x1>
    5260:	a0 91 2d 41 	lds	r26, 0x412D	; 0x80412d <_ZZ13util_delay_msE14countdownValue+0x2>
    5264:	b0 91 2e 41 	lds	r27, 0x412E	; 0x80412e <_ZZ13util_delay_msE14countdownValue+0x3>
    5268:	29 81       	ldd	r18, Y+1	; 0x01
    526a:	3a 81       	ldd	r19, Y+2	; 0x02
    526c:	4b 81       	ldd	r20, Y+3	; 0x03
    526e:	5c 81       	ldd	r21, Y+4	; 0x04
    5270:	28 17       	cp	r18, r24
    5272:	39 07       	cpc	r19, r25
    5274:	4a 07       	cpc	r20, r26
    5276:	5b 07       	cpc	r21, r27
    5278:	c9 f1       	breq	.+114    	; 0x52ec <util_delay_ms+0x15e>
		{
			TCB1.CNT = 0x0000;
    527a:	80 e1       	ldi	r24, 0x10	; 16
    527c:	9b e0       	ldi	r25, 0x0B	; 11
    527e:	fc 01       	movw	r30, r24
    5280:	12 86       	std	Z+10, r1	; 0x0a
    5282:	13 86       	std	Z+11, r1	; 0x0b
			countdownValue = delayValue;
    5284:	89 81       	ldd	r24, Y+1	; 0x01
    5286:	9a 81       	ldd	r25, Y+2	; 0x02
    5288:	ab 81       	ldd	r26, Y+3	; 0x03
    528a:	bc 81       	ldd	r27, Y+4	; 0x04
    528c:	80 93 2b 41 	sts	0x412B, r24	; 0x80412b <_ZZ13util_delay_msE14countdownValue>
    5290:	90 93 2c 41 	sts	0x412C, r25	; 0x80412c <_ZZ13util_delay_msE14countdownValue+0x1>
    5294:	a0 93 2d 41 	sts	0x412D, r26	; 0x80412d <_ZZ13util_delay_msE14countdownValue+0x2>
    5298:	b0 93 2e 41 	sts	0x412E, r27	; 0x80412e <_ZZ13util_delay_msE14countdownValue+0x3>
			g_ms_counter = delayValue;
    529c:	89 81       	ldd	r24, Y+1	; 0x01
    529e:	9a 81       	ldd	r25, Y+2	; 0x02
    52a0:	ab 81       	ldd	r26, Y+3	; 0x03
    52a2:	bc 81       	ldd	r27, Y+4	; 0x04
    52a4:	80 93 27 41 	sts	0x4127, r24	; 0x804127 <_ZL12g_ms_counter>
    52a8:	90 93 28 41 	sts	0x4128, r25	; 0x804128 <_ZL12g_ms_counter+0x1>
    52ac:	a0 93 29 41 	sts	0x4129, r26	; 0x804129 <_ZL12g_ms_counter+0x2>
    52b0:	b0 93 2a 41 	sts	0x412A, r27	; 0x80412a <_ZL12g_ms_counter+0x3>
			counting = true;
    52b4:	81 e0       	ldi	r24, 0x01	; 1
    52b6:	80 93 2f 41 	sts	0x412F, r24	; 0x80412f <_ZZ13util_delay_msE8counting>
    52ba:	18 c0       	rjmp	.+48     	; 0x52ec <util_delay_ms+0x15e>
		}
	}
	else
	{
		TCB1.INTCTRL = 0 << TCB_CAPT_bp   /* Capture or Timeout: disabled */
    52bc:	80 e1       	ldi	r24, 0x10	; 16
    52be:	9b e0       	ldi	r25, 0x0B	; 11
    52c0:	fc 01       	movw	r30, r24
    52c2:	15 82       	std	Z+5, r1	; 0x05
		| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

		counting = false;
    52c4:	10 92 2f 41 	sts	0x412F, r1	; 0x80412f <_ZZ13util_delay_msE8counting>
		countdownValue = 0;
    52c8:	10 92 2b 41 	sts	0x412B, r1	; 0x80412b <_ZZ13util_delay_msE14countdownValue>
    52cc:	10 92 2c 41 	sts	0x412C, r1	; 0x80412c <_ZZ13util_delay_msE14countdownValue+0x1>
    52d0:	10 92 2d 41 	sts	0x412D, r1	; 0x80412d <_ZZ13util_delay_msE14countdownValue+0x2>
    52d4:	10 92 2e 41 	sts	0x412E, r1	; 0x80412e <_ZZ13util_delay_msE14countdownValue+0x3>
		g_ms_counter = 0;
    52d8:	10 92 27 41 	sts	0x4127, r1	; 0x804127 <_ZL12g_ms_counter>
    52dc:	10 92 28 41 	sts	0x4128, r1	; 0x804128 <_ZL12g_ms_counter+0x1>
    52e0:	10 92 29 41 	sts	0x4129, r1	; 0x804129 <_ZL12g_ms_counter+0x2>
    52e4:	10 92 2a 41 	sts	0x412A, r1	; 0x80412a <_ZL12g_ms_counter+0x3>
		return(false); /* timer reset */
    52e8:	80 e0       	ldi	r24, 0x00	; 0
    52ea:	06 c0       	rjmp	.+12     	; 0x52f8 <util_delay_ms+0x16a>
	}
	
	TCB1.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    52ec:	80 e1       	ldi	r24, 0x10	; 16
    52ee:	9b e0       	ldi	r25, 0x0B	; 11
    52f0:	21 e0       	ldi	r18, 0x01	; 1
    52f2:	fc 01       	movw	r30, r24
    52f4:	25 83       	std	Z+5, r18	; 0x05
	| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */
	
	return(true);
    52f6:	81 e0       	ldi	r24, 0x01	; 1
}
    52f8:	24 96       	adiw	r28, 0x04	; 4
    52fa:	cd bf       	out	0x3d, r28	; 61
    52fc:	de bf       	out	0x3e, r29	; 62
    52fe:	df 91       	pop	r29
    5300:	cf 91       	pop	r28
    5302:	08 95       	ret

00005304 <__vector_30>:

ISR(TCB2_INT_vect)
{
    5304:	1f 92       	push	r1
    5306:	0f 92       	push	r0
    5308:	0f b6       	in	r0, 0x3f	; 63
    530a:	0f 92       	push	r0
    530c:	11 24       	eor	r1, r1
    530e:	0b b6       	in	r0, 0x3b	; 59
    5310:	0f 92       	push	r0
    5312:	2f 93       	push	r18
    5314:	8f 93       	push	r24
    5316:	9f 93       	push	r25
    5318:	ef 93       	push	r30
    531a:	ff 93       	push	r31
    531c:	cf 93       	push	r28
    531e:	df 93       	push	r29
    5320:	cd b7       	in	r28, 0x3d	; 61
    5322:	de b7       	in	r29, 0x3e	; 62
	if(TCB2.INTFLAGS & TCB_CAPT_bm)
    5324:	80 e2       	ldi	r24, 0x20	; 32
    5326:	9b e0       	ldi	r25, 0x0B	; 11
    5328:	fc 01       	movw	r30, r24
    532a:	86 81       	ldd	r24, Z+6	; 0x06
    532c:	88 2f       	mov	r24, r24
    532e:	90 e0       	ldi	r25, 0x00	; 0
    5330:	81 70       	andi	r24, 0x01	; 1
    5332:	99 27       	eor	r25, r25
    5334:	21 e0       	ldi	r18, 0x01	; 1
    5336:	89 2b       	or	r24, r25
    5338:	09 f4       	brne	.+2      	; 0x533c <__vector_30+0x38>
    533a:	20 e0       	ldi	r18, 0x00	; 0
    533c:	22 23       	and	r18, r18
    533e:	31 f1       	breq	.+76     	; 0x538c <__vector_30+0x88>
	{
		if(g_i2c1_timeout_ticks) g_i2c1_timeout_ticks--;
    5340:	80 91 1b 40 	lds	r24, 0x401B	; 0x80401b <g_i2c1_timeout_ticks>
    5344:	90 91 1c 40 	lds	r25, 0x401C	; 0x80401c <g_i2c1_timeout_ticks+0x1>
    5348:	21 e0       	ldi	r18, 0x01	; 1
    534a:	89 2b       	or	r24, r25
    534c:	09 f4       	brne	.+2      	; 0x5350 <__vector_30+0x4c>
    534e:	20 e0       	ldi	r18, 0x00	; 0
    5350:	22 23       	and	r18, r18
    5352:	49 f0       	breq	.+18     	; 0x5366 <__vector_30+0x62>
    5354:	80 91 1b 40 	lds	r24, 0x401B	; 0x80401b <g_i2c1_timeout_ticks>
    5358:	90 91 1c 40 	lds	r25, 0x401C	; 0x80401c <g_i2c1_timeout_ticks+0x1>
    535c:	01 97       	sbiw	r24, 0x01	; 1
    535e:	80 93 1b 40 	sts	0x401B, r24	; 0x80401b <g_i2c1_timeout_ticks>
    5362:	90 93 1c 40 	sts	0x401C, r25	; 0x80401c <g_i2c1_timeout_ticks+0x1>
		if(g_i2c0_timeout_ticks) g_i2c0_timeout_ticks--;
    5366:	80 91 19 40 	lds	r24, 0x4019	; 0x804019 <g_i2c0_timeout_ticks>
    536a:	90 91 1a 40 	lds	r25, 0x401A	; 0x80401a <g_i2c0_timeout_ticks+0x1>
    536e:	21 e0       	ldi	r18, 0x01	; 1
    5370:	89 2b       	or	r24, r25
    5372:	09 f4       	brne	.+2      	; 0x5376 <__vector_30+0x72>
    5374:	20 e0       	ldi	r18, 0x00	; 0
    5376:	22 23       	and	r18, r18
    5378:	49 f0       	breq	.+18     	; 0x538c <__vector_30+0x88>
    537a:	80 91 19 40 	lds	r24, 0x4019	; 0x804019 <g_i2c0_timeout_ticks>
    537e:	90 91 1a 40 	lds	r25, 0x401A	; 0x80401a <g_i2c0_timeout_ticks+0x1>
    5382:	01 97       	sbiw	r24, 0x01	; 1
    5384:	80 93 19 40 	sts	0x4019, r24	; 0x804019 <g_i2c0_timeout_ticks>
    5388:	90 93 1a 40 	sts	0x401A, r25	; 0x80401a <g_i2c0_timeout_ticks+0x1>
	}
	TCB2.INTFLAGS = TCB_CAPT_bm | TCB_OVF_bm; /* Clear flags */
    538c:	80 e2       	ldi	r24, 0x20	; 32
    538e:	9b e0       	ldi	r25, 0x0B	; 11
    5390:	23 e0       	ldi	r18, 0x03	; 3
    5392:	fc 01       	movw	r30, r24
    5394:	26 83       	std	Z+6, r18	; 0x06
	
	return;
    5396:	00 00       	nop
}
    5398:	df 91       	pop	r29
    539a:	cf 91       	pop	r28
    539c:	ff 91       	pop	r31
    539e:	ef 91       	pop	r30
    53a0:	9f 91       	pop	r25
    53a2:	8f 91       	pop	r24
    53a4:	2f 91       	pop	r18
    53a6:	0f 90       	pop	r0
    53a8:	0b be       	out	0x3b, r0	; 59
    53aa:	0f 90       	pop	r0
    53ac:	0f be       	out	0x3f, r0	; 63
    53ae:	0f 90       	pop	r0
    53b0:	1f 90       	pop	r1
    53b2:	18 95       	reti

000053b4 <__vector_13>:

/**
One millisecond utility counter based on CPU clock.
*/
ISR(TCB1_INT_vect)
{
    53b4:	1f 92       	push	r1
    53b6:	0f 92       	push	r0
    53b8:	0f b6       	in	r0, 0x3f	; 63
    53ba:	0f 92       	push	r0
    53bc:	11 24       	eor	r1, r1
    53be:	0b b6       	in	r0, 0x3b	; 59
    53c0:	0f 92       	push	r0
    53c2:	2f 93       	push	r18
    53c4:	8f 93       	push	r24
    53c6:	9f 93       	push	r25
    53c8:	af 93       	push	r26
    53ca:	bf 93       	push	r27
    53cc:	ef 93       	push	r30
    53ce:	ff 93       	push	r31
    53d0:	cf 93       	push	r28
    53d2:	df 93       	push	r29
    53d4:	cd b7       	in	r28, 0x3d	; 61
    53d6:	de b7       	in	r29, 0x3e	; 62
    if(TCB1.INTFLAGS & TCB_CAPT_bm)
    53d8:	80 e1       	ldi	r24, 0x10	; 16
    53da:	9b e0       	ldi	r25, 0x0B	; 11
    53dc:	fc 01       	movw	r30, r24
    53de:	86 81       	ldd	r24, Z+6	; 0x06
    53e0:	88 2f       	mov	r24, r24
    53e2:	90 e0       	ldi	r25, 0x00	; 0
    53e4:	81 70       	andi	r24, 0x01	; 1
    53e6:	99 27       	eor	r25, r25
    53e8:	21 e0       	ldi	r18, 0x01	; 1
    53ea:	89 2b       	or	r24, r25
    53ec:	09 f4       	brne	.+2      	; 0x53f0 <__vector_13+0x3c>
    53ee:	20 e0       	ldi	r18, 0x00	; 0
    53f0:	22 23       	and	r18, r18
    53f2:	21 f1       	breq	.+72     	; 0x543c <__vector_13+0x88>
    {
		if(g_ms_counter) /* check for 1-second interval */
    53f4:	80 91 27 41 	lds	r24, 0x4127	; 0x804127 <_ZL12g_ms_counter>
    53f8:	90 91 28 41 	lds	r25, 0x4128	; 0x804128 <_ZL12g_ms_counter+0x1>
    53fc:	a0 91 29 41 	lds	r26, 0x4129	; 0x804129 <_ZL12g_ms_counter+0x2>
    5400:	b0 91 2a 41 	lds	r27, 0x412A	; 0x80412a <_ZL12g_ms_counter+0x3>
    5404:	89 2b       	or	r24, r25
    5406:	8a 2b       	or	r24, r26
    5408:	8b 2b       	or	r24, r27
    540a:	a1 f0       	breq	.+40     	; 0x5434 <__vector_13+0x80>
		{
			g_ms_counter--;	
    540c:	80 91 27 41 	lds	r24, 0x4127	; 0x804127 <_ZL12g_ms_counter>
    5410:	90 91 28 41 	lds	r25, 0x4128	; 0x804128 <_ZL12g_ms_counter+0x1>
    5414:	a0 91 29 41 	lds	r26, 0x4129	; 0x804129 <_ZL12g_ms_counter+0x2>
    5418:	b0 91 2a 41 	lds	r27, 0x412A	; 0x80412a <_ZL12g_ms_counter+0x3>
    541c:	01 97       	sbiw	r24, 0x01	; 1
    541e:	a1 09       	sbc	r26, r1
    5420:	b1 09       	sbc	r27, r1
    5422:	80 93 27 41 	sts	0x4127, r24	; 0x804127 <_ZL12g_ms_counter>
    5426:	90 93 28 41 	sts	0x4128, r25	; 0x804128 <_ZL12g_ms_counter+0x1>
    542a:	a0 93 29 41 	sts	0x4129, r26	; 0x804129 <_ZL12g_ms_counter+0x2>
    542e:	b0 93 2a 41 	sts	0x412A, r27	; 0x80412a <_ZL12g_ms_counter+0x3>
    5432:	04 c0       	rjmp	.+8      	; 0x543c <__vector_13+0x88>
		}
		else
		{
			TCB1.INTCTRL = 0 << TCB_CAPT_bp   /* Capture or Timeout: disabled */
    5434:	80 e1       	ldi	r24, 0x10	; 16
    5436:	9b e0       	ldi	r25, 0x0B	; 11
    5438:	fc 01       	movw	r30, r24
    543a:	15 82       	std	Z+5, r1	; 0x05
			| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */
		}
    }

    TCB1.INTFLAGS = TCB_CAPT_bm | TCB_OVF_bm; /* clear interrupt flags */
    543c:	80 e1       	ldi	r24, 0x10	; 16
    543e:	9b e0       	ldi	r25, 0x0B	; 11
    5440:	23 e0       	ldi	r18, 0x03	; 3
    5442:	fc 01       	movw	r30, r24
    5444:	26 83       	std	Z+6, r18	; 0x06

	return;
    5446:	00 00       	nop
}
    5448:	df 91       	pop	r29
    544a:	cf 91       	pop	r28
    544c:	ff 91       	pop	r31
    544e:	ef 91       	pop	r30
    5450:	bf 91       	pop	r27
    5452:	af 91       	pop	r26
    5454:	9f 91       	pop	r25
    5456:	8f 91       	pop	r24
    5458:	2f 91       	pop	r18
    545a:	0f 90       	pop	r0
    545c:	0b be       	out	0x3b, r0	; 59
    545e:	0f 90       	pop	r0
    5460:	0f be       	out	0x3f, r0	; 63
    5462:	0f 90       	pop	r0
    5464:	1f 90       	pop	r1
    5466:	18 95       	reti

00005468 <TIMERB_sleep>:

int8_t TIMERB_sleep()
{
    5468:	cf 93       	push	r28
    546a:	df 93       	push	r29
    546c:	cd b7       	in	r28, 0x3d	; 61
    546e:	de b7       	in	r29, 0x3e	; 62
	TCB0.INTCTRL = 0;   /* Capture or Timeout: disable interrupts */
    5470:	80 e0       	ldi	r24, 0x00	; 0
    5472:	9b e0       	ldi	r25, 0x0B	; 11
    5474:	fc 01       	movw	r30, r24
    5476:	15 82       	std	Z+5, r1	; 0x05
	TCB0.CTRLA = 0; /* Disable timer */
    5478:	80 e0       	ldi	r24, 0x00	; 0
    547a:	9b e0       	ldi	r25, 0x0B	; 11
    547c:	fc 01       	movw	r30, r24
    547e:	10 82       	st	Z, r1

	/********************************************************************************/

	TCB1.INTCTRL = 0; /* OverFlow Interrupt: disabled */
    5480:	80 e1       	ldi	r24, 0x10	; 16
    5482:	9b e0       	ldi	r25, 0x0B	; 11
    5484:	fc 01       	movw	r30, r24
    5486:	15 82       	std	Z+5, r1	; 0x05
	TCB1.CTRLA = 0; /* Disable timer */
    5488:	80 e1       	ldi	r24, 0x10	; 16
    548a:	9b e0       	ldi	r25, 0x0B	; 11
    548c:	fc 01       	movw	r30, r24
    548e:	10 82       	st	Z, r1

	/********************************************************************************/

	TCB2.INTCTRL = 0; /* OverFlow Interrupt: disabled */
    5490:	80 e2       	ldi	r24, 0x20	; 32
    5492:	9b e0       	ldi	r25, 0x0B	; 11
    5494:	fc 01       	movw	r30, r24
    5496:	15 82       	std	Z+5, r1	; 0x05
	TCB2.CTRLA = 0; /* Disable timer */
    5498:	80 e2       	ldi	r24, 0x20	; 32
    549a:	9b e0       	ldi	r25, 0x0B	; 11
    549c:	fc 01       	movw	r30, r24
    549e:	10 82       	st	Z, r1

	/********************************************************************************/

	TCB3.INTCTRL = 0; /* OverFlow Interrupt: disabled */
    54a0:	80 e3       	ldi	r24, 0x30	; 48
    54a2:	9b e0       	ldi	r25, 0x0B	; 11
    54a4:	fc 01       	movw	r30, r24
    54a6:	15 82       	std	Z+5, r1	; 0x05
	TCB3.CTRLA = 0; /* Disable timer */
    54a8:	80 e3       	ldi	r24, 0x30	; 48
    54aa:	9b e0       	ldi	r25, 0x0B	; 11
    54ac:	fc 01       	movw	r30, r24
    54ae:	10 82       	st	Z, r1


	return 0;
    54b0:	80 e0       	ldi	r24, 0x00	; 0
}
    54b2:	df 91       	pop	r29
    54b4:	cf 91       	pop	r28
    54b6:	08 95       	ret

000054b8 <_Z13init_receiverm>:
	{
		si5351_start_comms();
	}

	EC init_receiver(Frequency_Hz freq)
	{
    54b8:	cf 93       	push	r28
    54ba:	df 93       	push	r29
    54bc:	00 d0       	rcall	.+0      	; 0x54be <_Z13init_receiverm+0x6>
    54be:	00 d0       	rcall	.+0      	; 0x54c0 <_Z13init_receiverm+0x8>
    54c0:	cd b7       	in	r28, 0x3d	; 61
    54c2:	de b7       	in	r29, 0x3e	; 62
    54c4:	69 83       	std	Y+1, r22	; 0x01
    54c6:	7a 83       	std	Y+2, r23	; 0x02
    54c8:	8b 83       	std	Y+3, r24	; 0x03
    54ca:	9c 83       	std	Y+4, r25	; 0x04
		g_rx_frequency = freq;
    54cc:	89 81       	ldd	r24, Y+1	; 0x01
    54ce:	9a 81       	ldd	r25, Y+2	; 0x02
    54d0:	ab 81       	ldd	r26, Y+3	; 0x03
    54d2:	bc 81       	ldd	r27, Y+4	; 0x04
    54d4:	80 93 2b 40 	sts	0x402B, r24	; 0x80402b <g_rx_frequency>
    54d8:	90 93 2c 40 	sts	0x402C, r25	; 0x80402c <g_rx_frequency+0x1>
    54dc:	a0 93 2d 40 	sts	0x402D, r26	; 0x80402d <g_rx_frequency+0x2>
    54e0:	b0 93 2e 40 	sts	0x402E, r27	; 0x80402e <g_rx_frequency+0x3>
		return init_receiver();
    54e4:	0e 94 7a 2a 	call	0x54f4	; 0x54f4 <_Z13init_receiverv>
	}
    54e8:	24 96       	adiw	r28, 0x04	; 4
    54ea:	cd bf       	out	0x3d, r28	; 61
    54ec:	de bf       	out	0x3e, r29	; 62
    54ee:	df 91       	pop	r29
    54f0:	cf 91       	pop	r28
    54f2:	08 95       	ret

000054f4 <_Z13init_receiverv>:
	
	EC init_receiver(void)
	{
    54f4:	cf 93       	push	r28
    54f6:	df 93       	push	r29
    54f8:	00 d0       	rcall	.+0      	; 0x54fa <_Z13init_receiverv+0x6>
    54fa:	1f 92       	push	r1
    54fc:	cd b7       	in	r28, 0x3d	; 61
    54fe:	de b7       	in	r29, 0x3e	; 62
		EC code;
		bool err;
		
		DAC0_init();
    5500:	0e 94 e2 11 	call	0x23c4	; 0x23c4 <_Z9DAC0_initv>

		if((err = si5351_init(SI5351_CRYSTAL_LOAD_6PF, 0)))
    5504:	40 e0       	ldi	r20, 0x00	; 0
    5506:	50 e0       	ldi	r21, 0x00	; 0
    5508:	ba 01       	movw	r22, r20
    550a:	80 e4       	ldi	r24, 0x40	; 64
    550c:	90 e0       	ldi	r25, 0x00	; 0
    550e:	0e 94 fb 1c 	call	0x39f6	; 0x39f6 <si5351_init>
    5512:	89 83       	std	Y+1, r24	; 0x01
    5514:	89 81       	ldd	r24, Y+1	; 0x01
    5516:	88 23       	and	r24, r24
    5518:	19 f0       	breq	.+6      	; 0x5520 <_Z13init_receiverv+0x2c>
		{
			return(ERROR_CODE_RF_OSCILLATOR_ERROR);
    551a:	82 ed       	ldi	r24, 0xD2	; 210
    551c:	90 e0       	ldi	r25, 0x00	; 0
    551e:	86 c0       	rjmp	.+268    	; 0x562c <_Z13init_receiverv+0x138>
		}

		if((code = si5351_drive_strength(SI5351_CLK0, SI5351_DRIVE_8MA)))
    5520:	63 e0       	ldi	r22, 0x03	; 3
    5522:	70 e0       	ldi	r23, 0x00	; 0
    5524:	80 e0       	ldi	r24, 0x00	; 0
    5526:	90 e0       	ldi	r25, 0x00	; 0
    5528:	0e 94 86 23 	call	0x470c	; 0x470c <si5351_drive_strength>
    552c:	8a 83       	std	Y+2, r24	; 0x02
    552e:	9b 83       	std	Y+3, r25	; 0x03
    5530:	8a 81       	ldd	r24, Y+2	; 0x02
    5532:	9b 81       	ldd	r25, Y+3	; 0x03
    5534:	21 e0       	ldi	r18, 0x01	; 1
    5536:	89 2b       	or	r24, r25
    5538:	09 f4       	brne	.+2      	; 0x553c <_Z13init_receiverv+0x48>
    553a:	20 e0       	ldi	r18, 0x00	; 0
    553c:	22 23       	and	r18, r18
    553e:	19 f0       	breq	.+6      	; 0x5546 <_Z13init_receiverv+0x52>
		{
			return( code);
    5540:	8a 81       	ldd	r24, Y+2	; 0x02
    5542:	9b 81       	ldd	r25, Y+3	; 0x03
    5544:	73 c0       	rjmp	.+230    	; 0x562c <_Z13init_receiverv+0x138>
		}

		if((code = si5351_clock_enable(SI5351_CLK0, SI5351_CLK_DISABLED)))
    5546:	60 e0       	ldi	r22, 0x00	; 0
    5548:	80 e0       	ldi	r24, 0x00	; 0
    554a:	90 e0       	ldi	r25, 0x00	; 0
    554c:	0e 94 37 23 	call	0x466e	; 0x466e <si5351_clock_enable>
    5550:	8a 83       	std	Y+2, r24	; 0x02
    5552:	9b 83       	std	Y+3, r25	; 0x03
    5554:	8a 81       	ldd	r24, Y+2	; 0x02
    5556:	9b 81       	ldd	r25, Y+3	; 0x03
    5558:	21 e0       	ldi	r18, 0x01	; 1
    555a:	89 2b       	or	r24, r25
    555c:	09 f4       	brne	.+2      	; 0x5560 <_Z13init_receiverv+0x6c>
    555e:	20 e0       	ldi	r18, 0x00	; 0
    5560:	22 23       	and	r18, r18
    5562:	19 f0       	breq	.+6      	; 0x556a <_Z13init_receiverv+0x76>
		{
			return( code);
    5564:	8a 81       	ldd	r24, Y+2	; 0x02
    5566:	9b 81       	ldd	r25, Y+3	; 0x03
    5568:	61 c0       	rjmp	.+194    	; 0x562c <_Z13init_receiverv+0x138>
		}

		if((code = si5351_drive_strength(SI5351_CLK1, SI5351_DRIVE_8MA)))
    556a:	63 e0       	ldi	r22, 0x03	; 3
    556c:	70 e0       	ldi	r23, 0x00	; 0
    556e:	81 e0       	ldi	r24, 0x01	; 1
    5570:	90 e0       	ldi	r25, 0x00	; 0
    5572:	0e 94 86 23 	call	0x470c	; 0x470c <si5351_drive_strength>
    5576:	8a 83       	std	Y+2, r24	; 0x02
    5578:	9b 83       	std	Y+3, r25	; 0x03
    557a:	8a 81       	ldd	r24, Y+2	; 0x02
    557c:	9b 81       	ldd	r25, Y+3	; 0x03
    557e:	21 e0       	ldi	r18, 0x01	; 1
    5580:	89 2b       	or	r24, r25
    5582:	09 f4       	brne	.+2      	; 0x5586 <_Z13init_receiverv+0x92>
    5584:	20 e0       	ldi	r18, 0x00	; 0
    5586:	22 23       	and	r18, r18
    5588:	19 f0       	breq	.+6      	; 0x5590 <_Z13init_receiverv+0x9c>
		{
			return( code);
    558a:	8a 81       	ldd	r24, Y+2	; 0x02
    558c:	9b 81       	ldd	r25, Y+3	; 0x03
    558e:	4e c0       	rjmp	.+156    	; 0x562c <_Z13init_receiverv+0x138>
		}

		if((code = si5351_clock_enable(SI5351_CLK1, SI5351_CLK_DISABLED)))
    5590:	60 e0       	ldi	r22, 0x00	; 0
    5592:	81 e0       	ldi	r24, 0x01	; 1
    5594:	90 e0       	ldi	r25, 0x00	; 0
    5596:	0e 94 37 23 	call	0x466e	; 0x466e <si5351_clock_enable>
    559a:	8a 83       	std	Y+2, r24	; 0x02
    559c:	9b 83       	std	Y+3, r25	; 0x03
    559e:	8a 81       	ldd	r24, Y+2	; 0x02
    55a0:	9b 81       	ldd	r25, Y+3	; 0x03
    55a2:	21 e0       	ldi	r18, 0x01	; 1
    55a4:	89 2b       	or	r24, r25
    55a6:	09 f4       	brne	.+2      	; 0x55aa <_Z13init_receiverv+0xb6>
    55a8:	20 e0       	ldi	r18, 0x00	; 0
    55aa:	22 23       	and	r18, r18
    55ac:	19 f0       	breq	.+6      	; 0x55b4 <_Z13init_receiverv+0xc0>
		{
			return( code);
    55ae:	8a 81       	ldd	r24, Y+2	; 0x02
    55b0:	9b 81       	ldd	r25, Y+3	; 0x03
    55b2:	3c c0       	rjmp	.+120    	; 0x562c <_Z13init_receiverv+0x138>
		}

		if((g_rx_frequency < RX_MAXIMUM_80M_FREQUENCY) && (g_rx_frequency > RX_MINIMUM_80M_FREQUENCY))    /* 80m */
    55b4:	80 91 2b 40 	lds	r24, 0x402B	; 0x80402b <g_rx_frequency>
    55b8:	90 91 2c 40 	lds	r25, 0x402C	; 0x80402c <g_rx_frequency+0x1>
    55bc:	a0 91 2d 40 	lds	r26, 0x402D	; 0x80402d <g_rx_frequency+0x2>
    55c0:	b0 91 2e 40 	lds	r27, 0x402E	; 0x80402e <g_rx_frequency+0x3>
    55c4:	81 15       	cp	r24, r1
    55c6:	99 40       	sbci	r25, 0x09	; 9
    55c8:	ad 43       	sbci	r26, 0x3D	; 61
    55ca:	b1 05       	cpc	r27, r1
    55cc:	78 f4       	brcc	.+30     	; 0x55ec <_Z13init_receiverv+0xf8>
    55ce:	80 91 2b 40 	lds	r24, 0x402B	; 0x80402b <g_rx_frequency>
    55d2:	90 91 2c 40 	lds	r25, 0x402C	; 0x80402c <g_rx_frequency+0x1>
    55d6:	a0 91 2d 40 	lds	r26, 0x402D	; 0x80402d <g_rx_frequency+0x2>
    55da:	b0 91 2e 40 	lds	r27, 0x402E	; 0x80402e <g_rx_frequency+0x3>
    55de:	81 3e       	cpi	r24, 0xE1	; 225
    55e0:	97 46       	sbci	r25, 0x67	; 103
    55e2:	a5 43       	sbci	r26, 0x35	; 53
    55e4:	b1 05       	cpc	r27, r1
    55e6:	10 f0       	brcs	.+4      	; 0x55ec <_Z13init_receiverv+0xf8>
    55e8:	81 e0       	ldi	r24, 0x01	; 1
    55ea:	01 c0       	rjmp	.+2      	; 0x55ee <_Z13init_receiverv+0xfa>
    55ec:	80 e0       	ldi	r24, 0x00	; 0
    55ee:	88 23       	and	r24, r24
    55f0:	99 f0       	breq	.+38     	; 0x5618 <_Z13init_receiverv+0x124>
		{
			if((code = si5351_init_for_quad(7500000)))
    55f2:	60 ee       	ldi	r22, 0xE0	; 224
    55f4:	70 e7       	ldi	r23, 0x70	; 112
    55f6:	82 e7       	ldi	r24, 0x72	; 114
    55f8:	90 e0       	ldi	r25, 0x00	; 0
    55fa:	0e 94 ca 1d 	call	0x3b94	; 0x3b94 <si5351_init_for_quad>
    55fe:	8a 83       	std	Y+2, r24	; 0x02
    5600:	9b 83       	std	Y+3, r25	; 0x03
    5602:	8a 81       	ldd	r24, Y+2	; 0x02
    5604:	9b 81       	ldd	r25, Y+3	; 0x03
    5606:	21 e0       	ldi	r18, 0x01	; 1
    5608:	89 2b       	or	r24, r25
    560a:	09 f4       	brne	.+2      	; 0x560e <_Z13init_receiverv+0x11a>
    560c:	20 e0       	ldi	r18, 0x00	; 0
    560e:	22 23       	and	r18, r18
    5610:	19 f0       	breq	.+6      	; 0x5618 <_Z13init_receiverv+0x124>
			{
				return(code);
    5612:	8a 81       	ldd	r24, Y+2	; 0x02
    5614:	9b 81       	ldd	r25, Y+3	; 0x03
    5616:	0a c0       	rjmp	.+20     	; 0x562c <_Z13init_receiverv+0x138>
// 			{
// 				return(code);
// 			}
		}

		if(!err)
    5618:	99 81       	ldd	r25, Y+1	; 0x01
    561a:	81 e0       	ldi	r24, 0x01	; 1
    561c:	89 27       	eor	r24, r25
    561e:	88 23       	and	r24, r24
    5620:	19 f0       	breq	.+6      	; 0x5628 <_Z13init_receiverv+0x134>
		{
			g_rx_initialized = true;
    5622:	81 e0       	ldi	r24, 0x01	; 1
    5624:	80 93 30 41 	sts	0x4130, r24	; 0x804130 <_ZL16g_rx_initialized>
		}

		return( code);
    5628:	8a 81       	ldd	r24, Y+2	; 0x02
    562a:	9b 81       	ldd	r25, Y+3	; 0x03
    562c:	23 96       	adiw	r28, 0x03	; 3
    562e:	cd bf       	out	0x3d, r28	; 61
    5630:	de bf       	out	0x3e, r29	; 62
    5632:	df 91       	pop	r29
    5634:	cf 91       	pop	r28
    5636:	08 95       	ret

00005638 <__cmpsf2>:
    5638:	0e 94 94 2b 	call	0x5728	; 0x5728 <__fp_cmp>
    563c:	08 f4       	brcc	.+2      	; 0x5640 <__cmpsf2+0x8>
    563e:	81 e0       	ldi	r24, 0x01	; 1
    5640:	08 95       	ret

00005642 <__fixsfsi>:
    5642:	0e 94 28 2b 	call	0x5650	; 0x5650 <__fixunssfsi>
    5646:	68 94       	set
    5648:	b1 11       	cpse	r27, r1
    564a:	0c 94 db 2b 	jmp	0x57b6	; 0x57b6 <__fp_szero>
    564e:	08 95       	ret

00005650 <__fixunssfsi>:
    5650:	0e 94 c0 2b 	call	0x5780	; 0x5780 <__fp_splitA>
    5654:	88 f0       	brcs	.+34     	; 0x5678 <__fixunssfsi+0x28>
    5656:	9f 57       	subi	r25, 0x7F	; 127
    5658:	98 f0       	brcs	.+38     	; 0x5680 <__fixunssfsi+0x30>
    565a:	b9 2f       	mov	r27, r25
    565c:	99 27       	eor	r25, r25
    565e:	b7 51       	subi	r27, 0x17	; 23
    5660:	b0 f0       	brcs	.+44     	; 0x568e <__fixunssfsi+0x3e>
    5662:	e1 f0       	breq	.+56     	; 0x569c <__fixunssfsi+0x4c>
    5664:	66 0f       	add	r22, r22
    5666:	77 1f       	adc	r23, r23
    5668:	88 1f       	adc	r24, r24
    566a:	99 1f       	adc	r25, r25
    566c:	1a f0       	brmi	.+6      	; 0x5674 <__fixunssfsi+0x24>
    566e:	ba 95       	dec	r27
    5670:	c9 f7       	brne	.-14     	; 0x5664 <__fixunssfsi+0x14>
    5672:	14 c0       	rjmp	.+40     	; 0x569c <__fixunssfsi+0x4c>
    5674:	b1 30       	cpi	r27, 0x01	; 1
    5676:	91 f0       	breq	.+36     	; 0x569c <__fixunssfsi+0x4c>
    5678:	0e 94 da 2b 	call	0x57b4	; 0x57b4 <__fp_zero>
    567c:	b1 e0       	ldi	r27, 0x01	; 1
    567e:	08 95       	ret
    5680:	0c 94 da 2b 	jmp	0x57b4	; 0x57b4 <__fp_zero>
    5684:	67 2f       	mov	r22, r23
    5686:	78 2f       	mov	r23, r24
    5688:	88 27       	eor	r24, r24
    568a:	b8 5f       	subi	r27, 0xF8	; 248
    568c:	39 f0       	breq	.+14     	; 0x569c <__fixunssfsi+0x4c>
    568e:	b9 3f       	cpi	r27, 0xF9	; 249
    5690:	cc f3       	brlt	.-14     	; 0x5684 <__fixunssfsi+0x34>
    5692:	86 95       	lsr	r24
    5694:	77 95       	ror	r23
    5696:	67 95       	ror	r22
    5698:	b3 95       	inc	r27
    569a:	d9 f7       	brne	.-10     	; 0x5692 <__fixunssfsi+0x42>
    569c:	3e f4       	brtc	.+14     	; 0x56ac <__fixunssfsi+0x5c>
    569e:	90 95       	com	r25
    56a0:	80 95       	com	r24
    56a2:	70 95       	com	r23
    56a4:	61 95       	neg	r22
    56a6:	7f 4f       	sbci	r23, 0xFF	; 255
    56a8:	8f 4f       	sbci	r24, 0xFF	; 255
    56aa:	9f 4f       	sbci	r25, 0xFF	; 255
    56ac:	08 95       	ret

000056ae <__floatunsisf>:
    56ae:	e8 94       	clt
    56b0:	09 c0       	rjmp	.+18     	; 0x56c4 <__floatsisf+0x12>

000056b2 <__floatsisf>:
    56b2:	97 fb       	bst	r25, 7
    56b4:	3e f4       	brtc	.+14     	; 0x56c4 <__floatsisf+0x12>
    56b6:	90 95       	com	r25
    56b8:	80 95       	com	r24
    56ba:	70 95       	com	r23
    56bc:	61 95       	neg	r22
    56be:	7f 4f       	sbci	r23, 0xFF	; 255
    56c0:	8f 4f       	sbci	r24, 0xFF	; 255
    56c2:	9f 4f       	sbci	r25, 0xFF	; 255
    56c4:	99 23       	and	r25, r25
    56c6:	a9 f0       	breq	.+42     	; 0x56f2 <__floatsisf+0x40>
    56c8:	f9 2f       	mov	r31, r25
    56ca:	96 e9       	ldi	r25, 0x96	; 150
    56cc:	bb 27       	eor	r27, r27
    56ce:	93 95       	inc	r25
    56d0:	f6 95       	lsr	r31
    56d2:	87 95       	ror	r24
    56d4:	77 95       	ror	r23
    56d6:	67 95       	ror	r22
    56d8:	b7 95       	ror	r27
    56da:	f1 11       	cpse	r31, r1
    56dc:	f8 cf       	rjmp	.-16     	; 0x56ce <__floatsisf+0x1c>
    56de:	fa f4       	brpl	.+62     	; 0x571e <__floatsisf+0x6c>
    56e0:	bb 0f       	add	r27, r27
    56e2:	11 f4       	brne	.+4      	; 0x56e8 <__floatsisf+0x36>
    56e4:	60 ff       	sbrs	r22, 0
    56e6:	1b c0       	rjmp	.+54     	; 0x571e <__floatsisf+0x6c>
    56e8:	6f 5f       	subi	r22, 0xFF	; 255
    56ea:	7f 4f       	sbci	r23, 0xFF	; 255
    56ec:	8f 4f       	sbci	r24, 0xFF	; 255
    56ee:	9f 4f       	sbci	r25, 0xFF	; 255
    56f0:	16 c0       	rjmp	.+44     	; 0x571e <__floatsisf+0x6c>
    56f2:	88 23       	and	r24, r24
    56f4:	11 f0       	breq	.+4      	; 0x56fa <__floatsisf+0x48>
    56f6:	96 e9       	ldi	r25, 0x96	; 150
    56f8:	11 c0       	rjmp	.+34     	; 0x571c <__floatsisf+0x6a>
    56fa:	77 23       	and	r23, r23
    56fc:	21 f0       	breq	.+8      	; 0x5706 <__floatsisf+0x54>
    56fe:	9e e8       	ldi	r25, 0x8E	; 142
    5700:	87 2f       	mov	r24, r23
    5702:	76 2f       	mov	r23, r22
    5704:	05 c0       	rjmp	.+10     	; 0x5710 <__floatsisf+0x5e>
    5706:	66 23       	and	r22, r22
    5708:	71 f0       	breq	.+28     	; 0x5726 <__floatsisf+0x74>
    570a:	96 e8       	ldi	r25, 0x86	; 134
    570c:	86 2f       	mov	r24, r22
    570e:	70 e0       	ldi	r23, 0x00	; 0
    5710:	60 e0       	ldi	r22, 0x00	; 0
    5712:	2a f0       	brmi	.+10     	; 0x571e <__floatsisf+0x6c>
    5714:	9a 95       	dec	r25
    5716:	66 0f       	add	r22, r22
    5718:	77 1f       	adc	r23, r23
    571a:	88 1f       	adc	r24, r24
    571c:	da f7       	brpl	.-10     	; 0x5714 <__floatsisf+0x62>
    571e:	88 0f       	add	r24, r24
    5720:	96 95       	lsr	r25
    5722:	87 95       	ror	r24
    5724:	97 f9       	bld	r25, 7
    5726:	08 95       	ret

00005728 <__fp_cmp>:
    5728:	99 0f       	add	r25, r25
    572a:	00 08       	sbc	r0, r0
    572c:	55 0f       	add	r21, r21
    572e:	aa 0b       	sbc	r26, r26
    5730:	e0 e8       	ldi	r30, 0x80	; 128
    5732:	fe ef       	ldi	r31, 0xFE	; 254
    5734:	16 16       	cp	r1, r22
    5736:	17 06       	cpc	r1, r23
    5738:	e8 07       	cpc	r30, r24
    573a:	f9 07       	cpc	r31, r25
    573c:	c0 f0       	brcs	.+48     	; 0x576e <__fp_cmp+0x46>
    573e:	12 16       	cp	r1, r18
    5740:	13 06       	cpc	r1, r19
    5742:	e4 07       	cpc	r30, r20
    5744:	f5 07       	cpc	r31, r21
    5746:	98 f0       	brcs	.+38     	; 0x576e <__fp_cmp+0x46>
    5748:	62 1b       	sub	r22, r18
    574a:	73 0b       	sbc	r23, r19
    574c:	84 0b       	sbc	r24, r20
    574e:	95 0b       	sbc	r25, r21
    5750:	39 f4       	brne	.+14     	; 0x5760 <__fp_cmp+0x38>
    5752:	0a 26       	eor	r0, r26
    5754:	61 f0       	breq	.+24     	; 0x576e <__fp_cmp+0x46>
    5756:	23 2b       	or	r18, r19
    5758:	24 2b       	or	r18, r20
    575a:	25 2b       	or	r18, r21
    575c:	21 f4       	brne	.+8      	; 0x5766 <__fp_cmp+0x3e>
    575e:	08 95       	ret
    5760:	0a 26       	eor	r0, r26
    5762:	09 f4       	brne	.+2      	; 0x5766 <__fp_cmp+0x3e>
    5764:	a1 40       	sbci	r26, 0x01	; 1
    5766:	a6 95       	lsr	r26
    5768:	8f ef       	ldi	r24, 0xFF	; 255
    576a:	81 1d       	adc	r24, r1
    576c:	81 1d       	adc	r24, r1
    576e:	08 95       	ret

00005770 <__fp_split3>:
    5770:	57 fd       	sbrc	r21, 7
    5772:	90 58       	subi	r25, 0x80	; 128
    5774:	44 0f       	add	r20, r20
    5776:	55 1f       	adc	r21, r21
    5778:	59 f0       	breq	.+22     	; 0x5790 <__fp_splitA+0x10>
    577a:	5f 3f       	cpi	r21, 0xFF	; 255
    577c:	71 f0       	breq	.+28     	; 0x579a <__fp_splitA+0x1a>
    577e:	47 95       	ror	r20

00005780 <__fp_splitA>:
    5780:	88 0f       	add	r24, r24
    5782:	97 fb       	bst	r25, 7
    5784:	99 1f       	adc	r25, r25
    5786:	61 f0       	breq	.+24     	; 0x57a0 <__fp_splitA+0x20>
    5788:	9f 3f       	cpi	r25, 0xFF	; 255
    578a:	79 f0       	breq	.+30     	; 0x57aa <__fp_splitA+0x2a>
    578c:	87 95       	ror	r24
    578e:	08 95       	ret
    5790:	12 16       	cp	r1, r18
    5792:	13 06       	cpc	r1, r19
    5794:	14 06       	cpc	r1, r20
    5796:	55 1f       	adc	r21, r21
    5798:	f2 cf       	rjmp	.-28     	; 0x577e <__fp_split3+0xe>
    579a:	46 95       	lsr	r20
    579c:	f1 df       	rcall	.-30     	; 0x5780 <__fp_splitA>
    579e:	08 c0       	rjmp	.+16     	; 0x57b0 <__fp_splitA+0x30>
    57a0:	16 16       	cp	r1, r22
    57a2:	17 06       	cpc	r1, r23
    57a4:	18 06       	cpc	r1, r24
    57a6:	99 1f       	adc	r25, r25
    57a8:	f1 cf       	rjmp	.-30     	; 0x578c <__fp_splitA+0xc>
    57aa:	86 95       	lsr	r24
    57ac:	71 05       	cpc	r23, r1
    57ae:	61 05       	cpc	r22, r1
    57b0:	08 94       	sec
    57b2:	08 95       	ret

000057b4 <__fp_zero>:
    57b4:	e8 94       	clt

000057b6 <__fp_szero>:
    57b6:	bb 27       	eor	r27, r27
    57b8:	66 27       	eor	r22, r22
    57ba:	77 27       	eor	r23, r23
    57bc:	cb 01       	movw	r24, r22
    57be:	97 f9       	bld	r25, 7
    57c0:	08 95       	ret

000057c2 <__gesf2>:
    57c2:	0e 94 94 2b 	call	0x5728	; 0x5728 <__fp_cmp>
    57c6:	08 f4       	brcc	.+2      	; 0x57ca <__gesf2+0x8>
    57c8:	8f ef       	ldi	r24, 0xFF	; 255
    57ca:	08 95       	ret

000057cc <__mulsi3>:
    57cc:	db 01       	movw	r26, r22
    57ce:	8f 93       	push	r24
    57d0:	9f 93       	push	r25
    57d2:	0e 94 21 2c 	call	0x5842	; 0x5842 <__muluhisi3>
    57d6:	bf 91       	pop	r27
    57d8:	af 91       	pop	r26
    57da:	a2 9f       	mul	r26, r18
    57dc:	80 0d       	add	r24, r0
    57de:	91 1d       	adc	r25, r1
    57e0:	a3 9f       	mul	r26, r19
    57e2:	90 0d       	add	r25, r0
    57e4:	b2 9f       	mul	r27, r18
    57e6:	90 0d       	add	r25, r0
    57e8:	11 24       	eor	r1, r1
    57ea:	08 95       	ret

000057ec <__udivmodsi4>:
    57ec:	a1 e2       	ldi	r26, 0x21	; 33
    57ee:	1a 2e       	mov	r1, r26
    57f0:	aa 1b       	sub	r26, r26
    57f2:	bb 1b       	sub	r27, r27
    57f4:	fd 01       	movw	r30, r26
    57f6:	0d c0       	rjmp	.+26     	; 0x5812 <__udivmodsi4_ep>

000057f8 <__udivmodsi4_loop>:
    57f8:	aa 1f       	adc	r26, r26
    57fa:	bb 1f       	adc	r27, r27
    57fc:	ee 1f       	adc	r30, r30
    57fe:	ff 1f       	adc	r31, r31
    5800:	a2 17       	cp	r26, r18
    5802:	b3 07       	cpc	r27, r19
    5804:	e4 07       	cpc	r30, r20
    5806:	f5 07       	cpc	r31, r21
    5808:	20 f0       	brcs	.+8      	; 0x5812 <__udivmodsi4_ep>
    580a:	a2 1b       	sub	r26, r18
    580c:	b3 0b       	sbc	r27, r19
    580e:	e4 0b       	sbc	r30, r20
    5810:	f5 0b       	sbc	r31, r21

00005812 <__udivmodsi4_ep>:
    5812:	66 1f       	adc	r22, r22
    5814:	77 1f       	adc	r23, r23
    5816:	88 1f       	adc	r24, r24
    5818:	99 1f       	adc	r25, r25
    581a:	1a 94       	dec	r1
    581c:	69 f7       	brne	.-38     	; 0x57f8 <__udivmodsi4_loop>
    581e:	60 95       	com	r22
    5820:	70 95       	com	r23
    5822:	80 95       	com	r24
    5824:	90 95       	com	r25
    5826:	9b 01       	movw	r18, r22
    5828:	ac 01       	movw	r20, r24
    582a:	bd 01       	movw	r22, r26
    582c:	cf 01       	movw	r24, r30
    582e:	08 95       	ret

00005830 <__tablejump2__>:
    5830:	ee 0f       	add	r30, r30
    5832:	ff 1f       	adc	r31, r31
    5834:	00 24       	eor	r0, r0
    5836:	00 1c       	adc	r0, r0
    5838:	0b be       	out	0x3b, r0	; 59
    583a:	07 90       	elpm	r0, Z+
    583c:	f6 91       	elpm	r31, Z
    583e:	e0 2d       	mov	r30, r0
    5840:	09 94       	ijmp

00005842 <__muluhisi3>:
    5842:	0e 94 2c 2c 	call	0x5858	; 0x5858 <__umulhisi3>
    5846:	a5 9f       	mul	r26, r21
    5848:	90 0d       	add	r25, r0
    584a:	b4 9f       	mul	r27, r20
    584c:	90 0d       	add	r25, r0
    584e:	a4 9f       	mul	r26, r20
    5850:	80 0d       	add	r24, r0
    5852:	91 1d       	adc	r25, r1
    5854:	11 24       	eor	r1, r1
    5856:	08 95       	ret

00005858 <__umulhisi3>:
    5858:	a2 9f       	mul	r26, r18
    585a:	b0 01       	movw	r22, r0
    585c:	b3 9f       	mul	r27, r19
    585e:	c0 01       	movw	r24, r0
    5860:	a3 9f       	mul	r26, r19
    5862:	70 0d       	add	r23, r0
    5864:	81 1d       	adc	r24, r1
    5866:	11 24       	eor	r1, r1
    5868:	91 1d       	adc	r25, r1
    586a:	b2 9f       	mul	r27, r18
    586c:	70 0d       	add	r23, r0
    586e:	81 1d       	adc	r24, r1
    5870:	11 24       	eor	r1, r1
    5872:	91 1d       	adc	r25, r1
    5874:	08 95       	ret

00005876 <malloc>:
    5876:	0f 93       	push	r16
    5878:	1f 93       	push	r17
    587a:	cf 93       	push	r28
    587c:	df 93       	push	r29
    587e:	82 30       	cpi	r24, 0x02	; 2
    5880:	91 05       	cpc	r25, r1
    5882:	10 f4       	brcc	.+4      	; 0x5888 <malloc+0x12>
    5884:	82 e0       	ldi	r24, 0x02	; 2
    5886:	90 e0       	ldi	r25, 0x00	; 0
    5888:	e0 91 33 41 	lds	r30, 0x4133	; 0x804133 <__flp>
    588c:	f0 91 34 41 	lds	r31, 0x4134	; 0x804134 <__flp+0x1>
    5890:	30 e0       	ldi	r19, 0x00	; 0
    5892:	20 e0       	ldi	r18, 0x00	; 0
    5894:	b0 e0       	ldi	r27, 0x00	; 0
    5896:	a0 e0       	ldi	r26, 0x00	; 0
    5898:	30 97       	sbiw	r30, 0x00	; 0
    589a:	99 f4       	brne	.+38     	; 0x58c2 <malloc+0x4c>
    589c:	21 15       	cp	r18, r1
    589e:	31 05       	cpc	r19, r1
    58a0:	09 f4       	brne	.+2      	; 0x58a4 <malloc+0x2e>
    58a2:	4a c0       	rjmp	.+148    	; 0x5938 <malloc+0xc2>
    58a4:	28 1b       	sub	r18, r24
    58a6:	39 0b       	sbc	r19, r25
    58a8:	24 30       	cpi	r18, 0x04	; 4
    58aa:	31 05       	cpc	r19, r1
    58ac:	d8 f5       	brcc	.+118    	; 0x5924 <malloc+0xae>
    58ae:	8a 81       	ldd	r24, Y+2	; 0x02
    58b0:	9b 81       	ldd	r25, Y+3	; 0x03
    58b2:	61 15       	cp	r22, r1
    58b4:	71 05       	cpc	r23, r1
    58b6:	89 f1       	breq	.+98     	; 0x591a <malloc+0xa4>
    58b8:	fb 01       	movw	r30, r22
    58ba:	82 83       	std	Z+2, r24	; 0x02
    58bc:	93 83       	std	Z+3, r25	; 0x03
    58be:	fe 01       	movw	r30, r28
    58c0:	11 c0       	rjmp	.+34     	; 0x58e4 <malloc+0x6e>
    58c2:	40 81       	ld	r20, Z
    58c4:	51 81       	ldd	r21, Z+1	; 0x01
    58c6:	02 81       	ldd	r16, Z+2	; 0x02
    58c8:	13 81       	ldd	r17, Z+3	; 0x03
    58ca:	48 17       	cp	r20, r24
    58cc:	59 07       	cpc	r21, r25
    58ce:	e0 f0       	brcs	.+56     	; 0x5908 <malloc+0x92>
    58d0:	48 17       	cp	r20, r24
    58d2:	59 07       	cpc	r21, r25
    58d4:	99 f4       	brne	.+38     	; 0x58fc <malloc+0x86>
    58d6:	10 97       	sbiw	r26, 0x00	; 0
    58d8:	61 f0       	breq	.+24     	; 0x58f2 <malloc+0x7c>
    58da:	12 96       	adiw	r26, 0x02	; 2
    58dc:	0c 93       	st	X, r16
    58de:	12 97       	sbiw	r26, 0x02	; 2
    58e0:	13 96       	adiw	r26, 0x03	; 3
    58e2:	1c 93       	st	X, r17
    58e4:	32 96       	adiw	r30, 0x02	; 2
    58e6:	cf 01       	movw	r24, r30
    58e8:	df 91       	pop	r29
    58ea:	cf 91       	pop	r28
    58ec:	1f 91       	pop	r17
    58ee:	0f 91       	pop	r16
    58f0:	08 95       	ret
    58f2:	00 93 33 41 	sts	0x4133, r16	; 0x804133 <__flp>
    58f6:	10 93 34 41 	sts	0x4134, r17	; 0x804134 <__flp+0x1>
    58fa:	f4 cf       	rjmp	.-24     	; 0x58e4 <malloc+0x6e>
    58fc:	21 15       	cp	r18, r1
    58fe:	31 05       	cpc	r19, r1
    5900:	51 f0       	breq	.+20     	; 0x5916 <malloc+0xa0>
    5902:	42 17       	cp	r20, r18
    5904:	53 07       	cpc	r21, r19
    5906:	38 f0       	brcs	.+14     	; 0x5916 <malloc+0xa0>
    5908:	a9 01       	movw	r20, r18
    590a:	db 01       	movw	r26, r22
    590c:	9a 01       	movw	r18, r20
    590e:	bd 01       	movw	r22, r26
    5910:	df 01       	movw	r26, r30
    5912:	f8 01       	movw	r30, r16
    5914:	c1 cf       	rjmp	.-126    	; 0x5898 <malloc+0x22>
    5916:	ef 01       	movw	r28, r30
    5918:	f9 cf       	rjmp	.-14     	; 0x590c <malloc+0x96>
    591a:	80 93 33 41 	sts	0x4133, r24	; 0x804133 <__flp>
    591e:	90 93 34 41 	sts	0x4134, r25	; 0x804134 <__flp+0x1>
    5922:	cd cf       	rjmp	.-102    	; 0x58be <malloc+0x48>
    5924:	fe 01       	movw	r30, r28
    5926:	e2 0f       	add	r30, r18
    5928:	f3 1f       	adc	r31, r19
    592a:	81 93       	st	Z+, r24
    592c:	91 93       	st	Z+, r25
    592e:	22 50       	subi	r18, 0x02	; 2
    5930:	31 09       	sbc	r19, r1
    5932:	28 83       	st	Y, r18
    5934:	39 83       	std	Y+1, r19	; 0x01
    5936:	d7 cf       	rjmp	.-82     	; 0x58e6 <malloc+0x70>
    5938:	20 91 31 41 	lds	r18, 0x4131	; 0x804131 <__brkval>
    593c:	30 91 32 41 	lds	r19, 0x4132	; 0x804132 <__brkval+0x1>
    5940:	23 2b       	or	r18, r19
    5942:	41 f4       	brne	.+16     	; 0x5954 <malloc+0xde>
    5944:	20 91 02 40 	lds	r18, 0x4002	; 0x804002 <__malloc_heap_start>
    5948:	30 91 03 40 	lds	r19, 0x4003	; 0x804003 <__malloc_heap_start+0x1>
    594c:	20 93 31 41 	sts	0x4131, r18	; 0x804131 <__brkval>
    5950:	30 93 32 41 	sts	0x4132, r19	; 0x804132 <__brkval+0x1>
    5954:	20 91 00 40 	lds	r18, 0x4000	; 0x804000 <__data_start>
    5958:	30 91 01 40 	lds	r19, 0x4001	; 0x804001 <__data_start+0x1>
    595c:	21 15       	cp	r18, r1
    595e:	31 05       	cpc	r19, r1
    5960:	41 f4       	brne	.+16     	; 0x5972 <malloc+0xfc>
    5962:	2d b7       	in	r18, 0x3d	; 61
    5964:	3e b7       	in	r19, 0x3e	; 62
    5966:	40 91 04 40 	lds	r20, 0x4004	; 0x804004 <__malloc_margin>
    596a:	50 91 05 40 	lds	r21, 0x4005	; 0x804005 <__malloc_margin+0x1>
    596e:	24 1b       	sub	r18, r20
    5970:	35 0b       	sbc	r19, r21
    5972:	e0 91 31 41 	lds	r30, 0x4131	; 0x804131 <__brkval>
    5976:	f0 91 32 41 	lds	r31, 0x4132	; 0x804132 <__brkval+0x1>
    597a:	e2 17       	cp	r30, r18
    597c:	f3 07       	cpc	r31, r19
    597e:	a0 f4       	brcc	.+40     	; 0x59a8 <malloc+0x132>
    5980:	2e 1b       	sub	r18, r30
    5982:	3f 0b       	sbc	r19, r31
    5984:	28 17       	cp	r18, r24
    5986:	39 07       	cpc	r19, r25
    5988:	78 f0       	brcs	.+30     	; 0x59a8 <malloc+0x132>
    598a:	ac 01       	movw	r20, r24
    598c:	4e 5f       	subi	r20, 0xFE	; 254
    598e:	5f 4f       	sbci	r21, 0xFF	; 255
    5990:	24 17       	cp	r18, r20
    5992:	35 07       	cpc	r19, r21
    5994:	48 f0       	brcs	.+18     	; 0x59a8 <malloc+0x132>
    5996:	4e 0f       	add	r20, r30
    5998:	5f 1f       	adc	r21, r31
    599a:	40 93 31 41 	sts	0x4131, r20	; 0x804131 <__brkval>
    599e:	50 93 32 41 	sts	0x4132, r21	; 0x804132 <__brkval+0x1>
    59a2:	81 93       	st	Z+, r24
    59a4:	91 93       	st	Z+, r25
    59a6:	9f cf       	rjmp	.-194    	; 0x58e6 <malloc+0x70>
    59a8:	f0 e0       	ldi	r31, 0x00	; 0
    59aa:	e0 e0       	ldi	r30, 0x00	; 0
    59ac:	9c cf       	rjmp	.-200    	; 0x58e6 <malloc+0x70>

000059ae <free>:
    59ae:	cf 93       	push	r28
    59b0:	df 93       	push	r29
    59b2:	00 97       	sbiw	r24, 0x00	; 0
    59b4:	e9 f0       	breq	.+58     	; 0x59f0 <free+0x42>
    59b6:	fc 01       	movw	r30, r24
    59b8:	32 97       	sbiw	r30, 0x02	; 2
    59ba:	12 82       	std	Z+2, r1	; 0x02
    59bc:	13 82       	std	Z+3, r1	; 0x03
    59be:	a0 91 33 41 	lds	r26, 0x4133	; 0x804133 <__flp>
    59c2:	b0 91 34 41 	lds	r27, 0x4134	; 0x804134 <__flp+0x1>
    59c6:	ed 01       	movw	r28, r26
    59c8:	30 e0       	ldi	r19, 0x00	; 0
    59ca:	20 e0       	ldi	r18, 0x00	; 0
    59cc:	10 97       	sbiw	r26, 0x00	; 0
    59ce:	a1 f4       	brne	.+40     	; 0x59f8 <free+0x4a>
    59d0:	20 81       	ld	r18, Z
    59d2:	31 81       	ldd	r19, Z+1	; 0x01
    59d4:	82 0f       	add	r24, r18
    59d6:	93 1f       	adc	r25, r19
    59d8:	20 91 31 41 	lds	r18, 0x4131	; 0x804131 <__brkval>
    59dc:	30 91 32 41 	lds	r19, 0x4132	; 0x804132 <__brkval+0x1>
    59e0:	28 17       	cp	r18, r24
    59e2:	39 07       	cpc	r19, r25
    59e4:	09 f0       	breq	.+2      	; 0x59e8 <free+0x3a>
    59e6:	61 c0       	rjmp	.+194    	; 0x5aaa <free+0xfc>
    59e8:	e0 93 31 41 	sts	0x4131, r30	; 0x804131 <__brkval>
    59ec:	f0 93 32 41 	sts	0x4132, r31	; 0x804132 <__brkval+0x1>
    59f0:	df 91       	pop	r29
    59f2:	cf 91       	pop	r28
    59f4:	08 95       	ret
    59f6:	ea 01       	movw	r28, r20
    59f8:	ce 17       	cp	r28, r30
    59fa:	df 07       	cpc	r29, r31
    59fc:	e8 f5       	brcc	.+122    	; 0x5a78 <free+0xca>
    59fe:	4a 81       	ldd	r20, Y+2	; 0x02
    5a00:	5b 81       	ldd	r21, Y+3	; 0x03
    5a02:	9e 01       	movw	r18, r28
    5a04:	41 15       	cp	r20, r1
    5a06:	51 05       	cpc	r21, r1
    5a08:	b1 f7       	brne	.-20     	; 0x59f6 <free+0x48>
    5a0a:	e9 01       	movw	r28, r18
    5a0c:	ea 83       	std	Y+2, r30	; 0x02
    5a0e:	fb 83       	std	Y+3, r31	; 0x03
    5a10:	49 91       	ld	r20, Y+
    5a12:	59 91       	ld	r21, Y+
    5a14:	c4 0f       	add	r28, r20
    5a16:	d5 1f       	adc	r29, r21
    5a18:	ec 17       	cp	r30, r28
    5a1a:	fd 07       	cpc	r31, r29
    5a1c:	61 f4       	brne	.+24     	; 0x5a36 <free+0x88>
    5a1e:	80 81       	ld	r24, Z
    5a20:	91 81       	ldd	r25, Z+1	; 0x01
    5a22:	02 96       	adiw	r24, 0x02	; 2
    5a24:	84 0f       	add	r24, r20
    5a26:	95 1f       	adc	r25, r21
    5a28:	e9 01       	movw	r28, r18
    5a2a:	88 83       	st	Y, r24
    5a2c:	99 83       	std	Y+1, r25	; 0x01
    5a2e:	82 81       	ldd	r24, Z+2	; 0x02
    5a30:	93 81       	ldd	r25, Z+3	; 0x03
    5a32:	8a 83       	std	Y+2, r24	; 0x02
    5a34:	9b 83       	std	Y+3, r25	; 0x03
    5a36:	f0 e0       	ldi	r31, 0x00	; 0
    5a38:	e0 e0       	ldi	r30, 0x00	; 0
    5a3a:	12 96       	adiw	r26, 0x02	; 2
    5a3c:	8d 91       	ld	r24, X+
    5a3e:	9c 91       	ld	r25, X
    5a40:	13 97       	sbiw	r26, 0x03	; 3
    5a42:	00 97       	sbiw	r24, 0x00	; 0
    5a44:	b9 f5       	brne	.+110    	; 0x5ab4 <free+0x106>
    5a46:	2d 91       	ld	r18, X+
    5a48:	3c 91       	ld	r19, X
    5a4a:	11 97       	sbiw	r26, 0x01	; 1
    5a4c:	cd 01       	movw	r24, r26
    5a4e:	02 96       	adiw	r24, 0x02	; 2
    5a50:	82 0f       	add	r24, r18
    5a52:	93 1f       	adc	r25, r19
    5a54:	20 91 31 41 	lds	r18, 0x4131	; 0x804131 <__brkval>
    5a58:	30 91 32 41 	lds	r19, 0x4132	; 0x804132 <__brkval+0x1>
    5a5c:	28 17       	cp	r18, r24
    5a5e:	39 07       	cpc	r19, r25
    5a60:	39 f6       	brne	.-114    	; 0x59f0 <free+0x42>
    5a62:	30 97       	sbiw	r30, 0x00	; 0
    5a64:	51 f5       	brne	.+84     	; 0x5aba <free+0x10c>
    5a66:	10 92 33 41 	sts	0x4133, r1	; 0x804133 <__flp>
    5a6a:	10 92 34 41 	sts	0x4134, r1	; 0x804134 <__flp+0x1>
    5a6e:	a0 93 31 41 	sts	0x4131, r26	; 0x804131 <__brkval>
    5a72:	b0 93 32 41 	sts	0x4132, r27	; 0x804132 <__brkval+0x1>
    5a76:	bc cf       	rjmp	.-136    	; 0x59f0 <free+0x42>
    5a78:	c2 83       	std	Z+2, r28	; 0x02
    5a7a:	d3 83       	std	Z+3, r29	; 0x03
    5a7c:	40 81       	ld	r20, Z
    5a7e:	51 81       	ldd	r21, Z+1	; 0x01
    5a80:	84 0f       	add	r24, r20
    5a82:	95 1f       	adc	r25, r21
    5a84:	c8 17       	cp	r28, r24
    5a86:	d9 07       	cpc	r29, r25
    5a88:	61 f4       	brne	.+24     	; 0x5aa2 <free+0xf4>
    5a8a:	4e 5f       	subi	r20, 0xFE	; 254
    5a8c:	5f 4f       	sbci	r21, 0xFF	; 255
    5a8e:	88 81       	ld	r24, Y
    5a90:	99 81       	ldd	r25, Y+1	; 0x01
    5a92:	48 0f       	add	r20, r24
    5a94:	59 1f       	adc	r21, r25
    5a96:	40 83       	st	Z, r20
    5a98:	51 83       	std	Z+1, r21	; 0x01
    5a9a:	8a 81       	ldd	r24, Y+2	; 0x02
    5a9c:	9b 81       	ldd	r25, Y+3	; 0x03
    5a9e:	82 83       	std	Z+2, r24	; 0x02
    5aa0:	93 83       	std	Z+3, r25	; 0x03
    5aa2:	21 15       	cp	r18, r1
    5aa4:	31 05       	cpc	r19, r1
    5aa6:	09 f0       	breq	.+2      	; 0x5aaa <free+0xfc>
    5aa8:	b0 cf       	rjmp	.-160    	; 0x5a0a <free+0x5c>
    5aaa:	e0 93 33 41 	sts	0x4133, r30	; 0x804133 <__flp>
    5aae:	f0 93 34 41 	sts	0x4134, r31	; 0x804134 <__flp+0x1>
    5ab2:	9e cf       	rjmp	.-196    	; 0x59f0 <free+0x42>
    5ab4:	fd 01       	movw	r30, r26
    5ab6:	dc 01       	movw	r26, r24
    5ab8:	c0 cf       	rjmp	.-128    	; 0x5a3a <free+0x8c>
    5aba:	12 82       	std	Z+2, r1	; 0x02
    5abc:	13 82       	std	Z+3, r1	; 0x03
    5abe:	d7 cf       	rjmp	.-82     	; 0x5a6e <free+0xc0>

00005ac0 <sprintf>:
    5ac0:	0f 93       	push	r16
    5ac2:	1f 93       	push	r17
    5ac4:	cf 93       	push	r28
    5ac6:	df 93       	push	r29
    5ac8:	cd b7       	in	r28, 0x3d	; 61
    5aca:	de b7       	in	r29, 0x3e	; 62
    5acc:	2e 97       	sbiw	r28, 0x0e	; 14
    5ace:	cd bf       	out	0x3d, r28	; 61
    5ad0:	de bf       	out	0x3e, r29	; 62
    5ad2:	0d 89       	ldd	r16, Y+21	; 0x15
    5ad4:	1e 89       	ldd	r17, Y+22	; 0x16
    5ad6:	86 e0       	ldi	r24, 0x06	; 6
    5ad8:	8c 83       	std	Y+4, r24	; 0x04
    5ada:	09 83       	std	Y+1, r16	; 0x01
    5adc:	1a 83       	std	Y+2, r17	; 0x02
    5ade:	8f ef       	ldi	r24, 0xFF	; 255
    5ae0:	9f e7       	ldi	r25, 0x7F	; 127
    5ae2:	8d 83       	std	Y+5, r24	; 0x05
    5ae4:	9e 83       	std	Y+6, r25	; 0x06
    5ae6:	ae 01       	movw	r20, r28
    5ae8:	47 5e       	subi	r20, 0xE7	; 231
    5aea:	5f 4f       	sbci	r21, 0xFF	; 255
    5aec:	6f 89       	ldd	r22, Y+23	; 0x17
    5aee:	78 8d       	ldd	r23, Y+24	; 0x18
    5af0:	ce 01       	movw	r24, r28
    5af2:	01 96       	adiw	r24, 0x01	; 1
    5af4:	0e 94 8a 2d 	call	0x5b14	; 0x5b14 <vfprintf>
    5af8:	2f 81       	ldd	r18, Y+7	; 0x07
    5afa:	38 85       	ldd	r19, Y+8	; 0x08
    5afc:	02 0f       	add	r16, r18
    5afe:	13 1f       	adc	r17, r19
    5b00:	f8 01       	movw	r30, r16
    5b02:	10 82       	st	Z, r1
    5b04:	2e 96       	adiw	r28, 0x0e	; 14
    5b06:	cd bf       	out	0x3d, r28	; 61
    5b08:	de bf       	out	0x3e, r29	; 62
    5b0a:	df 91       	pop	r29
    5b0c:	cf 91       	pop	r28
    5b0e:	1f 91       	pop	r17
    5b10:	0f 91       	pop	r16
    5b12:	08 95       	ret

00005b14 <vfprintf>:
    5b14:	2f 92       	push	r2
    5b16:	3f 92       	push	r3
    5b18:	4f 92       	push	r4
    5b1a:	5f 92       	push	r5
    5b1c:	6f 92       	push	r6
    5b1e:	7f 92       	push	r7
    5b20:	8f 92       	push	r8
    5b22:	9f 92       	push	r9
    5b24:	af 92       	push	r10
    5b26:	bf 92       	push	r11
    5b28:	cf 92       	push	r12
    5b2a:	df 92       	push	r13
    5b2c:	ef 92       	push	r14
    5b2e:	ff 92       	push	r15
    5b30:	0f 93       	push	r16
    5b32:	1f 93       	push	r17
    5b34:	cf 93       	push	r28
    5b36:	df 93       	push	r29
    5b38:	cd b7       	in	r28, 0x3d	; 61
    5b3a:	de b7       	in	r29, 0x3e	; 62
    5b3c:	2b 97       	sbiw	r28, 0x0b	; 11
    5b3e:	cd bf       	out	0x3d, r28	; 61
    5b40:	de bf       	out	0x3e, r29	; 62
    5b42:	7c 01       	movw	r14, r24
    5b44:	3b 01       	movw	r6, r22
    5b46:	8a 01       	movw	r16, r20
    5b48:	fc 01       	movw	r30, r24
    5b4a:	16 82       	std	Z+6, r1	; 0x06
    5b4c:	17 82       	std	Z+7, r1	; 0x07
    5b4e:	83 81       	ldd	r24, Z+3	; 0x03
    5b50:	81 ff       	sbrs	r24, 1
    5b52:	da c1       	rjmp	.+948    	; 0x5f08 <vfprintf+0x3f4>
    5b54:	ce 01       	movw	r24, r28
    5b56:	01 96       	adiw	r24, 0x01	; 1
    5b58:	5c 01       	movw	r10, r24
    5b5a:	f7 01       	movw	r30, r14
    5b5c:	93 81       	ldd	r25, Z+3	; 0x03
    5b5e:	f3 01       	movw	r30, r6
    5b60:	93 fd       	sbrc	r25, 3
    5b62:	85 91       	lpm	r24, Z+
    5b64:	93 ff       	sbrs	r25, 3
    5b66:	81 91       	ld	r24, Z+
    5b68:	3f 01       	movw	r6, r30
    5b6a:	88 23       	and	r24, r24
    5b6c:	09 f4       	brne	.+2      	; 0x5b70 <vfprintf+0x5c>
    5b6e:	53 c1       	rjmp	.+678    	; 0x5e16 <vfprintf+0x302>
    5b70:	85 32       	cpi	r24, 0x25	; 37
    5b72:	39 f4       	brne	.+14     	; 0x5b82 <vfprintf+0x6e>
    5b74:	93 fd       	sbrc	r25, 3
    5b76:	85 91       	lpm	r24, Z+
    5b78:	93 ff       	sbrs	r25, 3
    5b7a:	81 91       	ld	r24, Z+
    5b7c:	3f 01       	movw	r6, r30
    5b7e:	85 32       	cpi	r24, 0x25	; 37
    5b80:	29 f4       	brne	.+10     	; 0x5b8c <vfprintf+0x78>
    5b82:	b7 01       	movw	r22, r14
    5b84:	90 e0       	ldi	r25, 0x00	; 0
    5b86:	0e 94 9d 2f 	call	0x5f3a	; 0x5f3a <fputc>
    5b8a:	e7 cf       	rjmp	.-50     	; 0x5b5a <vfprintf+0x46>
    5b8c:	91 2c       	mov	r9, r1
    5b8e:	21 2c       	mov	r2, r1
    5b90:	31 2c       	mov	r3, r1
    5b92:	ff e1       	ldi	r31, 0x1F	; 31
    5b94:	f3 15       	cp	r31, r3
    5b96:	38 f0       	brcs	.+14     	; 0x5ba6 <vfprintf+0x92>
    5b98:	8b 32       	cpi	r24, 0x2B	; 43
    5b9a:	11 f1       	breq	.+68     	; 0x5be0 <vfprintf+0xcc>
    5b9c:	90 f4       	brcc	.+36     	; 0x5bc2 <vfprintf+0xae>
    5b9e:	80 32       	cpi	r24, 0x20	; 32
    5ba0:	09 f1       	breq	.+66     	; 0x5be4 <vfprintf+0xd0>
    5ba2:	83 32       	cpi	r24, 0x23	; 35
    5ba4:	29 f1       	breq	.+74     	; 0x5bf0 <vfprintf+0xdc>
    5ba6:	37 fc       	sbrc	r3, 7
    5ba8:	3c c0       	rjmp	.+120    	; 0x5c22 <vfprintf+0x10e>
    5baa:	20 ed       	ldi	r18, 0xD0	; 208
    5bac:	28 0f       	add	r18, r24
    5bae:	2a 30       	cpi	r18, 0x0A	; 10
    5bb0:	50 f5       	brcc	.+84     	; 0x5c06 <vfprintf+0xf2>
    5bb2:	36 fe       	sbrs	r3, 6
    5bb4:	20 c0       	rjmp	.+64     	; 0x5bf6 <vfprintf+0xe2>
    5bb6:	8a e0       	ldi	r24, 0x0A	; 10
    5bb8:	98 9e       	mul	r9, r24
    5bba:	20 0d       	add	r18, r0
    5bbc:	11 24       	eor	r1, r1
    5bbe:	92 2e       	mov	r9, r18
    5bc0:	06 c0       	rjmp	.+12     	; 0x5bce <vfprintf+0xba>
    5bc2:	8d 32       	cpi	r24, 0x2D	; 45
    5bc4:	91 f0       	breq	.+36     	; 0x5bea <vfprintf+0xd6>
    5bc6:	80 33       	cpi	r24, 0x30	; 48
    5bc8:	71 f7       	brne	.-36     	; 0x5ba6 <vfprintf+0x92>
    5bca:	68 94       	set
    5bcc:	30 f8       	bld	r3, 0
    5bce:	f3 01       	movw	r30, r6
    5bd0:	93 fd       	sbrc	r25, 3
    5bd2:	85 91       	lpm	r24, Z+
    5bd4:	93 ff       	sbrs	r25, 3
    5bd6:	81 91       	ld	r24, Z+
    5bd8:	3f 01       	movw	r6, r30
    5bda:	81 11       	cpse	r24, r1
    5bdc:	da cf       	rjmp	.-76     	; 0x5b92 <vfprintf+0x7e>
    5bde:	21 c0       	rjmp	.+66     	; 0x5c22 <vfprintf+0x10e>
    5be0:	68 94       	set
    5be2:	31 f8       	bld	r3, 1
    5be4:	68 94       	set
    5be6:	32 f8       	bld	r3, 2
    5be8:	f2 cf       	rjmp	.-28     	; 0x5bce <vfprintf+0xba>
    5bea:	68 94       	set
    5bec:	33 f8       	bld	r3, 3
    5bee:	ef cf       	rjmp	.-34     	; 0x5bce <vfprintf+0xba>
    5bf0:	68 94       	set
    5bf2:	34 f8       	bld	r3, 4
    5bf4:	ec cf       	rjmp	.-40     	; 0x5bce <vfprintf+0xba>
    5bf6:	ea e0       	ldi	r30, 0x0A	; 10
    5bf8:	2e 9e       	mul	r2, r30
    5bfa:	20 0d       	add	r18, r0
    5bfc:	11 24       	eor	r1, r1
    5bfe:	22 2e       	mov	r2, r18
    5c00:	68 94       	set
    5c02:	35 f8       	bld	r3, 5
    5c04:	e4 cf       	rjmp	.-56     	; 0x5bce <vfprintf+0xba>
    5c06:	8e 32       	cpi	r24, 0x2E	; 46
    5c08:	29 f4       	brne	.+10     	; 0x5c14 <vfprintf+0x100>
    5c0a:	36 fc       	sbrc	r3, 6
    5c0c:	04 c1       	rjmp	.+520    	; 0x5e16 <vfprintf+0x302>
    5c0e:	68 94       	set
    5c10:	36 f8       	bld	r3, 6
    5c12:	dd cf       	rjmp	.-70     	; 0x5bce <vfprintf+0xba>
    5c14:	8c 36       	cpi	r24, 0x6C	; 108
    5c16:	19 f4       	brne	.+6      	; 0x5c1e <vfprintf+0x10a>
    5c18:	68 94       	set
    5c1a:	37 f8       	bld	r3, 7
    5c1c:	d8 cf       	rjmp	.-80     	; 0x5bce <vfprintf+0xba>
    5c1e:	88 36       	cpi	r24, 0x68	; 104
    5c20:	b1 f2       	breq	.-84     	; 0x5bce <vfprintf+0xba>
    5c22:	98 2f       	mov	r25, r24
    5c24:	9f 7d       	andi	r25, 0xDF	; 223
    5c26:	95 54       	subi	r25, 0x45	; 69
    5c28:	93 30       	cpi	r25, 0x03	; 3
    5c2a:	e0 f0       	brcs	.+56     	; 0x5c64 <vfprintf+0x150>
    5c2c:	83 36       	cpi	r24, 0x63	; 99
    5c2e:	a1 f1       	breq	.+104    	; 0x5c98 <vfprintf+0x184>
    5c30:	83 37       	cpi	r24, 0x73	; 115
    5c32:	c1 f1       	breq	.+112    	; 0x5ca4 <vfprintf+0x190>
    5c34:	83 35       	cpi	r24, 0x53	; 83
    5c36:	09 f0       	breq	.+2      	; 0x5c3a <vfprintf+0x126>
    5c38:	63 c0       	rjmp	.+198    	; 0x5d00 <vfprintf+0x1ec>
    5c3a:	28 01       	movw	r4, r16
    5c3c:	f2 e0       	ldi	r31, 0x02	; 2
    5c3e:	4f 0e       	add	r4, r31
    5c40:	51 1c       	adc	r5, r1
    5c42:	f8 01       	movw	r30, r16
    5c44:	c0 80       	ld	r12, Z
    5c46:	d1 80       	ldd	r13, Z+1	; 0x01
    5c48:	69 2d       	mov	r22, r9
    5c4a:	70 e0       	ldi	r23, 0x00	; 0
    5c4c:	36 fc       	sbrc	r3, 6
    5c4e:	02 c0       	rjmp	.+4      	; 0x5c54 <vfprintf+0x140>
    5c50:	6f ef       	ldi	r22, 0xFF	; 255
    5c52:	7f ef       	ldi	r23, 0xFF	; 255
    5c54:	c6 01       	movw	r24, r12
    5c56:	0e 94 87 2f 	call	0x5f0e	; 0x5f0e <strnlen_P>
    5c5a:	4c 01       	movw	r8, r24
    5c5c:	68 94       	set
    5c5e:	37 f8       	bld	r3, 7
    5c60:	82 01       	movw	r16, r4
    5c62:	0a c0       	rjmp	.+20     	; 0x5c78 <vfprintf+0x164>
    5c64:	0c 5f       	subi	r16, 0xFC	; 252
    5c66:	1f 4f       	sbci	r17, 0xFF	; 255
    5c68:	ff e3       	ldi	r31, 0x3F	; 63
    5c6a:	f9 83       	std	Y+1, r31	; 0x01
    5c6c:	88 24       	eor	r8, r8
    5c6e:	83 94       	inc	r8
    5c70:	91 2c       	mov	r9, r1
    5c72:	65 01       	movw	r12, r10
    5c74:	e8 94       	clt
    5c76:	37 f8       	bld	r3, 7
    5c78:	33 fe       	sbrs	r3, 3
    5c7a:	2d c0       	rjmp	.+90     	; 0x5cd6 <vfprintf+0x1c2>
    5c7c:	52 2c       	mov	r5, r2
    5c7e:	81 14       	cp	r8, r1
    5c80:	91 04       	cpc	r9, r1
    5c82:	71 f5       	brne	.+92     	; 0x5ce0 <vfprintf+0x1cc>
    5c84:	55 20       	and	r5, r5
    5c86:	09 f4       	brne	.+2      	; 0x5c8a <vfprintf+0x176>
    5c88:	68 cf       	rjmp	.-304    	; 0x5b5a <vfprintf+0x46>
    5c8a:	b7 01       	movw	r22, r14
    5c8c:	80 e2       	ldi	r24, 0x20	; 32
    5c8e:	90 e0       	ldi	r25, 0x00	; 0
    5c90:	0e 94 9d 2f 	call	0x5f3a	; 0x5f3a <fputc>
    5c94:	5a 94       	dec	r5
    5c96:	f6 cf       	rjmp	.-20     	; 0x5c84 <vfprintf+0x170>
    5c98:	f8 01       	movw	r30, r16
    5c9a:	80 81       	ld	r24, Z
    5c9c:	89 83       	std	Y+1, r24	; 0x01
    5c9e:	0e 5f       	subi	r16, 0xFE	; 254
    5ca0:	1f 4f       	sbci	r17, 0xFF	; 255
    5ca2:	e4 cf       	rjmp	.-56     	; 0x5c6c <vfprintf+0x158>
    5ca4:	28 01       	movw	r4, r16
    5ca6:	f2 e0       	ldi	r31, 0x02	; 2
    5ca8:	4f 0e       	add	r4, r31
    5caa:	51 1c       	adc	r5, r1
    5cac:	f8 01       	movw	r30, r16
    5cae:	c0 80       	ld	r12, Z
    5cb0:	d1 80       	ldd	r13, Z+1	; 0x01
    5cb2:	69 2d       	mov	r22, r9
    5cb4:	70 e0       	ldi	r23, 0x00	; 0
    5cb6:	36 fc       	sbrc	r3, 6
    5cb8:	02 c0       	rjmp	.+4      	; 0x5cbe <vfprintf+0x1aa>
    5cba:	6f ef       	ldi	r22, 0xFF	; 255
    5cbc:	7f ef       	ldi	r23, 0xFF	; 255
    5cbe:	c6 01       	movw	r24, r12
    5cc0:	0e 94 92 2f 	call	0x5f24	; 0x5f24 <strnlen>
    5cc4:	4c 01       	movw	r8, r24
    5cc6:	82 01       	movw	r16, r4
    5cc8:	d5 cf       	rjmp	.-86     	; 0x5c74 <vfprintf+0x160>
    5cca:	b7 01       	movw	r22, r14
    5ccc:	80 e2       	ldi	r24, 0x20	; 32
    5cce:	90 e0       	ldi	r25, 0x00	; 0
    5cd0:	0e 94 9d 2f 	call	0x5f3a	; 0x5f3a <fputc>
    5cd4:	2a 94       	dec	r2
    5cd6:	28 14       	cp	r2, r8
    5cd8:	19 04       	cpc	r1, r9
    5cda:	09 f0       	breq	.+2      	; 0x5cde <vfprintf+0x1ca>
    5cdc:	b0 f7       	brcc	.-20     	; 0x5cca <vfprintf+0x1b6>
    5cde:	ce cf       	rjmp	.-100    	; 0x5c7c <vfprintf+0x168>
    5ce0:	f6 01       	movw	r30, r12
    5ce2:	37 fc       	sbrc	r3, 7
    5ce4:	85 91       	lpm	r24, Z+
    5ce6:	37 fe       	sbrs	r3, 7
    5ce8:	81 91       	ld	r24, Z+
    5cea:	6f 01       	movw	r12, r30
    5cec:	b7 01       	movw	r22, r14
    5cee:	90 e0       	ldi	r25, 0x00	; 0
    5cf0:	0e 94 9d 2f 	call	0x5f3a	; 0x5f3a <fputc>
    5cf4:	51 10       	cpse	r5, r1
    5cf6:	5a 94       	dec	r5
    5cf8:	f1 e0       	ldi	r31, 0x01	; 1
    5cfa:	8f 1a       	sub	r8, r31
    5cfc:	91 08       	sbc	r9, r1
    5cfe:	bf cf       	rjmp	.-130    	; 0x5c7e <vfprintf+0x16a>
    5d00:	84 36       	cpi	r24, 0x64	; 100
    5d02:	19 f0       	breq	.+6      	; 0x5d0a <vfprintf+0x1f6>
    5d04:	89 36       	cpi	r24, 0x69	; 105
    5d06:	09 f0       	breq	.+2      	; 0x5d0a <vfprintf+0x1f6>
    5d08:	77 c0       	rjmp	.+238    	; 0x5df8 <vfprintf+0x2e4>
    5d0a:	f8 01       	movw	r30, r16
    5d0c:	37 fe       	sbrs	r3, 7
    5d0e:	6b c0       	rjmp	.+214    	; 0x5de6 <vfprintf+0x2d2>
    5d10:	60 81       	ld	r22, Z
    5d12:	71 81       	ldd	r23, Z+1	; 0x01
    5d14:	82 81       	ldd	r24, Z+2	; 0x02
    5d16:	93 81       	ldd	r25, Z+3	; 0x03
    5d18:	0c 5f       	subi	r16, 0xFC	; 252
    5d1a:	1f 4f       	sbci	r17, 0xFF	; 255
    5d1c:	f3 2d       	mov	r31, r3
    5d1e:	ff 76       	andi	r31, 0x6F	; 111
    5d20:	3f 2e       	mov	r3, r31
    5d22:	97 ff       	sbrs	r25, 7
    5d24:	09 c0       	rjmp	.+18     	; 0x5d38 <vfprintf+0x224>
    5d26:	90 95       	com	r25
    5d28:	80 95       	com	r24
    5d2a:	70 95       	com	r23
    5d2c:	61 95       	neg	r22
    5d2e:	7f 4f       	sbci	r23, 0xFF	; 255
    5d30:	8f 4f       	sbci	r24, 0xFF	; 255
    5d32:	9f 4f       	sbci	r25, 0xFF	; 255
    5d34:	68 94       	set
    5d36:	37 f8       	bld	r3, 7
    5d38:	2a e0       	ldi	r18, 0x0A	; 10
    5d3a:	30 e0       	ldi	r19, 0x00	; 0
    5d3c:	a5 01       	movw	r20, r10
    5d3e:	0e 94 cd 2f 	call	0x5f9a	; 0x5f9a <__ultoa_invert>
    5d42:	c8 2e       	mov	r12, r24
    5d44:	ca 18       	sub	r12, r10
    5d46:	8c 2c       	mov	r8, r12
    5d48:	43 2c       	mov	r4, r3
    5d4a:	36 fe       	sbrs	r3, 6
    5d4c:	0c c0       	rjmp	.+24     	; 0x5d66 <vfprintf+0x252>
    5d4e:	e8 94       	clt
    5d50:	40 f8       	bld	r4, 0
    5d52:	c9 14       	cp	r12, r9
    5d54:	40 f4       	brcc	.+16     	; 0x5d66 <vfprintf+0x252>
    5d56:	34 fe       	sbrs	r3, 4
    5d58:	05 c0       	rjmp	.+10     	; 0x5d64 <vfprintf+0x250>
    5d5a:	32 fc       	sbrc	r3, 2
    5d5c:	03 c0       	rjmp	.+6      	; 0x5d64 <vfprintf+0x250>
    5d5e:	f3 2d       	mov	r31, r3
    5d60:	fe 7e       	andi	r31, 0xEE	; 238
    5d62:	4f 2e       	mov	r4, r31
    5d64:	89 2c       	mov	r8, r9
    5d66:	44 fe       	sbrs	r4, 4
    5d68:	a7 c0       	rjmp	.+334    	; 0x5eb8 <vfprintf+0x3a4>
    5d6a:	fe 01       	movw	r30, r28
    5d6c:	ec 0d       	add	r30, r12
    5d6e:	f1 1d       	adc	r31, r1
    5d70:	80 81       	ld	r24, Z
    5d72:	80 33       	cpi	r24, 0x30	; 48
    5d74:	09 f0       	breq	.+2      	; 0x5d78 <vfprintf+0x264>
    5d76:	99 c0       	rjmp	.+306    	; 0x5eaa <vfprintf+0x396>
    5d78:	24 2d       	mov	r18, r4
    5d7a:	29 7e       	andi	r18, 0xE9	; 233
    5d7c:	42 2e       	mov	r4, r18
    5d7e:	84 2d       	mov	r24, r4
    5d80:	88 70       	andi	r24, 0x08	; 8
    5d82:	58 2e       	mov	r5, r24
    5d84:	43 fc       	sbrc	r4, 3
    5d86:	a7 c0       	rjmp	.+334    	; 0x5ed6 <vfprintf+0x3c2>
    5d88:	40 fe       	sbrs	r4, 0
    5d8a:	a1 c0       	rjmp	.+322    	; 0x5ece <vfprintf+0x3ba>
    5d8c:	9c 2c       	mov	r9, r12
    5d8e:	82 14       	cp	r8, r2
    5d90:	18 f4       	brcc	.+6      	; 0x5d98 <vfprintf+0x284>
    5d92:	2c 0c       	add	r2, r12
    5d94:	92 2c       	mov	r9, r2
    5d96:	98 18       	sub	r9, r8
    5d98:	44 fe       	sbrs	r4, 4
    5d9a:	a3 c0       	rjmp	.+326    	; 0x5ee2 <vfprintf+0x3ce>
    5d9c:	b7 01       	movw	r22, r14
    5d9e:	80 e3       	ldi	r24, 0x30	; 48
    5da0:	90 e0       	ldi	r25, 0x00	; 0
    5da2:	0e 94 9d 2f 	call	0x5f3a	; 0x5f3a <fputc>
    5da6:	42 fe       	sbrs	r4, 2
    5da8:	09 c0       	rjmp	.+18     	; 0x5dbc <vfprintf+0x2a8>
    5daa:	88 e7       	ldi	r24, 0x78	; 120
    5dac:	90 e0       	ldi	r25, 0x00	; 0
    5dae:	41 fe       	sbrs	r4, 1
    5db0:	02 c0       	rjmp	.+4      	; 0x5db6 <vfprintf+0x2a2>
    5db2:	88 e5       	ldi	r24, 0x58	; 88
    5db4:	90 e0       	ldi	r25, 0x00	; 0
    5db6:	b7 01       	movw	r22, r14
    5db8:	0e 94 9d 2f 	call	0x5f3a	; 0x5f3a <fputc>
    5dbc:	c9 14       	cp	r12, r9
    5dbe:	08 f4       	brcc	.+2      	; 0x5dc2 <vfprintf+0x2ae>
    5dc0:	9c c0       	rjmp	.+312    	; 0x5efa <vfprintf+0x3e6>
    5dc2:	ca 94       	dec	r12
    5dc4:	d1 2c       	mov	r13, r1
    5dc6:	9f ef       	ldi	r25, 0xFF	; 255
    5dc8:	c9 1a       	sub	r12, r25
    5dca:	d9 0a       	sbc	r13, r25
    5dcc:	ca 0c       	add	r12, r10
    5dce:	db 1c       	adc	r13, r11
    5dd0:	f6 01       	movw	r30, r12
    5dd2:	82 91       	ld	r24, -Z
    5dd4:	6f 01       	movw	r12, r30
    5dd6:	b7 01       	movw	r22, r14
    5dd8:	90 e0       	ldi	r25, 0x00	; 0
    5dda:	0e 94 9d 2f 	call	0x5f3a	; 0x5f3a <fputc>
    5dde:	ac 14       	cp	r10, r12
    5de0:	bd 04       	cpc	r11, r13
    5de2:	b1 f7       	brne	.-20     	; 0x5dd0 <vfprintf+0x2bc>
    5de4:	4f cf       	rjmp	.-354    	; 0x5c84 <vfprintf+0x170>
    5de6:	60 81       	ld	r22, Z
    5de8:	71 81       	ldd	r23, Z+1	; 0x01
    5dea:	07 2e       	mov	r0, r23
    5dec:	00 0c       	add	r0, r0
    5dee:	88 0b       	sbc	r24, r24
    5df0:	99 0b       	sbc	r25, r25
    5df2:	0e 5f       	subi	r16, 0xFE	; 254
    5df4:	1f 4f       	sbci	r17, 0xFF	; 255
    5df6:	92 cf       	rjmp	.-220    	; 0x5d1c <vfprintf+0x208>
    5df8:	d3 2c       	mov	r13, r3
    5dfa:	e8 94       	clt
    5dfc:	d4 f8       	bld	r13, 4
    5dfe:	2a e0       	ldi	r18, 0x0A	; 10
    5e00:	30 e0       	ldi	r19, 0x00	; 0
    5e02:	85 37       	cpi	r24, 0x75	; 117
    5e04:	c9 f1       	breq	.+114    	; 0x5e78 <vfprintf+0x364>
    5e06:	23 2d       	mov	r18, r3
    5e08:	29 7f       	andi	r18, 0xF9	; 249
    5e0a:	d2 2e       	mov	r13, r18
    5e0c:	8f 36       	cpi	r24, 0x6F	; 111
    5e0e:	91 f1       	breq	.+100    	; 0x5e74 <vfprintf+0x360>
    5e10:	d8 f4       	brcc	.+54     	; 0x5e48 <vfprintf+0x334>
    5e12:	88 35       	cpi	r24, 0x58	; 88
    5e14:	39 f1       	breq	.+78     	; 0x5e64 <vfprintf+0x350>
    5e16:	f7 01       	movw	r30, r14
    5e18:	86 81       	ldd	r24, Z+6	; 0x06
    5e1a:	97 81       	ldd	r25, Z+7	; 0x07
    5e1c:	2b 96       	adiw	r28, 0x0b	; 11
    5e1e:	cd bf       	out	0x3d, r28	; 61
    5e20:	de bf       	out	0x3e, r29	; 62
    5e22:	df 91       	pop	r29
    5e24:	cf 91       	pop	r28
    5e26:	1f 91       	pop	r17
    5e28:	0f 91       	pop	r16
    5e2a:	ff 90       	pop	r15
    5e2c:	ef 90       	pop	r14
    5e2e:	df 90       	pop	r13
    5e30:	cf 90       	pop	r12
    5e32:	bf 90       	pop	r11
    5e34:	af 90       	pop	r10
    5e36:	9f 90       	pop	r9
    5e38:	8f 90       	pop	r8
    5e3a:	7f 90       	pop	r7
    5e3c:	6f 90       	pop	r6
    5e3e:	5f 90       	pop	r5
    5e40:	4f 90       	pop	r4
    5e42:	3f 90       	pop	r3
    5e44:	2f 90       	pop	r2
    5e46:	08 95       	ret
    5e48:	80 37       	cpi	r24, 0x70	; 112
    5e4a:	49 f0       	breq	.+18     	; 0x5e5e <vfprintf+0x34a>
    5e4c:	88 37       	cpi	r24, 0x78	; 120
    5e4e:	19 f7       	brne	.-58     	; 0x5e16 <vfprintf+0x302>
    5e50:	d4 fe       	sbrs	r13, 4
    5e52:	02 c0       	rjmp	.+4      	; 0x5e58 <vfprintf+0x344>
    5e54:	68 94       	set
    5e56:	d2 f8       	bld	r13, 2
    5e58:	20 e1       	ldi	r18, 0x10	; 16
    5e5a:	30 e0       	ldi	r19, 0x00	; 0
    5e5c:	0d c0       	rjmp	.+26     	; 0x5e78 <vfprintf+0x364>
    5e5e:	68 94       	set
    5e60:	d4 f8       	bld	r13, 4
    5e62:	f6 cf       	rjmp	.-20     	; 0x5e50 <vfprintf+0x33c>
    5e64:	34 fe       	sbrs	r3, 4
    5e66:	03 c0       	rjmp	.+6      	; 0x5e6e <vfprintf+0x35a>
    5e68:	82 2f       	mov	r24, r18
    5e6a:	86 60       	ori	r24, 0x06	; 6
    5e6c:	d8 2e       	mov	r13, r24
    5e6e:	20 e1       	ldi	r18, 0x10	; 16
    5e70:	32 e0       	ldi	r19, 0x02	; 2
    5e72:	02 c0       	rjmp	.+4      	; 0x5e78 <vfprintf+0x364>
    5e74:	28 e0       	ldi	r18, 0x08	; 8
    5e76:	30 e0       	ldi	r19, 0x00	; 0
    5e78:	f8 01       	movw	r30, r16
    5e7a:	d7 fe       	sbrs	r13, 7
    5e7c:	0f c0       	rjmp	.+30     	; 0x5e9c <vfprintf+0x388>
    5e7e:	60 81       	ld	r22, Z
    5e80:	71 81       	ldd	r23, Z+1	; 0x01
    5e82:	82 81       	ldd	r24, Z+2	; 0x02
    5e84:	93 81       	ldd	r25, Z+3	; 0x03
    5e86:	0c 5f       	subi	r16, 0xFC	; 252
    5e88:	1f 4f       	sbci	r17, 0xFF	; 255
    5e8a:	a5 01       	movw	r20, r10
    5e8c:	0e 94 cd 2f 	call	0x5f9a	; 0x5f9a <__ultoa_invert>
    5e90:	c8 2e       	mov	r12, r24
    5e92:	ca 18       	sub	r12, r10
    5e94:	3d 2c       	mov	r3, r13
    5e96:	e8 94       	clt
    5e98:	37 f8       	bld	r3, 7
    5e9a:	55 cf       	rjmp	.-342    	; 0x5d46 <vfprintf+0x232>
    5e9c:	60 81       	ld	r22, Z
    5e9e:	71 81       	ldd	r23, Z+1	; 0x01
    5ea0:	90 e0       	ldi	r25, 0x00	; 0
    5ea2:	80 e0       	ldi	r24, 0x00	; 0
    5ea4:	0e 5f       	subi	r16, 0xFE	; 254
    5ea6:	1f 4f       	sbci	r17, 0xFF	; 255
    5ea8:	f0 cf       	rjmp	.-32     	; 0x5e8a <vfprintf+0x376>
    5eaa:	42 fc       	sbrc	r4, 2
    5eac:	02 c0       	rjmp	.+4      	; 0x5eb2 <vfprintf+0x39e>
    5eae:	83 94       	inc	r8
    5eb0:	66 cf       	rjmp	.-308    	; 0x5d7e <vfprintf+0x26a>
    5eb2:	83 94       	inc	r8
    5eb4:	83 94       	inc	r8
    5eb6:	63 cf       	rjmp	.-314    	; 0x5d7e <vfprintf+0x26a>
    5eb8:	84 2d       	mov	r24, r4
    5eba:	86 78       	andi	r24, 0x86	; 134
    5ebc:	09 f4       	brne	.+2      	; 0x5ec0 <vfprintf+0x3ac>
    5ebe:	5f cf       	rjmp	.-322    	; 0x5d7e <vfprintf+0x26a>
    5ec0:	f6 cf       	rjmp	.-20     	; 0x5eae <vfprintf+0x39a>
    5ec2:	b7 01       	movw	r22, r14
    5ec4:	80 e2       	ldi	r24, 0x20	; 32
    5ec6:	90 e0       	ldi	r25, 0x00	; 0
    5ec8:	0e 94 9d 2f 	call	0x5f3a	; 0x5f3a <fputc>
    5ecc:	83 94       	inc	r8
    5ece:	82 14       	cp	r8, r2
    5ed0:	c0 f3       	brcs	.-16     	; 0x5ec2 <vfprintf+0x3ae>
    5ed2:	51 2c       	mov	r5, r1
    5ed4:	61 cf       	rjmp	.-318    	; 0x5d98 <vfprintf+0x284>
    5ed6:	52 2c       	mov	r5, r2
    5ed8:	58 18       	sub	r5, r8
    5eda:	82 14       	cp	r8, r2
    5edc:	08 f4       	brcc	.+2      	; 0x5ee0 <vfprintf+0x3cc>
    5ede:	5c cf       	rjmp	.-328    	; 0x5d98 <vfprintf+0x284>
    5ee0:	f8 cf       	rjmp	.-16     	; 0x5ed2 <vfprintf+0x3be>
    5ee2:	84 2d       	mov	r24, r4
    5ee4:	86 78       	andi	r24, 0x86	; 134
    5ee6:	09 f4       	brne	.+2      	; 0x5eea <vfprintf+0x3d6>
    5ee8:	69 cf       	rjmp	.-302    	; 0x5dbc <vfprintf+0x2a8>
    5eea:	8b e2       	ldi	r24, 0x2B	; 43
    5eec:	41 fe       	sbrs	r4, 1
    5eee:	80 e2       	ldi	r24, 0x20	; 32
    5ef0:	47 fc       	sbrc	r4, 7
    5ef2:	8d e2       	ldi	r24, 0x2D	; 45
    5ef4:	b7 01       	movw	r22, r14
    5ef6:	90 e0       	ldi	r25, 0x00	; 0
    5ef8:	5f cf       	rjmp	.-322    	; 0x5db8 <vfprintf+0x2a4>
    5efa:	b7 01       	movw	r22, r14
    5efc:	80 e3       	ldi	r24, 0x30	; 48
    5efe:	90 e0       	ldi	r25, 0x00	; 0
    5f00:	0e 94 9d 2f 	call	0x5f3a	; 0x5f3a <fputc>
    5f04:	9a 94       	dec	r9
    5f06:	5a cf       	rjmp	.-332    	; 0x5dbc <vfprintf+0x2a8>
    5f08:	8f ef       	ldi	r24, 0xFF	; 255
    5f0a:	9f ef       	ldi	r25, 0xFF	; 255
    5f0c:	87 cf       	rjmp	.-242    	; 0x5e1c <vfprintf+0x308>

00005f0e <strnlen_P>:
    5f0e:	fc 01       	movw	r30, r24
    5f10:	05 90       	lpm	r0, Z+
    5f12:	61 50       	subi	r22, 0x01	; 1
    5f14:	70 40       	sbci	r23, 0x00	; 0
    5f16:	01 10       	cpse	r0, r1
    5f18:	d8 f7       	brcc	.-10     	; 0x5f10 <strnlen_P+0x2>
    5f1a:	80 95       	com	r24
    5f1c:	90 95       	com	r25
    5f1e:	8e 0f       	add	r24, r30
    5f20:	9f 1f       	adc	r25, r31
    5f22:	08 95       	ret

00005f24 <strnlen>:
    5f24:	fc 01       	movw	r30, r24
    5f26:	61 50       	subi	r22, 0x01	; 1
    5f28:	70 40       	sbci	r23, 0x00	; 0
    5f2a:	01 90       	ld	r0, Z+
    5f2c:	01 10       	cpse	r0, r1
    5f2e:	d8 f7       	brcc	.-10     	; 0x5f26 <strnlen+0x2>
    5f30:	80 95       	com	r24
    5f32:	90 95       	com	r25
    5f34:	8e 0f       	add	r24, r30
    5f36:	9f 1f       	adc	r25, r31
    5f38:	08 95       	ret

00005f3a <fputc>:
    5f3a:	0f 93       	push	r16
    5f3c:	1f 93       	push	r17
    5f3e:	cf 93       	push	r28
    5f40:	df 93       	push	r29
    5f42:	18 2f       	mov	r17, r24
    5f44:	09 2f       	mov	r16, r25
    5f46:	eb 01       	movw	r28, r22
    5f48:	8b 81       	ldd	r24, Y+3	; 0x03
    5f4a:	81 fd       	sbrc	r24, 1
    5f4c:	09 c0       	rjmp	.+18     	; 0x5f60 <fputc+0x26>
    5f4e:	1f ef       	ldi	r17, 0xFF	; 255
    5f50:	0f ef       	ldi	r16, 0xFF	; 255
    5f52:	81 2f       	mov	r24, r17
    5f54:	90 2f       	mov	r25, r16
    5f56:	df 91       	pop	r29
    5f58:	cf 91       	pop	r28
    5f5a:	1f 91       	pop	r17
    5f5c:	0f 91       	pop	r16
    5f5e:	08 95       	ret
    5f60:	82 ff       	sbrs	r24, 2
    5f62:	14 c0       	rjmp	.+40     	; 0x5f8c <fputc+0x52>
    5f64:	2e 81       	ldd	r18, Y+6	; 0x06
    5f66:	3f 81       	ldd	r19, Y+7	; 0x07
    5f68:	8c 81       	ldd	r24, Y+4	; 0x04
    5f6a:	9d 81       	ldd	r25, Y+5	; 0x05
    5f6c:	28 17       	cp	r18, r24
    5f6e:	39 07       	cpc	r19, r25
    5f70:	3c f4       	brge	.+14     	; 0x5f80 <fputc+0x46>
    5f72:	e8 81       	ld	r30, Y
    5f74:	f9 81       	ldd	r31, Y+1	; 0x01
    5f76:	cf 01       	movw	r24, r30
    5f78:	01 96       	adiw	r24, 0x01	; 1
    5f7a:	88 83       	st	Y, r24
    5f7c:	99 83       	std	Y+1, r25	; 0x01
    5f7e:	10 83       	st	Z, r17
    5f80:	8e 81       	ldd	r24, Y+6	; 0x06
    5f82:	9f 81       	ldd	r25, Y+7	; 0x07
    5f84:	01 96       	adiw	r24, 0x01	; 1
    5f86:	8e 83       	std	Y+6, r24	; 0x06
    5f88:	9f 83       	std	Y+7, r25	; 0x07
    5f8a:	e3 cf       	rjmp	.-58     	; 0x5f52 <fputc+0x18>
    5f8c:	e8 85       	ldd	r30, Y+8	; 0x08
    5f8e:	f9 85       	ldd	r31, Y+9	; 0x09
    5f90:	81 2f       	mov	r24, r17
    5f92:	09 95       	icall
    5f94:	89 2b       	or	r24, r25
    5f96:	a1 f3       	breq	.-24     	; 0x5f80 <fputc+0x46>
    5f98:	da cf       	rjmp	.-76     	; 0x5f4e <fputc+0x14>

00005f9a <__ultoa_invert>:
    5f9a:	fa 01       	movw	r30, r20
    5f9c:	aa 27       	eor	r26, r26
    5f9e:	28 30       	cpi	r18, 0x08	; 8
    5fa0:	51 f1       	breq	.+84     	; 0x5ff6 <__ultoa_invert+0x5c>
    5fa2:	20 31       	cpi	r18, 0x10	; 16
    5fa4:	81 f1       	breq	.+96     	; 0x6006 <__ultoa_invert+0x6c>
    5fa6:	e8 94       	clt
    5fa8:	6f 93       	push	r22
    5faa:	6e 7f       	andi	r22, 0xFE	; 254
    5fac:	6e 5f       	subi	r22, 0xFE	; 254
    5fae:	7f 4f       	sbci	r23, 0xFF	; 255
    5fb0:	8f 4f       	sbci	r24, 0xFF	; 255
    5fb2:	9f 4f       	sbci	r25, 0xFF	; 255
    5fb4:	af 4f       	sbci	r26, 0xFF	; 255
    5fb6:	b1 e0       	ldi	r27, 0x01	; 1
    5fb8:	3e d0       	rcall	.+124    	; 0x6036 <__ultoa_invert+0x9c>
    5fba:	b4 e0       	ldi	r27, 0x04	; 4
    5fbc:	3c d0       	rcall	.+120    	; 0x6036 <__ultoa_invert+0x9c>
    5fbe:	67 0f       	add	r22, r23
    5fc0:	78 1f       	adc	r23, r24
    5fc2:	89 1f       	adc	r24, r25
    5fc4:	9a 1f       	adc	r25, r26
    5fc6:	a1 1d       	adc	r26, r1
    5fc8:	68 0f       	add	r22, r24
    5fca:	79 1f       	adc	r23, r25
    5fcc:	8a 1f       	adc	r24, r26
    5fce:	91 1d       	adc	r25, r1
    5fd0:	a1 1d       	adc	r26, r1
    5fd2:	6a 0f       	add	r22, r26
    5fd4:	71 1d       	adc	r23, r1
    5fd6:	81 1d       	adc	r24, r1
    5fd8:	91 1d       	adc	r25, r1
    5fda:	a1 1d       	adc	r26, r1
    5fdc:	20 d0       	rcall	.+64     	; 0x601e <__ultoa_invert+0x84>
    5fde:	09 f4       	brne	.+2      	; 0x5fe2 <__ultoa_invert+0x48>
    5fe0:	68 94       	set
    5fe2:	3f 91       	pop	r19
    5fe4:	2a e0       	ldi	r18, 0x0A	; 10
    5fe6:	26 9f       	mul	r18, r22
    5fe8:	11 24       	eor	r1, r1
    5fea:	30 19       	sub	r19, r0
    5fec:	30 5d       	subi	r19, 0xD0	; 208
    5fee:	31 93       	st	Z+, r19
    5ff0:	de f6       	brtc	.-74     	; 0x5fa8 <__ultoa_invert+0xe>
    5ff2:	cf 01       	movw	r24, r30
    5ff4:	08 95       	ret
    5ff6:	46 2f       	mov	r20, r22
    5ff8:	47 70       	andi	r20, 0x07	; 7
    5ffa:	40 5d       	subi	r20, 0xD0	; 208
    5ffc:	41 93       	st	Z+, r20
    5ffe:	b3 e0       	ldi	r27, 0x03	; 3
    6000:	0f d0       	rcall	.+30     	; 0x6020 <__ultoa_invert+0x86>
    6002:	c9 f7       	brne	.-14     	; 0x5ff6 <__ultoa_invert+0x5c>
    6004:	f6 cf       	rjmp	.-20     	; 0x5ff2 <__ultoa_invert+0x58>
    6006:	46 2f       	mov	r20, r22
    6008:	4f 70       	andi	r20, 0x0F	; 15
    600a:	40 5d       	subi	r20, 0xD0	; 208
    600c:	4a 33       	cpi	r20, 0x3A	; 58
    600e:	18 f0       	brcs	.+6      	; 0x6016 <__ultoa_invert+0x7c>
    6010:	49 5d       	subi	r20, 0xD9	; 217
    6012:	31 fd       	sbrc	r19, 1
    6014:	40 52       	subi	r20, 0x20	; 32
    6016:	41 93       	st	Z+, r20
    6018:	02 d0       	rcall	.+4      	; 0x601e <__ultoa_invert+0x84>
    601a:	a9 f7       	brne	.-22     	; 0x6006 <__ultoa_invert+0x6c>
    601c:	ea cf       	rjmp	.-44     	; 0x5ff2 <__ultoa_invert+0x58>
    601e:	b4 e0       	ldi	r27, 0x04	; 4
    6020:	a6 95       	lsr	r26
    6022:	97 95       	ror	r25
    6024:	87 95       	ror	r24
    6026:	77 95       	ror	r23
    6028:	67 95       	ror	r22
    602a:	ba 95       	dec	r27
    602c:	c9 f7       	brne	.-14     	; 0x6020 <__ultoa_invert+0x86>
    602e:	00 97       	sbiw	r24, 0x00	; 0
    6030:	61 05       	cpc	r22, r1
    6032:	71 05       	cpc	r23, r1
    6034:	08 95       	ret
    6036:	9b 01       	movw	r18, r22
    6038:	ac 01       	movw	r20, r24
    603a:	0a 2e       	mov	r0, r26
    603c:	06 94       	lsr	r0
    603e:	57 95       	ror	r21
    6040:	47 95       	ror	r20
    6042:	37 95       	ror	r19
    6044:	27 95       	ror	r18
    6046:	ba 95       	dec	r27
    6048:	c9 f7       	brne	.-14     	; 0x603c <__ultoa_invert+0xa2>
    604a:	62 0f       	add	r22, r18
    604c:	73 1f       	adc	r23, r19
    604e:	84 1f       	adc	r24, r20
    6050:	95 1f       	adc	r25, r21
    6052:	a0 1d       	adc	r26, r0
    6054:	08 95       	ret

00006056 <__do_global_dtors>:
    6056:	10 e0       	ldi	r17, 0x00	; 0
    6058:	c6 e7       	ldi	r28, 0x76	; 118
    605a:	d0 e0       	ldi	r29, 0x00	; 0
    605c:	04 c0       	rjmp	.+8      	; 0x6066 <__do_global_dtors+0x10>
    605e:	fe 01       	movw	r30, r28
    6060:	0e 94 18 2c 	call	0x5830	; 0x5830 <__tablejump2__>
    6064:	21 96       	adiw	r28, 0x01	; 1
    6066:	c8 37       	cpi	r28, 0x78	; 120
    6068:	d1 07       	cpc	r29, r17
    606a:	c9 f7       	brne	.-14     	; 0x605e <__do_global_dtors+0x8>
    606c:	f8 94       	cli

0000606e <__stop_program>:
    606e:	ff cf       	rjmp	.-2      	; 0x606e <__stop_program>
