{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504206700357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504206700364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 31 21:11:40 2017 " "Processing started: Thu Aug 31 21:11:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504206700364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504206700364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testaudio_DE1SoC -c testaudio_DE1SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off testaudio_DE1SoC -c testaudio_DE1SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504206700364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1504206701708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overdrive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file overdrive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overdrive-a " "Found design unit 1: overdrive-a" {  } { { "overdrive.vhd" "" { Text "C:/altera/TFG_Stompbox/overdrive.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732031 ""} { "Info" "ISGN_ENTITY_NAME" "1 overdrive " "Found entity 1: overdrive" {  } { { "overdrive.vhd" "" { Text "C:/altera/TFG_Stompbox/overdrive.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504206732031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tremolo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tremolo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tremolo-a " "Found design unit 1: tremolo-a" {  } { { "tremolo.vhd" "" { Text "C:/altera/TFG_Stompbox/tremolo.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732034 ""} { "Info" "ISGN_ENTITY_NAME" "1 tremolo " "Found entity 1: tremolo" {  } { { "tremolo.vhd" "" { Text "C:/altera/TFG_Stompbox/tremolo.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504206732034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distortion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file distortion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 distortion-a " "Found design unit 1: distortion-a" {  } { { "distortion.vhd" "" { Text "C:/altera/TFG_Stompbox/distortion.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732036 ""} { "Info" "ISGN_ENTITY_NAME" "1 distortion " "Found entity 1: distortion" {  } { { "distortion.vhd" "" { Text "C:/altera/TFG_Stompbox/distortion.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504206732036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booster-a " "Found design unit 1: booster-a" {  } { { "booster.vhd" "" { Text "C:/altera/TFG_Stompbox/booster.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732039 ""} { "Info" "ISGN_ENTITY_NAME" "1 booster " "Found entity 1: booster" {  } { { "booster.vhd" "" { Text "C:/altera/TFG_Stompbox/booster.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504206732039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad7928_cyclic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ad7928_cyclic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD7928_cyclic-a " "Found design unit 1: AD7928_cyclic-a" {  } { { "AD7928_cyclic.vhd" "" { Text "C:/altera/TFG_Stompbox/AD7928_cyclic.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732042 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD7928_cyclic " "Found entity 1: AD7928_cyclic" {  } { { "AD7928_cyclic.vhd" "" { Text "C:/altera/TFG_Stompbox/AD7928_cyclic.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504206732042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testaudio_de1soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testaudio_de1soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testaudio_DE1SoC-a " "Found design unit 1: testaudio_DE1SoC-a" {  } { { "testaudio_DE1SoC.vhd" "" { Text "C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732044 ""} { "Info" "ISGN_ENTITY_NAME" "1 testaudio_DE1SoC " "Found entity 1: testaudio_DE1SoC" {  } { { "testaudio_DE1SoC.vhd" "" { Text "C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504206732044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_setup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_setup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 au_setup-a " "Found design unit 1: au_setup-a" {  } { { "au_setup.vhd" "" { Text "C:/altera/TFG_Stompbox/au_setup.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732047 ""} { "Info" "ISGN_ENTITY_NAME" "1 au_setup " "Found entity 1: au_setup" {  } { { "au_setup.vhd" "" { Text "C:/altera/TFG_Stompbox/au_setup.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504206732047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 au_out-a " "Found design unit 1: au_out-a" {  } { { "au_out.vhd" "" { Text "C:/altera/TFG_Stompbox/au_out.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732050 ""} { "Info" "ISGN_ENTITY_NAME" "1 au_out " "Found entity 1: au_out" {  } { { "au_out.vhd" "" { Text "C:/altera/TFG_Stompbox/au_out.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504206732050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 au_in-a " "Found design unit 1: au_in-a" {  } { { "au_in.vhd" "" { Text "C:/altera/TFG_Stompbox/au_in.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732052 ""} { "Info" "ISGN_ENTITY_NAME" "1 au_in " "Found entity 1: au_in" {  } { { "au_in.vhd" "" { Text "C:/altera/TFG_Stompbox/au_in.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504206732052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504206732052 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "enable testaudio_DE1SoC.vhd(222) " "VHDL Association List error at testaudio_DE1SoC.vhd(222): formal \"enable\" does not exist" {  } { { "testaudio_DE1SoC.vhd" "" { Text "C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd" 222 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1504206732057 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "sample_in testaudio_DE1SoC.vhd(220) " "VHDL error at testaudio_DE1SoC.vhd(220): formal port or parameter \"sample_in\" must have actual or default value" {  } { { "testaudio_DE1SoC.vhd" "" { Text "C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd" 220 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1504206732057 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "sample_in testaudio_DE1SoC.vhd(101) " "HDL error at testaudio_DE1SoC.vhd(101): see declaration for object \"sample_in\"" {  } { { "testaudio_DE1SoC.vhd" "" { Text "C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd" 101 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504206732057 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "dist_pos testaudio_DE1SoC.vhd(220) " "VHDL error at testaudio_DE1SoC.vhd(220): formal port or parameter \"dist_pos\" must have actual or default value" {  } { { "testaudio_DE1SoC.vhd" "" { Text "C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd" 220 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1504206732057 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "dist_pos testaudio_DE1SoC.vhd(102) " "HDL error at testaudio_DE1SoC.vhd(102): see declaration for object \"dist_pos\"" {  } { { "testaudio_DE1SoC.vhd" "" { Text "C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd" 102 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504206732057 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "gain testaudio_DE1SoC.vhd(220) " "VHDL error at testaudio_DE1SoC.vhd(220): formal port or parameter \"gain\" must have actual or default value" {  } { { "testaudio_DE1SoC.vhd" "" { Text "C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd" 220 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1504206732057 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "gain testaudio_DE1SoC.vhd(103) " "HDL error at testaudio_DE1SoC.vhd(103): see declaration for object \"gain\"" {  } { { "testaudio_DE1SoC.vhd" "" { Text "C:/altera/TFG_Stompbox/testaudio_DE1SoC.vhd" 103 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504206732057 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504206732310 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 31 21:12:12 2017 " "Processing ended: Thu Aug 31 21:12:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504206732310 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504206732310 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504206732310 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1504206732310 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1504206732969 ""}
