/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire [22:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_2z | celloutsig_1_5z;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _00_ <= 10'h000;
    else _00_ <= in_data[31:22];
  assign celloutsig_1_8z = { celloutsig_1_6z, celloutsig_1_6z } || { celloutsig_1_3z[8:4], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_18z = in_data[176:171] || { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_2z };
  assign celloutsig_1_13z = celloutsig_1_12z[7] & ~(celloutsig_1_8z);
  assign celloutsig_1_1z = in_data[174:167] % { 1'h1, in_data[134:130], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[138:128], celloutsig_1_2z } % { 1'h1, in_data[140:130] };
  assign celloutsig_1_19z = celloutsig_1_17z[5:1] % { 1'h1, celloutsig_1_12z[4:2], celloutsig_1_14z };
  assign celloutsig_1_6z = in_data[128:122] | in_data[154:148];
  assign celloutsig_1_15z = { celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_14z } | { celloutsig_1_3z[4:3], celloutsig_1_11z };
  assign celloutsig_0_1z = in_data[87:65] | in_data[36:14];
  assign celloutsig_1_5z = | { celloutsig_1_3z[10:9], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[153] & in_data[156];
  assign celloutsig_1_2z = in_data[125] & celloutsig_1_1z[4];
  assign celloutsig_1_14z = celloutsig_1_4z & celloutsig_1_11z;
  assign celloutsig_1_4z = ~^ { in_data[113], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = ~^ in_data[133:129];
  assign celloutsig_0_2z = ~^ _00_[9:2];
  assign celloutsig_1_12z = in_data[142:133] - { celloutsig_1_1z[5:4], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_17z = celloutsig_1_3z[9:1] - { celloutsig_1_15z[1:0], celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_14z };
  assign { out_data[128], out_data[100:96], out_data[54:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_1z, celloutsig_0_2z };
endmodule
