<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>v8/src/mips/assembler-mips.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo-with-deno.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">V8 API Reference, 7.2.502.16 (for Deno 0.2.4)</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('assembler-mips_8cc_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">assembler-mips.cc</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// Copyright (c) 1994-2006 Sun Microsystems Inc.</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// All Rights Reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// met:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// - Redistribution in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// - Neither the name of Sun Microsystems or the names of contributors may</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// be used to endorse or promote products derived from this software without</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// specific prior written permission.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// The original source code covered by the above license above has been</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// modified significantly by Google Inc.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// Copyright 2012 the V8 project authors. All rights reserved.</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;src/mips/assembler-mips.h&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#if V8_TARGET_ARCH_MIPS</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;src/base/bits.h&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;src/base/cpu.h&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;src/code-stubs.h&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;src/deoptimizer.h&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;src/mips/assembler-mips-inl.h&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;src/string-constants.h&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacev8.html">v8</a> {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">namespace </span>internal {</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Get the CPU features enabled by the build. For cross compilation the</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// preprocessor symbols CAN_USE_FPU_INSTRUCTIONS</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// can be defined to enable FPU instructions when building the</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// snapshot.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> CpuFeaturesImpliedByCompiler() {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordtype">unsigned</span> answer = 0;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifdef CAN_USE_FPU_INSTRUCTIONS</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  answer |= 1u &lt;&lt; FPU;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif  // def CAN_USE_FPU_INSTRUCTIONS</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="comment">// If the compiler is allowed to use FPU then we can use FPU too in our code</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="comment">// generation even when generating snapshots.  This won&#39;t work for cross</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="comment">// compilation.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#if defined(__mips__) &amp;&amp; defined(__mips_hard_float) &amp;&amp; __mips_hard_float != 0</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  answer |= 1u &lt;&lt; FPU;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordflow">return</span> answer;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;}</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keywordtype">void</span> CpuFeatures::ProbeImpl(<span class="keywordtype">bool</span> cross_compile) {</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  supported_ |= CpuFeaturesImpliedByCompiler();</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">// Only use statically determined features for cross compile (snapshot).</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordflow">if</span> (cross_compile) <span class="keywordflow">return</span>;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="comment">// If the compiler is allowed to use fpu then we can use fpu too in our</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">// code generation.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#ifndef __mips__</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">// For the simulator build, use FPU.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  supported_ |= 1u &lt;&lt; FPU;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#if defined(_MIPS_ARCH_MIPS32R6)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="comment">// FP64 mode is implied on r6.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  supported_ |= 1u &lt;&lt; FP64FPU;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#if defined(_MIPS_MSA)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  supported_ |= 1u &lt;&lt; MIPS_SIMD;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#if defined(FPU_MODE_FP64)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  supported_ |= 1u &lt;&lt; FP64FPU;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="comment">// Probe for additional features at runtime.</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  base::CPU cpu;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="keywordflow">if</span> (cpu.has_fpu()) supported_ |= 1u &lt;&lt; FPU;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#if defined(FPU_MODE_FPXX)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordflow">if</span> (cpu.is_fp64_mode()) supported_ |= 1u &lt;&lt; FP64FPU;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#elif defined(FPU_MODE_FP64)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  supported_ |= 1u &lt;&lt; FP64FPU;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#if defined(_MIPS_ARCH_MIPS32R6)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#if defined(_MIPS_MSA)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  supported_ |= 1u &lt;&lt; MIPS_SIMD;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordflow">if</span> (cpu.has_msa()) supported_ |= 1u &lt;&lt; MIPS_SIMD;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#if defined(_MIPS_ARCH_MIPS32RX)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordflow">if</span> (cpu.architecture() == 6) {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    supported_ |= 1u &lt;&lt; MIPSr6;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (cpu.architecture() == 2) {</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    supported_ |= 1u &lt;&lt; MIPSr1;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    supported_ |= 1u &lt;&lt; MIPSr2;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    supported_ |= 1u &lt;&lt; MIPSr1;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  }</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;}</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="keywordtype">void</span> CpuFeatures::PrintTarget() { }</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="keywordtype">void</span> CpuFeatures::PrintFeatures() { }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="keywordtype">int</span> ToNumber(Register reg) {</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  DCHECK(reg.is_valid());</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> kNumbers[] = {</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    0,    <span class="comment">// zero_reg</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    1,    <span class="comment">// at</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    2,    <span class="comment">// v0</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    3,    <span class="comment">// v1</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    4,    <span class="comment">// a0</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    5,    <span class="comment">// a1</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    6,    <span class="comment">// a2</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    7,    <span class="comment">// a3</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    8,    <span class="comment">// t0</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    9,    <span class="comment">// t1</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    10,   <span class="comment">// t2</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    11,   <span class="comment">// t3</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    12,   <span class="comment">// t4</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    13,   <span class="comment">// t5</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    14,   <span class="comment">// t6</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    15,   <span class="comment">// t7</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    16,   <span class="comment">// s0</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    17,   <span class="comment">// s1</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    18,   <span class="comment">// s2</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    19,   <span class="comment">// s3</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    20,   <span class="comment">// s4</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    21,   <span class="comment">// s5</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    22,   <span class="comment">// s6</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    23,   <span class="comment">// s7</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    24,   <span class="comment">// t8</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    25,   <span class="comment">// t9</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    26,   <span class="comment">// k0</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    27,   <span class="comment">// k1</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    28,   <span class="comment">// gp</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    29,   <span class="comment">// sp</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    30,   <span class="comment">// fp</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    31,   <span class="comment">// ra</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  };</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">return</span> kNumbers[reg.code()];</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;}</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;Register ToRegister(<span class="keywordtype">int</span> num) {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  DCHECK(num &gt;= 0 &amp;&amp; num &lt; kNumRegisters);</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keyword">const</span> Register kRegisters[] = {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    zero_reg,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    at,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    v0, v1,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    a0, a1, a2, a3,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    t0, t1, t2, t3, t4, t5, t6, t7,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    s0, s1, s2, s3, s4, s5, s6, s7,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    t8, t9,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    k0, k1,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    gp,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    sp,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    fp,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    ra</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  };</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="keywordflow">return</span> kRegisters[num];</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// Implementation of RelocInfo.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> RelocInfo::kApplyMask =</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    RelocInfo::ModeMask(RelocInfo::INTERNAL_REFERENCE) |</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    RelocInfo::ModeMask(RelocInfo::INTERNAL_REFERENCE_ENCODED) |</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    RelocInfo::ModeMask(RelocInfo::RELATIVE_CODE_TARGET);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="keywordtype">bool</span> RelocInfo::IsCodedSpecially() {</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">// The deserializer needs to know whether a pointer is specially coded.  Being</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="comment">// specially coded on MIPS means that it is a lui/ori instruction, and that is</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">// always the case inside code objects.</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;}</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="keywordtype">bool</span> RelocInfo::IsInConstantPool() {</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;}</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keywordtype">int</span> RelocInfo::GetDeoptimizationId(Isolate* isolate, DeoptimizeKind kind) {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  DCHECK(IsRuntimeEntry(rmode_));</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordflow">return</span> Deoptimizer::GetDeoptimizationId(isolate, target_address(), kind);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;}</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> RelocInfo::wasm_call_tag()<span class="keyword"> const </span>{</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  DCHECK(rmode_ == WASM_CALL || rmode_ == WASM_STUB_CALL);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      Assembler::target_address_at(pc_, constant_pool_));</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;}</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">// Implementation of Operand and MemOperand.</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">// See assembler-mips-inl.h for inlined constructors.</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;Operand::Operand(Handle&lt;HeapObject&gt; handle)</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    : rm_(no_reg), rmode_(RelocInfo::EMBEDDED_OBJECT) {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  value_.immediate = <span class="keyword">static_cast&lt;</span>intptr_t<span class="keyword">&gt;</span>(handle.address());</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;}</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;Operand Operand::EmbeddedNumber(<span class="keywordtype">double</span> value) {</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  int32_t smi;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordflow">if</span> (DoubleToSmiInteger(value, &amp;smi)) <span class="keywordflow">return</span> Operand(Smi::FromInt(smi));</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  Operand result(0, RelocInfo::EMBEDDED_OBJECT);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  result.is_heap_object_request_ = <span class="keyword">true</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  result.value_.heap_object_request = HeapObjectRequest(value);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;}</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;Operand Operand::EmbeddedCode(CodeStub* stub) {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  Operand result(0, RelocInfo::CODE_TARGET);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  result.is_heap_object_request_ = <span class="keyword">true</span>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  result.value_.heap_object_request = HeapObjectRequest(stub);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;}</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;Operand Operand::EmbeddedStringConstant(<span class="keyword">const</span> StringConstantBase* str) {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  Operand result(0, RelocInfo::EMBEDDED_OBJECT);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  result.is_heap_object_request_ = <span class="keyword">true</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  result.value_.heap_object_request = HeapObjectRequest(str);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">return</span> result;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;}</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;MemOperand::MemOperand(Register rm, int32_t offset) : Operand(rm) {</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  offset_ = offset;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;}</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;MemOperand::MemOperand(Register rm, int32_t unit, int32_t multiplier,</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                       OffsetAddend offset_addend) : Operand(rm) {</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  offset_ = unit * multiplier + offset_addend;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;}</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="keywordtype">void</span> Assembler::AllocateAndInstallRequestedHeapObjects(Isolate* isolate) {</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  DCHECK_IMPLIES(isolate == <span class="keyword">nullptr</span>, heap_object_requests_.empty());</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span>&amp; request : heap_object_requests_) {</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    Handle&lt;HeapObject&gt; object;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keywordflow">switch</span> (request.kind()) {</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <span class="keywordflow">case</span> HeapObjectRequest::kHeapNumber:</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        <span class="keywordtype">object</span> =</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;            isolate-&gt;factory()-&gt;NewHeapNumber(request.heap_number(), TENURED);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      <span class="keywordflow">case</span> HeapObjectRequest::kCodeStub:</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        request.code_stub()-&gt;set_isolate(isolate);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        <span class="keywordtype">object</span> = request.code_stub()-&gt;GetCode();</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      <span class="keywordflow">case</span> HeapObjectRequest::kStringConstant:</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <span class="keyword">const</span> StringConstantBase* str = request.string();</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        CHECK_NOT_NULL(str);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        <span class="keywordtype">object</span> = str-&gt;AllocateStringConstant(isolate);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    }</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    Address pc = <span class="keyword">reinterpret_cast&lt;</span>Address<span class="keyword">&gt;</span>(buffer_) + request.offset();</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    set_target_value_at(pc, reinterpret_cast&lt;uint32_t&gt;(<span class="keywordtype">object</span>.location()));</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  }</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;}</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// Specific instructions, constants, and masks.</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> kNegOffset = 0x00008000;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// addiu(sp, sp, 4) aka Pop() operation or part of Pop(r)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">// operations as post-increment of sp.</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="keyword">const</span> Instr kPopInstruction = ADDIU | (sp.code() &lt;&lt; kRsShift) |</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                              (sp.code() &lt;&lt; kRtShift) |</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                              (kPointerSize &amp; kImm16Mask);  <span class="comment">// NOLINT</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">// addiu(sp, sp, -4) part of Push(r) operation as pre-decrement of sp.</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="keyword">const</span> Instr kPushInstruction = ADDIU | (sp.code() &lt;&lt; kRsShift) |</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                               (sp.code() &lt;&lt; kRtShift) |</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                               (-kPointerSize &amp; kImm16Mask);  <span class="comment">// NOLINT</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">// sw(r, MemOperand(sp, 0))</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="keyword">const</span> Instr kPushRegPattern =</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    SW | (sp.code() &lt;&lt; kRsShift) | (0 &amp; kImm16Mask);  <span class="comment">// NOLINT</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">//  lw(r, MemOperand(sp, 0))</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="keyword">const</span> Instr kPopRegPattern =</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    LW | (sp.code() &lt;&lt; kRsShift) | (0 &amp; kImm16Mask);  <span class="comment">// NOLINT</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="keyword">const</span> Instr kLwRegFpOffsetPattern =</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    LW | (fp.code() &lt;&lt; kRsShift) | (0 &amp; kImm16Mask);  <span class="comment">// NOLINT</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="keyword">const</span> Instr kSwRegFpOffsetPattern =</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    SW | (fp.code() &lt;&lt; kRsShift) | (0 &amp; kImm16Mask);  <span class="comment">// NOLINT</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="keyword">const</span> Instr kLwRegFpNegOffsetPattern =</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    LW | (fp.code() &lt;&lt; kRsShift) | (kNegOffset &amp; kImm16Mask);  <span class="comment">// NOLINT</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="keyword">const</span> Instr kSwRegFpNegOffsetPattern =</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    SW | (fp.code() &lt;&lt; kRsShift) | (kNegOffset &amp; kImm16Mask);  <span class="comment">// NOLINT</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">// A mask for the Rt register for push, pop, lw, sw instructions.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="keyword">const</span> Instr kRtMask = kRtFieldMask;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="keyword">const</span> Instr kLwSwInstrTypeMask = 0xFFE00000;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="keyword">const</span> Instr kLwSwInstrArgumentMask  = ~kLwSwInstrTypeMask;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="keyword">const</span> Instr kLwSwOffsetMask = kImm16Mask;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;Assembler::Assembler(<span class="keyword">const</span> AssemblerOptions&amp; options, <span class="keywordtype">void</span>* buffer,</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                     <span class="keywordtype">int</span> buffer_size)</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    : AssemblerBase(options, buffer, buffer_size),</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      scratch_register_list_(at.bit()) {</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  reloc_info_writer.Reposition(buffer_ + buffer_size_, pc_);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  last_trampoline_pool_end_ = 0;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  no_trampoline_pool_before_ = 0;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  trampoline_pool_blocked_nesting_ = 0;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">// We leave space (16 * kTrampolineSlotsSize)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">// for BlockTrampolinePoolScope buffer.</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  next_buffer_check_ = FLAG_force_long_branches</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;      ? kMaxInt : kMaxBranchOffset - kTrampolineSlotsSize * 16;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  internal_trampoline_exception_ = <span class="keyword">false</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  last_bound_pos_ = 0;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  trampoline_emitted_ = FLAG_force_long_branches;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  unbound_labels_count_ = 0;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  block_buffer_growth_ = <span class="keyword">false</span>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;}</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="keywordtype">void</span> Assembler::GetCode(Isolate* isolate, CodeDesc* desc) {</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  EmitForbiddenSlotInstruction();</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  DCHECK(pc_ &lt;= reloc_info_writer.pos());  <span class="comment">// No overlap.</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  AllocateAndInstallRequestedHeapObjects(isolate);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="comment">// Set up code descriptor.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  desc-&gt;buffer = buffer_;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  desc-&gt;buffer_size = buffer_size_;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  desc-&gt;instr_size = pc_offset();</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  desc-&gt;reloc_size = (buffer_ + buffer_size_) - reloc_info_writer.pos();</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  desc-&gt;origin = <span class="keyword">this</span>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  desc-&gt;constant_pool_size = 0;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  desc-&gt;unwinding_info_size = 0;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  desc-&gt;unwinding_info = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;}</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="keywordtype">void</span> Assembler::Align(<span class="keywordtype">int</span> m) {</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  DCHECK(m &gt;= 4 &amp;&amp; base::bits::IsPowerOfTwo(m));</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  EmitForbiddenSlotInstruction();</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">while</span> ((pc_offset() &amp; (m - 1)) != 0) {</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    nop();</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  }</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;}</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="keywordtype">void</span> Assembler::CodeTargetAlign() {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="comment">// No advantage to aligning branch/call targets to more than</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="comment">// single instruction, that I am aware of.</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  Align(4);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;}</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;Register Assembler::GetRtReg(Instr instr) {</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordflow">return</span> Register::from_code((instr &amp; kRtFieldMask) &gt;&gt; kRtShift);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;}</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;Register Assembler::GetRsReg(Instr instr) {</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordflow">return</span> Register::from_code((instr &amp; kRsFieldMask) &gt;&gt; kRsShift);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;}</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;Register Assembler::GetRdReg(Instr instr) {</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordflow">return</span> Register::from_code((instr &amp; kRdFieldMask) &gt;&gt; kRdShift);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;}</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::GetRt(Instr instr) {</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keywordflow">return</span> (instr &amp; kRtFieldMask) &gt;&gt; kRtShift;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;}</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::GetRtField(Instr instr) {</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">return</span> instr &amp; kRtFieldMask;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;}</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::GetRs(Instr instr) {</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordflow">return</span> (instr &amp; kRsFieldMask) &gt;&gt; kRsShift;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;}</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::GetRsField(Instr instr) {</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordflow">return</span> instr &amp; kRsFieldMask;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;}</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::GetRd(Instr instr) {</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="keywordflow">return</span>  (instr &amp; kRdFieldMask) &gt;&gt; kRdShift;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;}</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::GetRdField(Instr instr) {</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordflow">return</span>  instr &amp; kRdFieldMask;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;}</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::GetSa(Instr instr) {</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keywordflow">return</span> (instr &amp; kSaFieldMask) &gt;&gt; kSaShift;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;}</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::GetSaField(Instr instr) {</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordflow">return</span> instr &amp; kSaFieldMask;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;}</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::GetOpcodeField(Instr instr) {</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordflow">return</span> instr &amp; kOpcodeMask;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;}</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::GetFunction(Instr instr) {</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keywordflow">return</span> (instr &amp; kFunctionFieldMask) &gt;&gt; kFunctionShift;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;}</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::GetFunctionField(Instr instr) {</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="keywordflow">return</span> instr &amp; kFunctionFieldMask;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;}</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::GetImmediate16(Instr instr) {</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keywordflow">return</span> instr &amp; kImm16Mask;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;}</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::GetLabelConst(Instr instr) {</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">return</span> instr &amp; ~kImm16Mask;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;}</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="keywordtype">bool</span> Assembler::IsPop(Instr instr) {</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordflow">return</span> (instr &amp; ~kRtMask) == kPopRegPattern;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;}</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="keywordtype">bool</span> Assembler::IsPush(Instr instr) {</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">return</span> (instr &amp; ~kRtMask) == kPushRegPattern;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;}</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="keywordtype">bool</span> Assembler::IsSwRegFpOffset(Instr instr) {</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordflow">return</span> ((instr &amp; kLwSwInstrTypeMask) == kSwRegFpOffsetPattern);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;}</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="keywordtype">bool</span> Assembler::IsLwRegFpOffset(Instr instr) {</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordflow">return</span> ((instr &amp; kLwSwInstrTypeMask) == kLwRegFpOffsetPattern);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;}</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="keywordtype">bool</span> Assembler::IsSwRegFpNegOffset(Instr instr) {</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">return</span> ((instr &amp; (kLwSwInstrTypeMask | kNegOffset)) ==</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;          kSwRegFpNegOffsetPattern);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;}</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="keywordtype">bool</span> Assembler::IsLwRegFpNegOffset(Instr instr) {</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordflow">return</span> ((instr &amp; (kLwSwInstrTypeMask | kNegOffset)) ==</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;          kLwRegFpNegOffsetPattern);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;}</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">// Labels refer to positions in the (to be) generated code.</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">// There are bound, linked, and unused labels.</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">// Bound labels refer to known positions in the already</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">// generated code. pos() is the position the label refers to.</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">// Linked labels refer to unknown positions in the code</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">// to be generated; pos() is the position of the last</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">// instruction using the label.</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">// The link chain is terminated by a value in the instruction of -1,</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">// which is an otherwise illegal value (branch -1 is inf loop).</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">// The instruction 16-bit offset field addresses 32-bit words, but in</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">// code is conv to an 18-bit value addressing bytes, hence the -4 value.</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> kEndOfChain = -4;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">// Determines the end of the Jump chain (a subset of the label link chain).</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="keyword">const</span> <span class="keywordtype">int</span> kEndOfJumpChain = 0;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="keywordtype">bool</span> Assembler::IsMsaBranch(Instr instr) {</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rs_field = GetRsField(instr);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">if</span> (opcode == COP1) {</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keywordflow">switch</span> (rs_field) {</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;      <span class="keywordflow">case</span> BZ_V:</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;      <span class="keywordflow">case</span> BZ_B:</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;      <span class="keywordflow">case</span> BZ_H:</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;      <span class="keywordflow">case</span> BZ_W:</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;      <span class="keywordflow">case</span> BZ_D:</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;      <span class="keywordflow">case</span> BNZ_V:</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      <span class="keywordflow">case</span> BNZ_B:</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;      <span class="keywordflow">case</span> BNZ_H:</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      <span class="keywordflow">case</span> BNZ_W:</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;      <span class="keywordflow">case</span> BNZ_D:</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    }</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  }</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;}</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="keywordtype">bool</span> Assembler::IsBranch(Instr instr) {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode   = GetOpcodeField(instr);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rt_field = GetRtField(instr);</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rs_field = GetRsField(instr);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="comment">// Checks if the instruction is a branch.</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <span class="keywordtype">bool</span> isBranch =</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      opcode == BEQ || opcode == BNE || opcode == BLEZ || opcode == BGTZ ||</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;      opcode == BEQL || opcode == BNEL || opcode == BLEZL || opcode == BGTZL ||</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;      (opcode == REGIMM &amp;&amp; (rt_field == BLTZ || rt_field == BGEZ ||</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                            rt_field == BLTZAL || rt_field == BGEZAL)) ||</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      (opcode == COP1 &amp;&amp; rs_field == BC1) ||  <span class="comment">// Coprocessor branch.</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;      (opcode == COP1 &amp;&amp; rs_field == BC1EQZ) ||</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;      (opcode == COP1 &amp;&amp; rs_field == BC1NEZ) || IsMsaBranch(instr);</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keywordflow">if</span> (!isBranch &amp;&amp; IsMipsArchVariant(kMips32r6)) {</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="comment">// All the 3 variants of POP10 (BOVC, BEQC, BEQZALC) and</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="comment">// POP30 (BNVC, BNEC, BNEZALC) are branch ops.</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    isBranch |= opcode == POP10 || opcode == POP30 || opcode == BC ||</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                opcode == BALC ||</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                (opcode == POP66 &amp;&amp; rs_field != 0) ||  <span class="comment">// BEQZC</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                (opcode == POP76 &amp;&amp; rs_field != 0);    <span class="comment">// BNEZC</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  }</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="keywordflow">return</span> isBranch;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;}</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="keywordtype">bool</span> Assembler::IsBc(Instr instr) {</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="comment">// Checks if the instruction is a BC or BALC.</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="keywordflow">return</span> opcode == BC || opcode == BALC;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;}</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="keywordtype">bool</span> Assembler::IsNal(Instr instr) {</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rt_field = GetRtField(instr);</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rs_field = GetRsField(instr);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordflow">return</span> opcode == REGIMM &amp;&amp; rt_field == BLTZAL &amp;&amp; rs_field == 0;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;}</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="keywordtype">bool</span> Assembler::IsBzc(Instr instr) {</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="comment">// Checks if the instruction is BEQZC or BNEZC.</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keywordflow">return</span> (opcode == POP66 &amp;&amp; GetRsField(instr) != 0) ||</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;         (opcode == POP76 &amp;&amp; GetRsField(instr) != 0);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;}</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="keywordtype">bool</span> Assembler::IsEmittedConstant(Instr instr) {</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> label_constant = GetLabelConst(instr);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keywordflow">return</span> label_constant == 0;  <span class="comment">// Emitted label const in reg-exp engine.</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;}</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="keywordtype">bool</span> Assembler::IsBeq(Instr instr) {</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordflow">return</span> GetOpcodeField(instr) == BEQ;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;}</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="keywordtype">bool</span> Assembler::IsBne(Instr instr) {</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keywordflow">return</span> GetOpcodeField(instr) == BNE;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;}</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="keywordtype">bool</span> Assembler::IsBeqzc(Instr instr) {</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="keywordflow">return</span> opcode == POP66 &amp;&amp; GetRsField(instr) != 0;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;}</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="keywordtype">bool</span> Assembler::IsBnezc(Instr instr) {</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="keywordflow">return</span> opcode == POP76 &amp;&amp; GetRsField(instr) != 0;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;}</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="keywordtype">bool</span> Assembler::IsBeqc(Instr instr) {</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rs = GetRsField(instr);</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rt = GetRtField(instr);</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordflow">return</span> opcode == POP10 &amp;&amp; rs != 0 &amp;&amp; rs &lt; rt;  <span class="comment">// &amp;&amp; rt != 0</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;}</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="keywordtype">bool</span> Assembler::IsBnec(Instr instr) {</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rs = GetRsField(instr);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rt = GetRtField(instr);</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <span class="keywordflow">return</span> opcode == POP30 &amp;&amp; rs != 0 &amp;&amp; rs &lt; rt;  <span class="comment">// &amp;&amp; rt != 0</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;}</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="keywordtype">bool</span> Assembler::IsJicOrJialc(Instr instr) {</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rs = GetRsField(instr);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordflow">return</span> (opcode == POP66 || opcode == POP76) &amp;&amp; rs == 0;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;}</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="keywordtype">bool</span> Assembler::IsJump(Instr instr) {</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode   = GetOpcodeField(instr);</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rt_field = GetRtField(instr);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rd_field = GetRdField(instr);</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> function_field = GetFunctionField(instr);</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="comment">// Checks if the instruction is a jump.</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keywordflow">return</span> opcode == J || opcode == JAL ||</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      (opcode == SPECIAL &amp;&amp; rt_field == 0 &amp;&amp;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;      ((function_field == JALR) || (rd_field == 0 &amp;&amp; (function_field == JR))));</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;}</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="keywordtype">bool</span> Assembler::IsJ(Instr instr) {</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="comment">// Checks if the instruction is a jump.</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordflow">return</span> opcode == J;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;}</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="keywordtype">bool</span> Assembler::IsJal(Instr instr) {</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordflow">return</span> GetOpcodeField(instr) == JAL;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;}</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="keywordtype">bool</span> Assembler::IsJr(Instr instr) {</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keywordflow">if</span> (!IsMipsArchVariant(kMips32r6))  {</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="keywordflow">return</span> GetOpcodeField(instr) == SPECIAL &amp;&amp; GetFunctionField(instr) == JR;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keywordflow">return</span> GetOpcodeField(instr) == SPECIAL &amp;&amp;</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        GetRdField(instr) == 0  &amp;&amp; GetFunctionField(instr) == JALR;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  }</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;}</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="keywordtype">bool</span> Assembler::IsJalr(Instr instr) {</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="keywordflow">return</span> GetOpcodeField(instr) == SPECIAL &amp;&amp;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;         GetRdField(instr) != 0  &amp;&amp; GetFunctionField(instr) == JALR;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;}</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="keywordtype">bool</span> Assembler::IsLui(Instr instr) {</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="comment">// Checks if the instruction is a load upper immediate.</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keywordflow">return</span> opcode == LUI;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;}</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="keywordtype">bool</span> Assembler::IsOri(Instr instr) {</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="comment">// Checks if the instruction is a load upper immediate.</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="keywordflow">return</span> opcode == ORI;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;}</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="keywordtype">bool</span> Assembler::IsAddu(Instr instr, Register rd, Register rs, Register rt) {</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rd_field = GetRd(instr);</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rs_field = GetRs(instr);</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rt_field = GetRt(instr);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> sa_field = GetSaField(instr);</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rd_reg = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(rd.code());</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rs_reg = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(rs.code());</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rt_reg = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(rt.code());</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> function_field = GetFunction(instr);</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="keywordflow">return</span> opcode == SPECIAL &amp;&amp; sa_field == 0 &amp;&amp; function_field == ADDU &amp;&amp;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;         rd_reg == rd_field &amp;&amp; rs_reg == rs_field &amp;&amp; rt_reg == rt_field;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;}</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="keywordtype">bool</span> Assembler::IsMov(Instr instr, Register rd, Register rs) {</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rd_field = GetRd(instr);</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rs_field = GetRs(instr);</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rt_field = GetRt(instr);</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rd_reg = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(rd.code());</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rs_reg = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(rs.code());</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> function_field = GetFunctionField(instr);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="comment">// Checks if the instruction is a OR with zero_reg argument (aka MOV).</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="keywordtype">bool</span> res = opcode == SPECIAL &amp;&amp; function_field == OR &amp;&amp; rd_field == rd_reg &amp;&amp;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;             rs_field == rs_reg &amp;&amp; rt_field == 0;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="keywordflow">return</span> res;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;}</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="keywordtype">bool</span> Assembler::IsNop(Instr instr, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> type) {</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="comment">// See Assembler::nop(type).</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  DCHECK_LT(type, 32);</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <span class="keyword">function</span> = GetFunctionField(instr);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rt = GetRt(instr);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> rd = GetRd(instr);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> sa = GetSa(instr);</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="comment">// Traditional mips nop == sll(zero_reg, zero_reg, 0)</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <span class="comment">// When marking non-zero type, use sll(zero_reg, at, type)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="comment">// to avoid use of mips ssnop and ehb special encodings</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="comment">// of the sll instruction.</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  Register nop_rt_reg = (type == 0) ? zero_reg : at;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="keywordtype">bool</span> ret = (opcode == SPECIAL &amp;&amp; <span class="keyword">function</span> == SLL &amp;&amp;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;              rd == <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(ToNumber(zero_reg)) &amp;&amp;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;              rt == static_cast&lt;uint32_t&gt;(ToNumber(nop_rt_reg)) &amp;&amp;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;              sa == type);</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="keywordflow">return</span> ret;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;}</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;int32_t Assembler::GetBranchOffset(Instr instr) {</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  DCHECK(IsBranch(instr));</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordflow">return</span> (static_cast&lt;int16_t&gt;(instr &amp; kImm16Mask)) &lt;&lt; 2;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;}</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="keywordtype">bool</span> Assembler::IsLw(Instr instr) {</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  <span class="keywordflow">return</span> (static_cast&lt;uint32_t&gt;(instr &amp; kOpcodeMask) == LW);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;}</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;int16_t Assembler::GetLwOffset(Instr instr) {</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  DCHECK(IsLw(instr));</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="keywordflow">return</span> ((instr &amp; kImm16Mask));</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;}</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;Instr Assembler::SetLwOffset(Instr instr, int16_t offset) {</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  DCHECK(IsLw(instr));</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="comment">// We actually create a new lw instruction based on the original one.</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  Instr temp_instr = LW | (instr &amp; kRsFieldMask) | (instr &amp; kRtFieldMask)</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;      | (offset &amp; kImm16Mask);</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="keywordflow">return</span> temp_instr;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;}</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="keywordtype">bool</span> Assembler::IsSw(Instr instr) {</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="keywordflow">return</span> (static_cast&lt;uint32_t&gt;(instr &amp; kOpcodeMask) == SW);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;}</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;Instr Assembler::SetSwOffset(Instr instr, int16_t offset) {</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  DCHECK(IsSw(instr));</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="keywordflow">return</span> ((instr &amp; ~kImm16Mask) | (offset &amp; kImm16Mask));</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;}</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="keywordtype">bool</span> Assembler::IsAddImmediate(Instr instr) {</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="keywordflow">return</span> ((instr &amp; kOpcodeMask) == ADDIU);</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;}</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;Instr Assembler::SetAddImmediateOffset(Instr instr, int16_t offset) {</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  DCHECK(IsAddImmediate(instr));</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <span class="keywordflow">return</span> ((instr &amp; ~kImm16Mask) | (offset &amp; kImm16Mask));</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;}</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="keywordtype">bool</span> Assembler::IsAndImmediate(Instr instr) {</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="keywordflow">return</span> GetOpcodeField(instr) == ANDI;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;}</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="keyword">static</span> Assembler::OffsetSize OffsetSizeInBits(Instr instr) {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="keywordflow">if</span> (IsMipsArchVariant(kMips32r6)) {</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="keywordflow">if</span> (Assembler::IsBc(instr)) {</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;      <span class="keywordflow">return</span> Assembler::OffsetSize::kOffset26;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Assembler::IsBzc(instr)) {</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;      <span class="keywordflow">return</span> Assembler::OffsetSize::kOffset21;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    }</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  }</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <span class="keywordflow">return</span> Assembler::OffsetSize::kOffset16;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;}</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> int32_t AddBranchOffset(<span class="keywordtype">int</span> pos, Instr instr) {</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="keywordtype">int</span> bits = OffsetSizeInBits(instr);</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <span class="keyword">const</span> int32_t mask = (1 &lt;&lt; bits) - 1;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  bits = 32 - bits;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <span class="comment">// Do NOT change this to &lt;&lt;2. We rely on arithmetic shifts here, assuming</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <span class="comment">// the compiler uses arithmetic shifts for signed integers.</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  int32_t imm = ((instr &amp; mask) &lt;&lt; bits) &gt;&gt; (bits - 2);</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <span class="keywordflow">if</span> (imm == kEndOfChain) {</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="comment">// EndOfChain sentinel is returned directly, not relative to pc or pos.</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="keywordflow">return</span> kEndOfChain;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="keywordflow">return</span> pos + Assembler::kBranchPCOffset + imm;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  }</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;}</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::CreateTargetAddress(Instr instr_lui, Instr instr_jic) {</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  DCHECK(IsLui(instr_lui) &amp;&amp; IsJicOrJialc(instr_jic));</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  int16_t jic_offset = GetImmediate16(instr_jic);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  int16_t lui_offset = GetImmediate16(instr_lui);</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="keywordflow">if</span> (jic_offset &lt; 0) {</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    lui_offset += kImm16Mask;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  }</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> lui_offset_u = (<span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(lui_offset)) &lt;&lt; kLuiShift;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> jic_offset_u = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(jic_offset) &amp; kImm16Mask;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="keywordflow">return</span> lui_offset_u | jic_offset_u;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;}</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment">// Use just lui and jic instructions. Insert lower part of the target address in</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment">// jic offset part. Since jic sign-extends offset and then add it with register,</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment">// before that addition, difference between upper part of the target address and</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">// upper part of the sign-extended offset (0xFFFF or 0x0000), will be inserted</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">// in jic register with lui instruction.</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="keywordtype">void</span> Assembler::UnpackTargetAddress(<a class="code" href="classuint32__t.html">uint32_t</a> address, int16_t&amp; lui_offset,</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                                    int16_t&amp; jic_offset) {</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  lui_offset = (address &amp; kHiMask) &gt;&gt; kLuiShift;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  jic_offset = address &amp; kLoMask;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="keywordflow">if</span> (jic_offset &lt; 0) {</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    lui_offset -= kImm16Mask;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  }</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;}</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="keywordtype">void</span> Assembler::UnpackTargetAddressUnsigned(<a class="code" href="classuint32__t.html">uint32_t</a> address,</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;                                            <a class="code" href="classuint32__t.html">uint32_t</a>&amp; lui_offset,</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;                                            <a class="code" href="classuint32__t.html">uint32_t</a>&amp; jic_offset) {</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  int16_t lui_offset16 = (address &amp; kHiMask) &gt;&gt; kLuiShift;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  int16_t jic_offset16 = address &amp; kLoMask;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <span class="keywordflow">if</span> (jic_offset16 &lt; 0) {</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    lui_offset16 -= kImm16Mask;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  }</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  lui_offset = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(lui_offset16) &amp; kImm16Mask;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  jic_offset = <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(jic_offset16) &amp; kImm16Mask;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;}</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="keywordtype">void</span> Assembler::PatchLuiOriImmediate(<span class="keywordtype">int</span> pc, int32_t imm, Instr instr_lui,</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;                                     Address offset_lui, Instr instr_ori,</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                                     Address offset_ori) {</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  DCHECK(IsLui(instr_lui));</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  DCHECK(IsOri(instr_ori));</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  instr_at_put(static_cast&lt;int&gt;(pc + offset_lui),</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;               instr_lui | ((imm &gt;&gt; kLuiShift) &amp; kImm16Mask));</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  instr_at_put(static_cast&lt;int&gt;(pc + offset_ori),</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;               instr_ori | (imm &amp; kImm16Mask));</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;}</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="keywordtype">void</span> Assembler::PatchLuiOriImmediate(Address pc, int32_t imm, Instr instr_lui,</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;                                     Address offset_lui, Instr instr_ori,</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                                     Address offset_ori) {</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  DCHECK(IsLui(instr_lui));</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  DCHECK(IsOri(instr_ori));</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  instr_at_put(pc + offset_lui, instr_lui | ((imm &gt;&gt; kLuiShift) &amp; kImm16Mask));</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  instr_at_put(pc + offset_ori, instr_ori | (imm &amp; kImm16Mask));</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;}</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;int32_t Assembler::GetLuiOriImmediate(Instr instr_lui, Instr instr_ori) {</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  DCHECK(IsLui(instr_lui));</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  DCHECK(IsOri(instr_ori));</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  int32_t imm;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  imm = (instr_lui &amp; <span class="keyword">static_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(kImm16Mask)) &lt;&lt; kLuiShift;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  imm |= (instr_ori &amp; <span class="keyword">static_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(kImm16Mask));</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="keywordflow">return</span> imm;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;}</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="keywordtype">int</span> Assembler::target_at(<span class="keywordtype">int</span> pos, <span class="keywordtype">bool</span> is_internal) {</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  Instr instr = instr_at(pos);</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="keywordflow">if</span> (is_internal) {</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <span class="keywordflow">if</span> (instr == 0) {</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;      <span class="keywordflow">return</span> kEndOfChain;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;      int32_t instr_address = <span class="keyword">reinterpret_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(buffer_ + pos);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;      <span class="keywordtype">int</span> delta = <span class="keyword">static_cast&lt;</span><span class="keywordtype">int</span><span class="keyword">&gt;</span>(instr_address - instr);</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;      DCHECK(pos &gt; delta);</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;      <span class="keywordflow">return</span> pos - delta;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    }</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  }</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="keywordflow">if</span> ((instr &amp; ~kImm16Mask) == 0) {</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    <span class="comment">// Emitted label constant, not part of a branch.</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="keywordflow">if</span> (instr == 0) {</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;       <span class="keywordflow">return</span> kEndOfChain;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;     } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;       int32_t imm18 =((instr &amp; <span class="keyword">static_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(kImm16Mask)) &lt;&lt; 16) &gt;&gt; 14;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;       <span class="keywordflow">return</span> (imm18 + pos);</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;     }</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  }</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  <span class="comment">// Check we have a branch or jump instruction.</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  DCHECK(IsBranch(instr) || IsLui(instr) || IsMov(instr, t8, ra));</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  <span class="keywordflow">if</span> (IsBranch(instr)) {</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="keywordflow">return</span> AddBranchOffset(pos, instr);</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsMov(instr, t8, ra)) {</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    int32_t imm32;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    Instr instr_lui = instr_at(pos + 2 * kInstrSize);</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    Instr instr_ori = instr_at(pos + 3 * kInstrSize);</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    imm32 = GetLuiOriImmediate(instr_lui, instr_ori);</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <span class="keywordflow">if</span> (imm32 == kEndOfJumpChain) {</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;      <span class="comment">// EndOfChain sentinel is returned directly, not relative to pc or pos.</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;      <span class="keywordflow">return</span> kEndOfChain;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    }</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <span class="keywordflow">return</span> pos + Assembler::kLongBranchPCOffset + imm32;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    DCHECK(IsLui(instr));</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <span class="keywordflow">if</span> (IsNal(instr_at(pos + kInstrSize))) {</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;      int32_t imm32;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;      Instr instr_lui = instr_at(pos + 0 * kInstrSize);</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;      Instr instr_ori = instr_at(pos + 2 * kInstrSize);</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;      imm32 = GetLuiOriImmediate(instr_lui, instr_ori);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;      <span class="keywordflow">if</span> (imm32 == kEndOfJumpChain) {</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;        <span class="comment">// EndOfChain sentinel is returned directly, not relative to pc or pos.</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;        <span class="keywordflow">return</span> kEndOfChain;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;      }</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;      <span class="keywordflow">return</span> pos + Assembler::kLongBranchPCOffset + imm32;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;      Instr instr1 = instr_at(pos + 0 * kInstrSize);</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;      Instr instr2 = instr_at(pos + 1 * kInstrSize);</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;      DCHECK(IsOri(instr2) || IsJicOrJialc(instr2));</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;      int32_t imm;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;      <span class="keywordflow">if</span> (IsJicOrJialc(instr2)) {</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;        imm = CreateTargetAddress(instr1, instr2);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;        imm = GetLuiOriImmediate(instr1, instr2);</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;      }</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;      <span class="keywordflow">if</span> (imm == kEndOfJumpChain) {</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        <span class="comment">// EndOfChain sentinel is returned directly, not relative to pc or pos.</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;        <span class="keywordflow">return</span> kEndOfChain;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;        <a class="code" href="classuint32__t.html">uint32_t</a> instr_address = <span class="keyword">reinterpret_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(buffer_ + pos);</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;        int32_t delta = instr_address - imm;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;        DCHECK(pos &gt; delta);</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;        <span class="keywordflow">return</span> pos - delta;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;      }</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    }</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  }</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;}</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> Instr SetBranchOffset(int32_t pos, int32_t target_pos,</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;                                    Instr instr) {</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  int32_t bits = OffsetSizeInBits(instr);</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  int32_t imm = target_pos - (pos + Assembler::kBranchPCOffset);</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  DCHECK_EQ(imm &amp; 3, 0);</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  imm &gt;&gt;= 2;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="keyword">const</span> int32_t mask = (1 &lt;&lt; bits) - 1;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  instr &amp;= ~mask;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  DCHECK(is_intn(imm, bits));</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <span class="keywordflow">return</span> instr | (imm &amp; mask);</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;}</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="keywordtype">void</span> Assembler::target_at_put(int32_t pos, int32_t target_pos,</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;                              <span class="keywordtype">bool</span> is_internal) {</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  Instr instr = instr_at(pos);</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keywordflow">if</span> (is_internal) {</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> imm = <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(buffer_) + target_pos;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    instr_at_put(pos, imm);</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  }</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="keywordflow">if</span> ((instr &amp; ~kImm16Mask) == 0) {</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    DCHECK(target_pos == kEndOfChain || target_pos &gt;= 0);</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    <span class="comment">// Emitted label constant, not part of a branch.</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <span class="comment">// Make label relative to Code pointer of generated Code object.</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    instr_at_put(pos, target_pos + (Code::kHeaderSize - kHeapObjectTag));</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  }</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  DCHECK(IsBranch(instr) || IsLui(instr) || IsMov(instr, t8, ra));</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="keywordflow">if</span> (IsBranch(instr)) {</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    instr = SetBranchOffset(pos, target_pos, instr);</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    instr_at_put(pos, instr);</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsMov(instr, t8, ra)) {</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    Instr instr_lui = instr_at(pos + 2 * kInstrSize);</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    Instr instr_ori = instr_at(pos + 3 * kInstrSize);</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    DCHECK(IsLui(instr_lui));</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    DCHECK(IsOri(instr_ori));</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    int32_t imm_short = target_pos - (pos + Assembler::kBranchPCOffset);</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    <span class="keywordflow">if</span> (is_int16(imm_short)) {</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;      <span class="comment">// Optimize by converting to regular branch with 16-bit</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;      <span class="comment">// offset</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;      Instr instr_b = BEQ;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;      instr_b = SetBranchOffset(pos, target_pos, instr_b);</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;      Instr instr_j = instr_at(pos + 5 * kInstrSize);</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;      Instr instr_branch_delay;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;      <span class="keywordflow">if</span> (IsJump(instr_j)) {</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;        <span class="comment">// Case when branch delay slot is protected.</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;        instr_branch_delay = nopInstr;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;        <span class="comment">// Case when branch delay slot is used.</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;        instr_branch_delay = instr_at(pos + 7 * kInstrSize);</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;      }</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;      instr_at_put(pos + 0 * kInstrSize, instr_b);</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;      instr_at_put(pos + 1 * kInstrSize, instr_branch_delay);</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;      int32_t imm = target_pos - (pos + Assembler::kLongBranchPCOffset);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;      DCHECK_EQ(imm &amp; 3, 0);</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;      instr_lui &amp;= ~kImm16Mask;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;      instr_ori &amp;= ~kImm16Mask;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;      PatchLuiOriImmediate(pos, imm, instr_lui, 2 * kInstrSize, instr_ori,</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;                           3 * kInstrSize);</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    }</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    DCHECK(IsLui(instr));</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    <span class="keywordflow">if</span> (IsNal(instr_at(pos + kInstrSize))) {</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;      Instr instr_lui = instr_at(pos + 0 * kInstrSize);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;      Instr instr_ori = instr_at(pos + 2 * kInstrSize);</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;      DCHECK(IsLui(instr_lui));</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;      DCHECK(IsOri(instr_ori));</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;      int32_t imm = target_pos - (pos + Assembler::kLongBranchPCOffset);</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;      DCHECK_EQ(imm &amp; 3, 0);</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;      <span class="keywordflow">if</span> (is_int16(imm + Assembler::kLongBranchPCOffset -</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;                   Assembler::kBranchPCOffset)) {</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;        <span class="comment">// Optimize by converting to regular branch and link with 16-bit</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;        <span class="comment">// offset.</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;        Instr instr_b = REGIMM | BGEZAL;  <span class="comment">// Branch and link.</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;        instr_b = SetBranchOffset(pos, target_pos, instr_b);</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;        <span class="comment">// Correct ra register to point to one instruction after jalr from</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;        <span class="comment">// TurboAssembler::BranchAndLinkLong.</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;        Instr instr_a = ADDIU | ra.code() &lt;&lt; kRsShift | ra.code() &lt;&lt; kRtShift |</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;                        kOptimizedBranchAndLinkLongReturnOffset;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;        instr_at_put(pos, instr_b);</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;        instr_at_put(pos + 1 * kInstrSize, instr_a);</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;        instr_lui &amp;= ~kImm16Mask;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;        instr_ori &amp;= ~kImm16Mask;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;        PatchLuiOriImmediate(pos, imm, instr_lui, 0 * kInstrSize, instr_ori,</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;                             2 * kInstrSize);</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;      }</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;      Instr instr1 = instr_at(pos + 0 * kInstrSize);</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;      Instr instr2 = instr_at(pos + 1 * kInstrSize);</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;      DCHECK(IsOri(instr2) || IsJicOrJialc(instr2));</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;      <a class="code" href="classuint32__t.html">uint32_t</a> imm = <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(buffer_) + target_pos;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;      DCHECK_EQ(imm &amp; 3, 0);</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;      DCHECK(IsLui(instr1) &amp;&amp; (IsJicOrJialc(instr2) || IsOri(instr2)));</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;      instr1 &amp;= ~kImm16Mask;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;      instr2 &amp;= ~kImm16Mask;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;      <span class="keywordflow">if</span> (IsJicOrJialc(instr2)) {</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;        <a class="code" href="classuint32__t.html">uint32_t</a> lui_offset_u, jic_offset_u;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;        UnpackTargetAddressUnsigned(imm, lui_offset_u, jic_offset_u);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;        instr_at_put(pos + 0 * kInstrSize, instr1 | lui_offset_u);</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;        instr_at_put(pos + 1 * kInstrSize, instr2 | jic_offset_u);</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;        PatchLuiOriImmediate(pos, imm, instr1, 0 * kInstrSize, instr2,</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;                             1 * kInstrSize);</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;      }</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    }</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  }</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;}</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="keywordtype">void</span> Assembler::print(<span class="keyword">const</span> Label* L) {</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <span class="keywordflow">if</span> (L-&gt;is_unused()) {</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    PrintF(<span class="stringliteral">&quot;unused label\n&quot;</span>);</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (L-&gt;is_bound()) {</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    PrintF(<span class="stringliteral">&quot;bound label to %d\n&quot;</span>, L-&gt;pos());</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (L-&gt;is_linked()) {</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    Label l;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    l.link_to(L-&gt;pos());</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    PrintF(<span class="stringliteral">&quot;unbound label&quot;</span>);</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    <span class="keywordflow">while</span> (l.is_linked()) {</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;      PrintF(<span class="stringliteral">&quot;@ %d &quot;</span>, l.pos());</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;      Instr instr = instr_at(l.pos());</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;      <span class="keywordflow">if</span> ((instr &amp; ~kImm16Mask) == 0) {</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;        PrintF(<span class="stringliteral">&quot;value\n&quot;</span>);</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;        PrintF(<span class="stringliteral">&quot;%d\n&quot;</span>, instr);</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;      }</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;      next(&amp;l, is_internal_reference(&amp;l));</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    }</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    PrintF(<span class="stringliteral">&quot;label in inconsistent state (pos = %d)\n&quot;</span>, L-&gt;pos_);</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  }</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;}</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="keywordtype">void</span> Assembler::bind_to(Label* L, <span class="keywordtype">int</span> pos) {</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  DCHECK(0 &lt;= pos &amp;&amp; pos &lt;= pc_offset());  <span class="comment">// Must have valid binding position.</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  int32_t trampoline_pos = kInvalidSlotPos;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="keywordtype">bool</span> is_internal = <span class="keyword">false</span>;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="keywordflow">if</span> (L-&gt;is_linked() &amp;&amp; !trampoline_emitted_) {</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    unbound_labels_count_--;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="keywordflow">if</span> (!is_internal_reference(L)) {</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;      next_buffer_check_ += kTrampolineSlotsSize;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    }</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  }</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <span class="keywordflow">while</span> (L-&gt;is_linked()) {</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    int32_t fixup_pos = L-&gt;pos();</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    int32_t dist = pos - fixup_pos;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    is_internal = is_internal_reference(L);</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    next(L, is_internal);  <span class="comment">// Call next before overwriting link with target at</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;                           <span class="comment">// fixup_pos.</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    Instr instr = instr_at(fixup_pos);</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    <span class="keywordflow">if</span> (is_internal) {</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;      target_at_put(fixup_pos, pos, is_internal);</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;      <span class="keywordflow">if</span> (IsBranch(instr)) {</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;        <span class="keywordtype">int</span> branch_offset = BranchOffset(instr);</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;        <span class="keywordflow">if</span> (dist &gt; branch_offset) {</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;          <span class="keywordflow">if</span> (trampoline_pos == kInvalidSlotPos) {</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;            trampoline_pos = get_trampoline_entry(fixup_pos);</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;            CHECK_NE(trampoline_pos, kInvalidSlotPos);</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;          }</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;          CHECK((trampoline_pos - fixup_pos) &lt;= branch_offset);</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;          target_at_put(fixup_pos, trampoline_pos, <span class="keyword">false</span>);</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;          fixup_pos = trampoline_pos;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;        }</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;        target_at_put(fixup_pos, pos, <span class="keyword">false</span>);</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;        target_at_put(fixup_pos, pos, <span class="keyword">false</span>);</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;      }</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    }</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  }</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  L-&gt;bind_to(pos);</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  <span class="comment">// Keep track of the last bound label so we don&#39;t eliminate any instructions</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="comment">// before a bound label.</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <span class="keywordflow">if</span> (pos &gt; last_bound_pos_)</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    last_bound_pos_ = pos;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;}</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="keywordtype">void</span> Assembler::bind(Label* L) {</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  DCHECK(!L-&gt;is_bound());  <span class="comment">// Label can only be bound once.</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  bind_to(L, pc_offset());</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;}</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="keywordtype">void</span> Assembler::next(Label* L, <span class="keywordtype">bool</span> is_internal) {</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  DCHECK(L-&gt;is_linked());</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <span class="keywordtype">int</span> link = target_at(L-&gt;pos(), is_internal);</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <span class="keywordflow">if</span> (link == kEndOfChain) {</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    L-&gt;Unuse();</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    DCHECK_GE(link, 0);</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    L-&gt;link_to(link);</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  }</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;}</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="keywordtype">bool</span> Assembler::is_near(Label* L) {</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  DCHECK(L-&gt;is_bound());</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="keywordflow">return</span> pc_offset() - L-&gt;pos() &lt; kMaxBranchOffset - 4 * kInstrSize;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;}</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="keywordtype">bool</span> Assembler::is_near(Label* L, OffsetSize bits) {</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  <span class="keywordflow">if</span> (L == <span class="keyword">nullptr</span> || !L-&gt;is_bound()) <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <span class="keywordflow">return</span> pc_offset() - L-&gt;pos() &lt; (1 &lt;&lt; (bits + 2 - 1)) - 1 - 5 * kInstrSize;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;}</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="keywordtype">bool</span> Assembler::is_near_branch(Label* L) {</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  DCHECK(L-&gt;is_bound());</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="keywordflow">return</span> IsMipsArchVariant(kMips32r6) ? is_near_r6(L) : is_near_pre_r6(L);</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;}</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="keywordtype">int</span> Assembler::BranchOffset(Instr instr) {</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="comment">// At pre-R6 and for other R6 branches the offset is 16 bits.</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordtype">int</span> bits = OffsetSize::kOffset16;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keywordflow">if</span> (IsMipsArchVariant(kMips32r6)) {</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> opcode = GetOpcodeField(instr);</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    <span class="keywordflow">switch</span> (opcode) {</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;      <span class="comment">// Checks BC or BALC.</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;      <span class="keywordflow">case</span> BC:</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;      <span class="keywordflow">case</span> BALC:</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;        bits = OffsetSize::kOffset26;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;      <span class="comment">// Checks BEQZC or BNEZC.</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;      <span class="keywordflow">case</span> POP66:</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;      <span class="keywordflow">case</span> POP76:</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;        <span class="keywordflow">if</span> (GetRsField(instr) != 0) bits = OffsetSize::kOffset21;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;      <span class="keywordflow">default</span>:</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    }</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  }</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordflow">return</span> (1 &lt;&lt; (bits + 2 - 1)) - 1;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;}</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">// We have to use a temporary register for things that can be relocated even</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">// if they can be encoded in the MIPS&#39;s 16 bits of immediate-offset instruction</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">// space.  There is no guarantee that the relocated location can be similarly</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">// encoded.</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="keywordtype">bool</span> Assembler::MustUseReg(RelocInfo::Mode rmode) {</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  <span class="keywordflow">return</span> !RelocInfo::IsNone(rmode);</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;}</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrRegister(Opcode opcode,</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;                                 Register rs,</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;                                 Register rt,</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;                                 Register rd,</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;                                 uint16_t sa,</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;                                 SecondaryField func) {</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  DCHECK(rd.is_valid() &amp;&amp; rs.is_valid() &amp;&amp; rt.is_valid() &amp;&amp; is_uint5(sa));</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  Instr instr = opcode | (rs.code() &lt;&lt; kRsShift) | (rt.code() &lt;&lt; kRtShift)</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;      | (rd.code() &lt;&lt; kRdShift) | (sa &lt;&lt; kSaShift) | func;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  emit(instr);</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;}</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrRegister(Opcode opcode,</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;                                 Register rs,</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;                                 Register rt,</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;                                 uint16_t msb,</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;                                 uint16_t lsb,</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;                                 SecondaryField func) {</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  DCHECK(rs.is_valid() &amp;&amp; rt.is_valid() &amp;&amp; is_uint5(msb) &amp;&amp; is_uint5(lsb));</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  Instr instr = opcode | (rs.code() &lt;&lt; kRsShift) | (rt.code() &lt;&lt; kRtShift)</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;      | (msb &lt;&lt; kRdShift) | (lsb &lt;&lt; kSaShift) | func;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  emit(instr);</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;}</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrRegister(Opcode opcode,</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;                                 SecondaryField fmt,</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;                                 FPURegister ft,</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;                                 FPURegister fs,</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;                                 FPURegister fd,</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;                                 SecondaryField func) {</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  DCHECK(fd.is_valid() &amp;&amp; fs.is_valid() &amp;&amp; ft.is_valid());</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  Instr instr = opcode | fmt | (ft.code() &lt;&lt; kFtShift) | (fs.code() &lt;&lt; kFsShift)</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;      | (fd.code() &lt;&lt; kFdShift) | func;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  emit(instr);</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;}</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrRegister(Opcode opcode,</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;                                 FPURegister fr,</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;                                 FPURegister ft,</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;                                 FPURegister fs,</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;                                 FPURegister fd,</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;                                 SecondaryField func) {</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  DCHECK(fd.is_valid() &amp;&amp; fr.is_valid() &amp;&amp; fs.is_valid() &amp;&amp; ft.is_valid());</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  Instr instr = opcode | (fr.code() &lt;&lt; kFrShift) | (ft.code() &lt;&lt; kFtShift)</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;      | (fs.code() &lt;&lt; kFsShift) | (fd.code() &lt;&lt; kFdShift) | func;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  emit(instr);</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;}</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrRegister(Opcode opcode,</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;                                 SecondaryField fmt,</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;                                 Register rt,</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;                                 FPURegister fs,</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;                                 FPURegister fd,</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;                                 SecondaryField func) {</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  DCHECK(fd.is_valid() &amp;&amp; fs.is_valid() &amp;&amp; rt.is_valid());</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  Instr instr = opcode | fmt | (rt.code() &lt;&lt; kRtShift)</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;      | (fs.code() &lt;&lt; kFsShift) | (fd.code() &lt;&lt; kFdShift) | func;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;  emit(instr);</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;}</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrRegister(Opcode opcode,</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;                                 SecondaryField fmt,</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;                                 Register rt,</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;                                 FPUControlRegister fs,</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;                                 SecondaryField func) {</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  DCHECK(fs.is_valid() &amp;&amp; rt.is_valid());</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  Instr instr =</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;      opcode | fmt | (rt.code() &lt;&lt; kRtShift) | (fs.code() &lt;&lt; kFsShift) | func;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  emit(instr);</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;}</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">// Instructions with immediate value.</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">// Registers are in the order of the instruction encoding, from left to right.</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrImmediate(Opcode opcode, Register rs, Register rt,</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;                                  int32_t j,</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;                                  CompactBranchType is_compact_branch) {</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  DCHECK(rs.is_valid() &amp;&amp; rt.is_valid() &amp;&amp; (is_int16(j) || is_uint16(j)));</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  Instr instr = opcode | (rs.code() &lt;&lt; kRsShift) | (rt.code() &lt;&lt; kRtShift)</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;      | (j &amp; kImm16Mask);</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  emit(instr, is_compact_branch);</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;}</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrImmediate(Opcode opcode, Register base, Register rt,</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;                                  int32_t offset9, <span class="keywordtype">int</span> bit6,</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;                                  SecondaryField func) {</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;  DCHECK(base.is_valid() &amp;&amp; rt.is_valid() &amp;&amp; is_int9(offset9) &amp;&amp;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;         is_uint1(bit6));</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  Instr instr = opcode | (base.code() &lt;&lt; kBaseShift) | (rt.code() &lt;&lt; kRtShift) |</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;                ((offset9 &lt;&lt; kImm9Shift) &amp; kImm9Mask) | bit6 &lt;&lt; kBit6Shift |</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;                func;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  emit(instr);</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;}</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrImmediate(Opcode opcode, Register rs, SecondaryField SF,</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;                                  int32_t j,</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;                                  CompactBranchType is_compact_branch) {</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  DCHECK(rs.is_valid() &amp;&amp; (is_int16(j) || is_uint16(j)));</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  Instr instr = opcode | (rs.code() &lt;&lt; kRsShift) | SF | (j &amp; kImm16Mask);</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  emit(instr, is_compact_branch);</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;}</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrImmediate(Opcode opcode, Register rs, FPURegister ft,</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;                                  int32_t j,</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;                                  CompactBranchType is_compact_branch) {</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  DCHECK(rs.is_valid() &amp;&amp; ft.is_valid() &amp;&amp; (is_int16(j) || is_uint16(j)));</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  Instr instr = opcode | (rs.code() &lt;&lt; kRsShift) | (ft.code() &lt;&lt; kFtShift)</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;      | (j &amp; kImm16Mask);</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  emit(instr, is_compact_branch);</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;}</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrImmediate(Opcode opcode, Register rs, int32_t offset21,</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;                                  CompactBranchType is_compact_branch) {</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  DCHECK(rs.is_valid() &amp;&amp; (is_int21(offset21)));</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  Instr instr = opcode | (rs.code() &lt;&lt; kRsShift) | (offset21 &amp; kImm21Mask);</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  emit(instr, is_compact_branch);</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;}</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrImmediate(Opcode opcode, Register rs,</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;                                  <a class="code" href="classuint32__t.html">uint32_t</a> offset21) {</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  DCHECK(rs.is_valid() &amp;&amp; (is_uint21(offset21)));</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  Instr instr = opcode | (rs.code() &lt;&lt; kRsShift) | (offset21 &amp; kImm21Mask);</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  emit(instr);</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;}</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrImmediate(Opcode opcode, int32_t offset26,</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;                                  CompactBranchType is_compact_branch) {</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  DCHECK(is_int26(offset26));</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  Instr instr = opcode | (offset26 &amp; kImm26Mask);</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  emit(instr, is_compact_branch);</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;}</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrJump(Opcode opcode,</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;                             <a class="code" href="classuint32__t.html">uint32_t</a> address) {</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  DCHECK(is_uint26(address));</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  Instr instr = opcode | address;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  emit(instr);</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;}</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">// MSA instructions</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrMsaI8(SecondaryField operation, <a class="code" href="classuint32__t.html">uint32_t</a> imm8,</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;                              MSARegister ws, MSARegister wd) {</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  DCHECK(ws.is_valid() &amp;&amp; wd.is_valid() &amp;&amp; is_uint8(imm8));</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  Instr instr = MSA | operation | ((imm8 &amp; kImm8Mask) &lt;&lt; kWtShift) |</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;                (ws.code() &lt;&lt; kWsShift) | (wd.code() &lt;&lt; kWdShift);</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  emit(instr);</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;}</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrMsaI5(SecondaryField operation, SecondaryField df,</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;                              int32_t imm5, MSARegister ws, MSARegister wd) {</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  DCHECK(ws.is_valid() &amp;&amp; wd.is_valid());</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  DCHECK((operation == MAXI_S) || (operation == MINI_S) ||</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;                 (operation == CEQI) || (operation == CLTI_S) ||</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;                 (operation == CLEI_S)</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;             ? is_int5(imm5)</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;             : is_uint5(imm5));</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  Instr instr = MSA | operation | df | ((imm5 &amp; kImm5Mask) &lt;&lt; kWtShift) |</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;                (ws.code() &lt;&lt; kWsShift) | (wd.code() &lt;&lt; kWdShift);</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  emit(instr);</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;}</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrMsaBit(SecondaryField operation, SecondaryField df,</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;                               <a class="code" href="classuint32__t.html">uint32_t</a> m, MSARegister ws, MSARegister wd) {</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  DCHECK(ws.is_valid() &amp;&amp; wd.is_valid() &amp;&amp; is_valid_msa_df_m(df, m));</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  Instr instr = MSA | operation | df | (m &lt;&lt; kWtShift) |</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;                (ws.code() &lt;&lt; kWsShift) | (wd.code() &lt;&lt; kWdShift);</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  emit(instr);</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;}</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrMsaI10(SecondaryField operation, SecondaryField df,</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;                               int32_t imm10, MSARegister wd) {</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  DCHECK(wd.is_valid() &amp;&amp; is_int10(imm10));</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  Instr instr = MSA | operation | df | ((imm10 &amp; kImm10Mask) &lt;&lt; kWsShift) |</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;                (wd.code() &lt;&lt; kWdShift);</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  emit(instr);</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;}</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> RegType&gt;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrMsa3R(SecondaryField operation, SecondaryField df,</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;                              RegType t, MSARegister ws, MSARegister wd) {</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  DCHECK(t.is_valid() &amp;&amp; ws.is_valid() &amp;&amp; wd.is_valid());</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  Instr instr = MSA | operation | df | (t.code() &lt;&lt; kWtShift) |</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;                (ws.code() &lt;&lt; kWsShift) | (wd.code() &lt;&lt; kWdShift);</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  emit(instr);</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;}</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> DstType, <span class="keyword">typename</span> SrcType&gt;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrMsaElm(SecondaryField operation, SecondaryField df,</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;                               <a class="code" href="classuint32__t.html">uint32_t</a> n, SrcType src, DstType dst) {</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;  DCHECK(src.is_valid() &amp;&amp; dst.is_valid() &amp;&amp; is_valid_msa_df_n(df, n));</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  Instr instr = MSA | operation | df | (n &lt;&lt; kWtShift) |</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;                (src.code() &lt;&lt; kWsShift) | (dst.code() &lt;&lt; kWdShift) |</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;                MSA_ELM_MINOR;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  emit(instr);</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;}</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrMsa3RF(SecondaryField operation, <a class="code" href="classuint32__t.html">uint32_t</a> df,</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;                               MSARegister wt, MSARegister ws, MSARegister wd) {</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  DCHECK(wt.is_valid() &amp;&amp; ws.is_valid() &amp;&amp; wd.is_valid());</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  DCHECK_LT(df, 2);</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  Instr instr = MSA | operation | (df &lt;&lt; 21) | (wt.code() &lt;&lt; kWtShift) |</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;                (ws.code() &lt;&lt; kWsShift) | (wd.code() &lt;&lt; kWdShift);</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  emit(instr);</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;}</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrMsaVec(SecondaryField operation, MSARegister wt,</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;                               MSARegister ws, MSARegister wd) {</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  DCHECK(wt.is_valid() &amp;&amp; ws.is_valid() &amp;&amp; wd.is_valid());</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  Instr instr = MSA | operation | (wt.code() &lt;&lt; kWtShift) |</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;                (ws.code() &lt;&lt; kWsShift) | (wd.code() &lt;&lt; kWdShift) |</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;                MSA_VEC_2R_2RF_MINOR;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  emit(instr);</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;}</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrMsaMI10(SecondaryField operation, int32_t s10,</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;                                Register rs, MSARegister wd) {</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  DCHECK(rs.is_valid() &amp;&amp; wd.is_valid() &amp;&amp; is_int10(s10));</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  Instr instr = MSA | operation | ((s10 &amp; kImm10Mask) &lt;&lt; kWtShift) |</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;                (rs.code() &lt;&lt; kWsShift) | (wd.code() &lt;&lt; kWdShift);</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;  emit(instr);</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;}</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrMsa2R(SecondaryField operation, SecondaryField df,</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;                              MSARegister ws, MSARegister wd) {</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  DCHECK(ws.is_valid() &amp;&amp; wd.is_valid());</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  Instr instr = MSA | MSA_2R_FORMAT | operation | df | (ws.code() &lt;&lt; kWsShift) |</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;                (wd.code() &lt;&lt; kWdShift) | MSA_VEC_2R_2RF_MINOR;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  emit(instr);</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;}</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrMsa2RF(SecondaryField operation, SecondaryField df,</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;                               MSARegister ws, MSARegister wd) {</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  DCHECK(ws.is_valid() &amp;&amp; wd.is_valid());</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  Instr instr = MSA | MSA_2RF_FORMAT | operation | df |</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;                (ws.code() &lt;&lt; kWsShift) | (wd.code() &lt;&lt; kWdShift) |</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;                MSA_VEC_2R_2RF_MINOR;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  emit(instr);</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;}</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="keywordtype">void</span> Assembler::GenInstrMsaBranch(SecondaryField operation, MSARegister wt,</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;                                  int32_t offset16) {</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  DCHECK(wt.is_valid() &amp;&amp; is_int16(offset16));</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  Instr instr =</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;      COP1 | operation | (wt.code() &lt;&lt; kWtShift) | (offset16 &amp; kImm16Mask);</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;  emit(instr);</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;}</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">// Returns the next free trampoline entry.</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;int32_t Assembler::get_trampoline_entry(int32_t pos) {</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  int32_t trampoline_entry = kInvalidSlotPos;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;  <span class="keywordflow">if</span> (!internal_trampoline_exception_) {</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    <span class="keywordflow">if</span> (trampoline_.start() &gt; pos) {</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;     trampoline_entry = trampoline_.take_slot();</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    }</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    <span class="keywordflow">if</span> (kInvalidSlotPos == trampoline_entry) {</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;      internal_trampoline_exception_ = <span class="keyword">true</span>;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    }</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  }</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;  <span class="keywordflow">return</span> trampoline_entry;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;}</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::jump_address(Label* L) {</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  int32_t target_pos;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  <span class="keywordflow">if</span> (L-&gt;is_bound()) {</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    target_pos = L-&gt;pos();</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    <span class="keywordflow">if</span> (L-&gt;is_linked()) {</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;      target_pos = L-&gt;pos();  <span class="comment">// L&#39;s link.</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;      L-&gt;link_to(pc_offset());</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;      L-&gt;link_to(pc_offset());</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;      <span class="keywordflow">return</span> kEndOfJumpChain;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    }</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  }</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> imm = <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(buffer_) + target_pos;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  DCHECK_EQ(imm &amp; 3, 0);</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <span class="keywordflow">return</span> imm;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;}</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<a class="code" href="classuint32__t.html">uint32_t</a> Assembler::branch_long_offset(Label* L) {</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  int32_t target_pos;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <span class="keywordflow">if</span> (L-&gt;is_bound()) {</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    target_pos = L-&gt;pos();</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    <span class="keywordflow">if</span> (L-&gt;is_linked()) {</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;      target_pos = L-&gt;pos();  <span class="comment">// L&#39;s link.</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;      L-&gt;link_to(pc_offset());</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;      L-&gt;link_to(pc_offset());</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;      <span class="keywordflow">return</span> kEndOfJumpChain;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    }</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  }</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  DCHECK(is_int32(static_cast&lt;int64_t&gt;(target_pos) -</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;                  static_cast&lt;int64_t&gt;(pc_offset() + kLongBranchPCOffset)));</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  int32_t offset = target_pos - (pc_offset() + kLongBranchPCOffset);</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;  DCHECK_EQ(offset &amp; 3, 0);</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;  <span class="keywordflow">return</span> offset;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;}</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;int32_t Assembler::branch_offset_helper(Label* L, OffsetSize bits) {</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  int32_t target_pos;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;  int32_t pad = IsPrevInstrCompactBranch() ? kInstrSize : 0;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <span class="keywordflow">if</span> (L-&gt;is_bound()) {</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    target_pos = L-&gt;pos();</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <span class="keywordflow">if</span> (L-&gt;is_linked()) {</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;      target_pos = L-&gt;pos();</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;      L-&gt;link_to(pc_offset() + pad);</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;      L-&gt;link_to(pc_offset() + pad);</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;      <span class="keywordflow">if</span> (!trampoline_emitted_) {</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;        unbound_labels_count_++;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;        next_buffer_check_ -= kTrampolineSlotsSize;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;      }</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;      <span class="keywordflow">return</span> kEndOfChain;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    }</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  }</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  int32_t offset = target_pos - (pc_offset() + kBranchPCOffset + pad);</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;  DCHECK(is_intn(offset, bits + 2));</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  DCHECK_EQ(offset &amp; 3, 0);</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  <span class="keywordflow">return</span> offset;</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;}</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="keywordtype">void</span> Assembler::label_at_put(Label* L, <span class="keywordtype">int</span> at_offset) {</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;  <span class="keywordtype">int</span> target_pos;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  <span class="keywordflow">if</span> (L-&gt;is_bound()) {</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    target_pos = L-&gt;pos();</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    instr_at_put(at_offset, target_pos + (Code::kHeaderSize - kHeapObjectTag));</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;    <span class="keywordflow">if</span> (L-&gt;is_linked()) {</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;      target_pos = L-&gt;pos();  <span class="comment">// L&#39;s link.</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;      int32_t imm18 = target_pos - at_offset;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;      DCHECK_EQ(imm18 &amp; 3, 0);</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;      int32_t imm16 = imm18 &gt;&gt; 2;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;      DCHECK(is_int16(imm16));</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;      instr_at_put(at_offset, (imm16 &amp; kImm16Mask));</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;      target_pos = kEndOfChain;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;      instr_at_put(at_offset, 0);</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;      <span class="keywordflow">if</span> (!trampoline_emitted_) {</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;        unbound_labels_count_++;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;        next_buffer_check_ -= kTrampolineSlotsSize;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;      }</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    }</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    L-&gt;link_to(at_offset);</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;  }</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;}</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">//------- Branch and jump instructions --------</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="keywordtype">void</span> Assembler::b(int16_t offset) {</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;  beq(zero_reg, zero_reg, offset);</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;}</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="keywordtype">void</span> Assembler::bal(int16_t offset) {</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;  bgezal(zero_reg, offset);</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;}</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="keywordtype">void</span> Assembler::bc(int32_t offset) {</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  GenInstrImmediate(BC, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;}</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="keywordtype">void</span> Assembler::balc(int32_t offset) {</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  GenInstrImmediate(BALC, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;}</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="keywordtype">void</span> Assembler::beq(Register rs, Register rt, int16_t offset) {</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;  GenInstrImmediate(BEQ, rs, rt, offset);</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;}</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="keywordtype">void</span> Assembler::bgez(Register rs, int16_t offset) {</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  GenInstrImmediate(REGIMM, rs, BGEZ, offset);</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;}</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="keywordtype">void</span> Assembler::bgezc(Register rt, int16_t offset) {</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  DCHECK(rt != zero_reg);</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  GenInstrImmediate(BLEZL, rt, rt, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;}</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="keywordtype">void</span> Assembler::bgeuc(Register rs, Register rt, int16_t offset) {</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  DCHECK(rs != zero_reg);</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  DCHECK(rt != zero_reg);</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;  DCHECK(rs.code() != rt.code());</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;  GenInstrImmediate(BLEZ, rs, rt, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;}</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="keywordtype">void</span> Assembler::bgec(Register rs, Register rt, int16_t offset) {</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;  DCHECK(rs != zero_reg);</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;  DCHECK(rt != zero_reg);</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  DCHECK(rs.code() != rt.code());</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;  GenInstrImmediate(BLEZL, rs, rt, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;}</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="keywordtype">void</span> Assembler::bgezal(Register rs, int16_t offset) {</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  DCHECK(!IsMipsArchVariant(kMips32r6) || rs == zero_reg);</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  DCHECK(rs != ra);</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  GenInstrImmediate(REGIMM, rs, BGEZAL, offset);</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;}</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="keywordtype">void</span> Assembler::bgtz(Register rs, int16_t offset) {</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  GenInstrImmediate(BGTZ, rs, zero_reg, offset);</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;}</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="keywordtype">void</span> Assembler::bgtzc(Register rt, int16_t offset) {</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;  DCHECK(rt != zero_reg);</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  GenInstrImmediate(BGTZL, zero_reg, rt, offset,</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;                    CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;}</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="keywordtype">void</span> Assembler::blez(Register rs, int16_t offset) {</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  GenInstrImmediate(BLEZ, rs, zero_reg, offset);</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;}</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="keywordtype">void</span> Assembler::blezc(Register rt, int16_t offset) {</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  DCHECK(rt != zero_reg);</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  GenInstrImmediate(BLEZL, zero_reg, rt, offset,</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;                    CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;}</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="keywordtype">void</span> Assembler::bltzc(Register rt, int16_t offset) {</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  DCHECK(rt != zero_reg);</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;  GenInstrImmediate(BGTZL, rt, rt, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;}</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="keywordtype">void</span> Assembler::bltuc(Register rs, Register rt, int16_t offset) {</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;  DCHECK(rs != zero_reg);</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  DCHECK(rt != zero_reg);</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  DCHECK(rs.code() != rt.code());</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  GenInstrImmediate(BGTZ, rs, rt, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;}</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="keywordtype">void</span> Assembler::bltc(Register rs, Register rt, int16_t offset) {</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  DCHECK(rs != zero_reg);</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  DCHECK(rt != zero_reg);</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;  DCHECK(rs.code() != rt.code());</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  GenInstrImmediate(BGTZL, rs, rt, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;}</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="keywordtype">void</span> Assembler::bltz(Register rs, int16_t offset) {</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;  GenInstrImmediate(REGIMM, rs, BLTZ, offset);</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;}</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="keywordtype">void</span> Assembler::bltzal(Register rs, int16_t offset) {</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  DCHECK(!IsMipsArchVariant(kMips32r6) || rs == zero_reg);</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  DCHECK(rs != ra);</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  GenInstrImmediate(REGIMM, rs, BLTZAL, offset);</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;}</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="keywordtype">void</span> Assembler::bne(Register rs, Register rt, int16_t offset) {</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;  GenInstrImmediate(BNE, rs, rt, offset);</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;}</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="keywordtype">void</span> Assembler::bovc(Register rs, Register rt, int16_t offset) {</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <span class="keywordflow">if</span> (rs.code() &gt;= rt.code()) {</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;    GenInstrImmediate(ADDI, rs, rt, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    GenInstrImmediate(ADDI, rt, rs, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  }</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;}</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="keywordtype">void</span> Assembler::bnvc(Register rs, Register rt, int16_t offset) {</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;  <span class="keywordflow">if</span> (rs.code() &gt;= rt.code()) {</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;    GenInstrImmediate(DADDI, rs, rt, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    GenInstrImmediate(DADDI, rt, rs, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  }</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;}</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="keywordtype">void</span> Assembler::blezalc(Register rt, int16_t offset) {</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  DCHECK(rt != zero_reg);</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  DCHECK(rt != ra);</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  GenInstrImmediate(BLEZ, zero_reg, rt, offset,</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;                    CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;}</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="keywordtype">void</span> Assembler::bgezalc(Register rt, int16_t offset) {</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  DCHECK(rt != zero_reg);</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  DCHECK(rt != ra);</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  GenInstrImmediate(BLEZ, rt, rt, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;}</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="keywordtype">void</span> Assembler::bgezall(Register rs, int16_t offset) {</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;  DCHECK(!IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;  DCHECK(rs != zero_reg);</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;  DCHECK(rs != ra);</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  GenInstrImmediate(REGIMM, rs, BGEZALL, offset);</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;}</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="keywordtype">void</span> Assembler::bltzalc(Register rt, int16_t offset) {</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;  DCHECK(rt != zero_reg);</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  DCHECK(rt != ra);</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  GenInstrImmediate(BGTZ, rt, rt, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;}</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="keywordtype">void</span> Assembler::bgtzalc(Register rt, int16_t offset) {</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  DCHECK(rt != zero_reg);</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  DCHECK(rt != ra);</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  GenInstrImmediate(BGTZ, zero_reg, rt, offset,</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;                    CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;}</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="keywordtype">void</span> Assembler::beqzalc(Register rt, int16_t offset) {</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;  DCHECK(rt != zero_reg);</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  DCHECK(rt != ra);</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;  GenInstrImmediate(ADDI, zero_reg, rt, offset,</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;                    CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;}</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="keywordtype">void</span> Assembler::bnezalc(Register rt, int16_t offset) {</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;  DCHECK(rt != zero_reg);</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;  DCHECK(rt != ra);</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  GenInstrImmediate(DADDI, zero_reg, rt, offset,</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;                    CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;}</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="keywordtype">void</span> Assembler::beqc(Register rs, Register rt, int16_t offset) {</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;  DCHECK(rs.code() != rt.code() &amp;&amp; rs.code() != 0 &amp;&amp; rt.code() != 0);</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  <span class="keywordflow">if</span> (rs.code() &lt; rt.code()) {</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;    GenInstrImmediate(ADDI, rs, rt, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;    GenInstrImmediate(ADDI, rt, rs, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;  }</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;}</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="keywordtype">void</span> Assembler::beqzc(Register rs, int32_t offset) {</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;  DCHECK(rs != zero_reg);</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;  GenInstrImmediate(POP66, rs, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;}</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="keywordtype">void</span> Assembler::bnec(Register rs, Register rt, int16_t offset) {</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;  DCHECK(rs.code() != rt.code() &amp;&amp; rs.code() != 0 &amp;&amp; rt.code() != 0);</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;  <span class="keywordflow">if</span> (rs.code() &lt; rt.code()) {</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;    GenInstrImmediate(DADDI, rs, rt, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;    GenInstrImmediate(DADDI, rt, rs, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;  }</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;}</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="keywordtype">void</span> Assembler::bnezc(Register rs, int32_t offset) {</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;  DCHECK(rs != zero_reg);</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  GenInstrImmediate(POP76, rs, offset, CompactBranchType::COMPACT_BRANCH);</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;}</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="keywordtype">void</span> Assembler::j(int32_t target) {</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#if DEBUG</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  <span class="comment">// Get pc of delay slot.</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> ipc = <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(pc_ + 1 * kInstrSize);</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;  <span class="keywordtype">bool</span> in_range = ((ipc ^ <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(target)) &gt;&gt;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;                   (kImm26Bits + kImmFieldShift)) == 0;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;  DCHECK(in_range &amp;&amp; ((target &amp; 3) == 0));</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;  GenInstrJump(J, (target &gt;&gt; 2) &amp; kImm26Mask);</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;}</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="keywordtype">void</span> Assembler::jr(Register rs) {</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  <span class="keywordflow">if</span> (!IsMipsArchVariant(kMips32r6)) {</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;    BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    GenInstrRegister(SPECIAL, rs, zero_reg, zero_reg, 0, JR);</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;    BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;    jalr(rs, zero_reg);</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  }</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;}</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="keywordtype">void</span> Assembler::jal(int32_t target) {</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;  <span class="comment">// Get pc of delay slot.</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> ipc = <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(pc_ + 1 * kInstrSize);</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;  <span class="keywordtype">bool</span> in_range = ((ipc ^ <span class="keyword">static_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(target)) &gt;&gt;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;                   (kImm26Bits + kImmFieldShift)) == 0;</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  DCHECK(in_range &amp;&amp; ((target &amp; 3) == 0));</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;  GenInstrJump(JAL, (target &gt;&gt; 2) &amp; kImm26Mask);</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;}</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="keywordtype">void</span> Assembler::jalr(Register rs, Register rd) {</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;  DCHECK(rs.code() != rd.code());</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;  GenInstrRegister(SPECIAL, rs, zero_reg, rd, 0, JALR);</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;}</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="keywordtype">void</span> Assembler::jic(Register rt, int16_t offset) {</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;  GenInstrImmediate(POP66, zero_reg, rt, offset);</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;}</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="keywordtype">void</span> Assembler::jialc(Register rt, int16_t offset) {</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;  GenInstrImmediate(POP76, zero_reg, rt, offset);</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;}</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment">// -------Data-processing-instructions---------</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment">// Arithmetic.</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="keywordtype">void</span> Assembler::addu(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, ADDU);</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;}</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="keywordtype">void</span> Assembler::addiu(Register rd, Register rs, int32_t j) {</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;  GenInstrImmediate(ADDIU, rs, rd, j);</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;}</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="keywordtype">void</span> Assembler::subu(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, SUBU);</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;}</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="keywordtype">void</span> Assembler::mul(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;  <span class="keywordflow">if</span> (!IsMipsArchVariant(kMips32r6)) {</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;    GenInstrRegister(SPECIAL2, rs, rt, rd, 0, MUL);</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;    GenInstrRegister(SPECIAL, rs, rt, rd, MUL_OP, MUL_MUH);</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;  }</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;}</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="keywordtype">void</span> Assembler::mulu(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, MUL_OP, MUL_MUH_U);</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;}</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="keywordtype">void</span> Assembler::muh(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, MUH_OP, MUL_MUH);</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;}</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="keywordtype">void</span> Assembler::muhu(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, MUH_OP, MUL_MUH_U);</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;}</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="keywordtype">void</span> Assembler::mod(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, MOD_OP, DIV_MOD);</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;}</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="keywordtype">void</span> Assembler::modu(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, MOD_OP, DIV_MOD_U);</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;}</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="keywordtype">void</span> Assembler::mult(Register rs, Register rt) {</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, zero_reg, 0, MULT);</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;}</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="keywordtype">void</span> Assembler::multu(Register rs, Register rt) {</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, zero_reg, 0, MULTU);</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;}</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="keywordtype">void</span> Assembler::div(Register rs, Register rt) {</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, zero_reg, 0, DIV);</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;}</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="keywordtype">void</span> Assembler::div(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, DIV_OP, DIV_MOD);</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;}</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="keywordtype">void</span> Assembler::divu(Register rs, Register rt) {</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, zero_reg, 0, DIVU);</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;}</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="keywordtype">void</span> Assembler::divu(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, DIV_OP, DIV_MOD_U);</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;}</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment">// Logical.</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="keywordtype">void</span> Assembler::and_(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, AND);</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;}</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="keywordtype">void</span> Assembler::andi(Register rt, Register rs, int32_t j) {</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;  DCHECK(is_uint16(j));</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;  GenInstrImmediate(ANDI, rs, rt, j);</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;}</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="keywordtype">void</span> Assembler::or_(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, OR);</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;}</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="keywordtype">void</span> Assembler::ori(Register rt, Register rs, int32_t j) {</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;  DCHECK(is_uint16(j));</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;  GenInstrImmediate(ORI, rs, rt, j);</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;}</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="keywordtype">void</span> Assembler::xor_(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, XOR);</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;}</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="keywordtype">void</span> Assembler::xori(Register rt, Register rs, int32_t j) {</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;  DCHECK(is_uint16(j));</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;  GenInstrImmediate(XORI, rs, rt, j);</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;}</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="keywordtype">void</span> Assembler::nor(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, NOR);</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;}</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment">// Shifts.</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="keywordtype">void</span> Assembler::sll(Register rd,</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;                    Register rt,</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;                    uint16_t sa,</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;                    <span class="keywordtype">bool</span> coming_from_nop) {</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;  <span class="comment">// Don&#39;t allow nop instructions in the form sll zero_reg, zero_reg to be</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;  <span class="comment">// generated using the sll instruction. They must be generated using</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;  <span class="comment">// nop(int/NopMarkerTypes).</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;  DCHECK(coming_from_nop || !(rd == zero_reg &amp;&amp; rt == zero_reg));</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;  GenInstrRegister(SPECIAL, zero_reg, rt, rd, sa &amp; 0x1F, SLL);</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;}</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="keywordtype">void</span> Assembler::sllv(Register rd, Register rt, Register rs) {</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, SLLV);</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;}</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="keywordtype">void</span> Assembler::srl(Register rd, Register rt, uint16_t sa) {</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;  GenInstrRegister(SPECIAL, zero_reg, rt, rd, sa &amp; 0x1F, SRL);</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;}</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="keywordtype">void</span> Assembler::srlv(Register rd, Register rt, Register rs) {</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, SRLV);</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;}</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="keywordtype">void</span> Assembler::sra(Register rd, Register rt, uint16_t sa) {</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;  GenInstrRegister(SPECIAL, zero_reg, rt, rd, sa &amp; 0x1F, SRA);</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;}</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="keywordtype">void</span> Assembler::srav(Register rd, Register rt, Register rs) {</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, SRAV);</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;}</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="keywordtype">void</span> Assembler::rotr(Register rd, Register rt, uint16_t sa) {</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;  <span class="comment">// Should be called via MacroAssembler::Ror.</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;  DCHECK(rd.is_valid() &amp;&amp; rt.is_valid() &amp;&amp; is_uint5(sa));</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  Instr instr = SPECIAL | (1 &lt;&lt; kRsShift) | (rt.code() &lt;&lt; kRtShift)</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;      | (rd.code() &lt;&lt; kRdShift) | (sa &lt;&lt; kSaShift) | SRL;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;  emit(instr);</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;}</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="keywordtype">void</span> Assembler::rotrv(Register rd, Register rt, Register rs) {</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;  <span class="comment">// Should be called via MacroAssembler::Ror.</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;  DCHECK(rd.is_valid() &amp;&amp; rt.is_valid() &amp;&amp; rs.is_valid());</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;  Instr instr = SPECIAL | (rs.code() &lt;&lt; kRsShift) | (rt.code() &lt;&lt; kRtShift)</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;     | (rd.code() &lt;&lt; kRdShift) | (1 &lt;&lt; kSaShift) | SRLV;</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;  emit(instr);</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;}</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="keywordtype">void</span> Assembler::lsa(Register rd, Register rt, Register rs, uint8_t sa) {</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;  DCHECK(rd.is_valid() &amp;&amp; rt.is_valid() &amp;&amp; rs.is_valid());</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;  DCHECK_LE(sa, 3);</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;  Instr instr = SPECIAL | rs.code() &lt;&lt; kRsShift | rt.code() &lt;&lt; kRtShift |</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;                rd.code() &lt;&lt; kRdShift | sa &lt;&lt; kSaShift | LSA;</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;  emit(instr);</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;}</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment">// ------------Memory-instructions-------------</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="keywordtype">void</span> Assembler::AdjustBaseAndOffset(MemOperand&amp; src,</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;                                    OffsetAccessType access_type,</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;                                    <span class="keywordtype">int</span> second_access_add_to_offset) {</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;  <span class="comment">// This method is used to adjust the base register and offset pair</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;  <span class="comment">// for a load/store when the offset doesn&#39;t fit into int16_t.</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;  <span class="comment">// It is assumed that &#39;base + offset&#39; is sufficiently aligned for memory</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;  <span class="comment">// operands that are machine word in size or smaller. For doubleword-sized</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;  <span class="comment">// operands it&#39;s assumed that &#39;base&#39; is a multiple of 8, while &#39;offset&#39;</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;  <span class="comment">// may be a multiple of 4 (e.g. 4-byte-aligned long and double arguments</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;  <span class="comment">// and spilled variables on the stack accessed relative to the stack</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;  <span class="comment">// pointer register).</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;  <span class="comment">// We preserve the &quot;alignment&quot; of &#39;offset&#39; by adjusting it by a multiple of 8.</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;  <span class="keywordtype">bool</span> doubleword_aligned = (src.offset() &amp; (kDoubleSize - 1)) == 0;</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;  <span class="keywordtype">bool</span> two_accesses = <span class="keyword">static_cast&lt;</span><span class="keywordtype">bool</span><span class="keyword">&gt;</span>(access_type) || !doubleword_aligned;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;  DCHECK_LE(second_access_add_to_offset, 7);  <span class="comment">// Must be &lt;= 7.</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;  <span class="comment">// is_int16 must be passed a signed value, hence the static cast below.</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;  <span class="keywordflow">if</span> (is_int16(src.offset()) &amp;&amp;</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;      (!two_accesses || is_int16(static_cast&lt;int32_t&gt;(</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;                            src.offset() + second_access_add_to_offset)))) {</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;    <span class="comment">// Nothing to do: &#39;offset&#39; (and, if needed, &#39;offset + 4&#39;, or other specified</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;    <span class="comment">// value) fits into int16_t.</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;  }</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;  UseScratchRegisterScope temps(<span class="keyword">this</span>);</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;  Register scratch = temps.Acquire();</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;  DCHECK(src.rm() != scratch);  <span class="comment">// Must not overwrite the register &#39;base&#39;</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;                                <span class="comment">// while loading &#39;offset&#39;.</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;  <span class="comment">// Remember the &quot;(mis)alignment&quot; of &#39;offset&#39;, it will be checked at the end.</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> misalignment = src.offset() &amp; (kDoubleSize - 1);</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;  <span class="comment">// Do not load the whole 32-bit &#39;offset&#39; if it can be represented as</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;  <span class="comment">// a sum of two 16-bit signed offsets. This can save an instruction or two.</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;  <span class="comment">// To simplify matters, only do this for a symmetric range of offsets from</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;  <span class="comment">// about -64KB to about +64KB, allowing further addition of 4 when accessing</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;  <span class="comment">// 64-bit variables with two 32-bit accesses.</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;  constexpr int32_t kMinOffsetForSimpleAdjustment =</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;      0x7FF8;  <span class="comment">// Max int16_t that&#39;s a multiple of 8.</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;  constexpr int32_t kMaxOffsetForSimpleAdjustment =</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;      2 * kMinOffsetForSimpleAdjustment;</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;  <span class="keywordflow">if</span> (0 &lt;= src.offset() &amp;&amp; src.offset() &lt;= kMaxOffsetForSimpleAdjustment) {</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;    addiu(at, src.rm(), kMinOffsetForSimpleAdjustment);</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;    src.offset_ -= kMinOffsetForSimpleAdjustment;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (-kMaxOffsetForSimpleAdjustment &lt;= src.offset() &amp;&amp;</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;             src.offset() &lt; 0) {</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;    addiu(at, src.rm(), -kMinOffsetForSimpleAdjustment);</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    src.offset_ += kMinOffsetForSimpleAdjustment;</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsMipsArchVariant(kMips32r6)) {</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;    <span class="comment">// On r6 take advantage of the aui instruction, e.g.:</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;    <span class="comment">//   aui   at, base, offset_high</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;    <span class="comment">//   lw    reg_lo, offset_low(at)</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;    <span class="comment">//   lw    reg_hi, (offset_low+4)(at)</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;    <span class="comment">// or when offset_low+4 overflows int16_t:</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    <span class="comment">//   aui   at, base, offset_high</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;    <span class="comment">//   addiu at, at, 8</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;    <span class="comment">//   lw    reg_lo, (offset_low-8)(at)</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;    <span class="comment">//   lw    reg_hi, (offset_low-4)(at)</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;    int16_t offset_high = <span class="keyword">static_cast&lt;</span>uint16_t<span class="keyword">&gt;</span>(src.offset() &gt;&gt; 16);</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;    int16_t offset_low = <span class="keyword">static_cast&lt;</span>uint16_t<span class="keyword">&gt;</span>(src.offset());</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;    offset_high += (offset_low &lt; 0)</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;                       ? 1</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;                       : 0;  <span class="comment">// Account for offset sign extension in load/store.</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;    aui(scratch, src.rm(), <span class="keyword">static_cast&lt;</span>uint16_t<span class="keyword">&gt;</span>(offset_high));</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;    <span class="keywordflow">if</span> (two_accesses &amp;&amp; !is_int16(static_cast&lt;int32_t&gt;(</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;                            offset_low + second_access_add_to_offset))) {</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;      <span class="comment">// Avoid overflow in the 16-bit offset of the load/store instruction when</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;      <span class="comment">// adding 4.</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;      addiu(scratch, scratch, kDoubleSize);</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;      offset_low -= kDoubleSize;</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;    }</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;    src.offset_ = offset_low;</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    <span class="comment">// Do not load the whole 32-bit &#39;offset&#39; if it can be represented as</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;    <span class="comment">// a sum of three 16-bit signed offsets. This can save an instruction.</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;    <span class="comment">// To simplify matters, only do this for a symmetric range of offsets from</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;    <span class="comment">// about -96KB to about +96KB, allowing further addition of 4 when accessing</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;    <span class="comment">// 64-bit variables with two 32-bit accesses.</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;    constexpr int32_t kMinOffsetForMediumAdjustment =</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;        2 * kMinOffsetForSimpleAdjustment;</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;    constexpr int32_t kMaxOffsetForMediumAdjustment =</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;        3 * kMinOffsetForSimpleAdjustment;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;    <span class="keywordflow">if</span> (0 &lt;= src.offset() &amp;&amp; src.offset() &lt;= kMaxOffsetForMediumAdjustment) {</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;      addiu(scratch, src.rm(), kMinOffsetForMediumAdjustment / 2);</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;      addiu(scratch, scratch, kMinOffsetForMediumAdjustment / 2);</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;      src.offset_ -= kMinOffsetForMediumAdjustment;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (-kMaxOffsetForMediumAdjustment &lt;= src.offset() &amp;&amp;</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;               src.offset() &lt; 0) {</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;      addiu(scratch, src.rm(), -kMinOffsetForMediumAdjustment / 2);</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;      addiu(scratch, scratch, -kMinOffsetForMediumAdjustment / 2);</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;      src.offset_ += kMinOffsetForMediumAdjustment;</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;      <span class="comment">// Now that all shorter options have been exhausted, load the full 32-bit</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;      <span class="comment">// offset.</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;      int32_t loaded_offset = RoundDown(src.offset(), kDoubleSize);</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;      lui(scratch, (loaded_offset &gt;&gt; kLuiShift) &amp; kImm16Mask);</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;      ori(scratch, scratch, loaded_offset &amp; kImm16Mask);  <span class="comment">// Load 32-bit offset.</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;      addu(scratch, scratch, src.rm());</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;      src.offset_ -= loaded_offset;</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;    }</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;  }</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;  src.rm_ = scratch;</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  DCHECK(is_int16(src.offset()));</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;  <span class="keywordflow">if</span> (two_accesses) {</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;    DCHECK(is_int16(</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;        static_cast&lt;int32_t&gt;(src.offset() + second_access_add_to_offset)));</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;  }</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;  DCHECK(misalignment == (src.offset() &amp; (kDoubleSize - 1)));</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;}</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="keywordtype">void</span> Assembler::lb(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;  MemOperand source = rs;</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;  AdjustBaseAndOffset(source);</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;  GenInstrImmediate(LB, source.rm(), rd, source.offset());</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;}</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="keywordtype">void</span> Assembler::lbu(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;  MemOperand source = rs;</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;  AdjustBaseAndOffset(source);</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;  GenInstrImmediate(LBU, source.rm(), rd, source.offset());</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;}</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="keywordtype">void</span> Assembler::lh(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;  MemOperand source = rs;</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;  AdjustBaseAndOffset(source);</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  GenInstrImmediate(LH, source.rm(), rd, source.offset());</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;}</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="keywordtype">void</span> Assembler::lhu(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;  MemOperand source = rs;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;  AdjustBaseAndOffset(source);</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;  GenInstrImmediate(LHU, source.rm(), rd, source.offset());</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;}</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="keywordtype">void</span> Assembler::lw(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;  MemOperand source = rs;</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;  AdjustBaseAndOffset(source);</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;  GenInstrImmediate(LW, source.rm(), rd, source.offset());</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;}</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="keywordtype">void</span> Assembler::lwl(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  DCHECK(is_int16(rs.offset_));</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;  DCHECK(IsMipsArchVariant(kLoongson) || IsMipsArchVariant(kMips32r1) ||</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;         IsMipsArchVariant(kMips32r2));</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  GenInstrImmediate(LWL, rs.rm(), rd, rs.offset_);</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;}</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="keywordtype">void</span> Assembler::lwr(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  DCHECK(is_int16(rs.offset_));</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;  DCHECK(IsMipsArchVariant(kLoongson) || IsMipsArchVariant(kMips32r1) ||</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;         IsMipsArchVariant(kMips32r2));</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;  GenInstrImmediate(LWR, rs.rm(), rd, rs.offset_);</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;}</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="keywordtype">void</span> Assembler::sb(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;  MemOperand source = rs;</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;  AdjustBaseAndOffset(source);</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;  GenInstrImmediate(SB, source.rm(), rd, source.offset());</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;}</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="keywordtype">void</span> Assembler::sh(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;  MemOperand source = rs;</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;  AdjustBaseAndOffset(source);</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;  GenInstrImmediate(SH, source.rm(), rd, source.offset());</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;}</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="keywordtype">void</span> Assembler::sw(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;  MemOperand source = rs;</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;  AdjustBaseAndOffset(source);</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;  GenInstrImmediate(SW, source.rm(), rd, source.offset());</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;}</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="keywordtype">void</span> Assembler::swl(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;  DCHECK(is_int16(rs.offset_));</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;  DCHECK(IsMipsArchVariant(kLoongson) || IsMipsArchVariant(kMips32r1) ||</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;         IsMipsArchVariant(kMips32r2));</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;  GenInstrImmediate(SWL, rs.rm(), rd, rs.offset_);</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;}</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="keywordtype">void</span> Assembler::swr(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;  DCHECK(is_int16(rs.offset_));</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;  DCHECK(IsMipsArchVariant(kLoongson) || IsMipsArchVariant(kMips32r1) ||</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;         IsMipsArchVariant(kMips32r2));</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;  GenInstrImmediate(SWR, rs.rm(), rd, rs.offset_);</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;}</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="keywordtype">void</span> Assembler::ll(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;  <span class="keywordflow">if</span> (IsMipsArchVariant(kMips32r6)) {</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;    DCHECK(is_int9(rs.offset_));</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;    GenInstrImmediate(SPECIAL3, rs.rm(), rd, rs.offset_, 0, LL_R6);</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;    DCHECK(IsMipsArchVariant(kLoongson) || IsMipsArchVariant(kMips32r1) ||</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;           IsMipsArchVariant(kMips32r2));</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;    DCHECK(is_int16(rs.offset_));</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;    GenInstrImmediate(LL, rs.rm(), rd, rs.offset_);</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;  }</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;}</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<span class="keywordtype">void</span> Assembler::sc(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  <span class="keywordflow">if</span> (IsMipsArchVariant(kMips32r6)) {</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;    DCHECK(is_int9(rs.offset_));</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;    GenInstrImmediate(SPECIAL3, rs.rm(), rd, rs.offset_, 0, SC_R6);</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;    DCHECK(IsMipsArchVariant(kLoongson) || IsMipsArchVariant(kMips32r1) ||</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;           IsMipsArchVariant(kMips32r2));</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;    GenInstrImmediate(SC, rs.rm(), rd, rs.offset_);</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;  }</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;}</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="keywordtype">void</span> Assembler::llx(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;  DCHECK(is_int9(rs.offset_));</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;  GenInstrImmediate(SPECIAL3, rs.rm(), rd, rs.offset_, 1, LL_R6);</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;}</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="keywordtype">void</span> Assembler::scx(Register rd, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;  DCHECK(is_int9(rs.offset_));</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;  GenInstrImmediate(SPECIAL3, rs.rm(), rd, rs.offset_, 1, SC_R6);</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;}</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="keywordtype">void</span> Assembler::lui(Register rd, int32_t j) {</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;  DCHECK(is_uint16(j) || is_int16(j));</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;  GenInstrImmediate(LUI, zero_reg, rd, j);</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;}</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="keywordtype">void</span> Assembler::aui(Register rt, Register rs, int32_t j) {</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;  <span class="comment">// This instruction uses same opcode as &#39;lui&#39;. The difference in encoding is</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;  <span class="comment">// &#39;lui&#39; has zero reg. for rs field.</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;  DCHECK(rs != zero_reg);</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;  DCHECK(is_uint16(j));</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  GenInstrImmediate(LUI, rs, rt, j);</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;}</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment">// ---------PC-Relative instructions-----------</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="keywordtype">void</span> Assembler::addiupc(Register rs, int32_t imm19) {</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;  DCHECK(rs.is_valid() &amp;&amp; is_int19(imm19));</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> imm21 = ADDIUPC &lt;&lt; kImm19Bits | (imm19 &amp; kImm19Mask);</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;  GenInstrImmediate(PCREL, rs, imm21);</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;}</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="keywordtype">void</span> Assembler::lwpc(Register rs, int32_t offset19) {</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;  DCHECK(rs.is_valid() &amp;&amp; is_int19(offset19));</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> imm21 = LWPC &lt;&lt; kImm19Bits | (offset19 &amp; kImm19Mask);</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;  GenInstrImmediate(PCREL, rs, imm21);</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;}</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="keywordtype">void</span> Assembler::auipc(Register rs, int16_t imm16) {</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;  DCHECK(rs.is_valid());</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> imm21 = AUIPC &lt;&lt; kImm16Bits | (imm16 &amp; kImm16Mask);</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;  GenInstrImmediate(PCREL, rs, imm21);</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;}</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="keywordtype">void</span> Assembler::aluipc(Register rs, int16_t imm16) {</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;  DCHECK(rs.is_valid());</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> imm21 = ALUIPC &lt;&lt; kImm16Bits | (imm16 &amp; kImm16Mask);</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;  GenInstrImmediate(PCREL, rs, imm21);</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;}</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment">// -------------Misc-instructions--------------</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="comment">// Break / Trap instructions.</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="keywordtype">void</span> Assembler::break_(<a class="code" href="classuint32__t.html">uint32_t</a> code, <span class="keywordtype">bool</span> break_as_stop) {</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;  DCHECK_EQ(code &amp; ~0xFFFFF, 0);</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;  <span class="comment">// We need to invalidate breaks that could be stops as well because the</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;  <span class="comment">// simulator expects a char pointer after the stop instruction.</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;  <span class="comment">// See constants-mips.h for explanation.</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;  DCHECK((break_as_stop &amp;&amp;</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;          code &lt;= kMaxStopCode &amp;&amp;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;          code &gt; kMaxWatchpointCode) ||</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;         (!break_as_stop &amp;&amp;</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;          (code &gt; kMaxStopCode ||</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;           code &lt;= kMaxWatchpointCode)));</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;  Instr break_instr = SPECIAL | BREAK | (code &lt;&lt; 6);</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;  emit(break_instr);</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;}</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="keywordtype">void</span> Assembler::stop(<span class="keyword">const</span> <span class="keywordtype">char</span>* msg, <a class="code" href="classuint32__t.html">uint32_t</a> code) {</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;  DCHECK_GT(code, kMaxWatchpointCode);</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;  DCHECK_LE(code, kMaxStopCode);</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#if V8_HOST_ARCH_MIPS</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;  break_(0x54321);</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#else  // V8_HOST_ARCH_MIPS</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;  break_(code, <span class="keyword">true</span>);</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;}</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="keywordtype">void</span> Assembler::tge(Register rs, Register rt, uint16_t code) {</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;  DCHECK(is_uint10(code));</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;  Instr instr = SPECIAL | TGE | rs.code() &lt;&lt; kRsShift</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;      | rt.code() &lt;&lt; kRtShift | code &lt;&lt; 6;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;  emit(instr);</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;}</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="keywordtype">void</span> Assembler::tgeu(Register rs, Register rt, uint16_t code) {</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;  DCHECK(is_uint10(code));</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;  Instr instr = SPECIAL | TGEU | rs.code() &lt;&lt; kRsShift</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;      | rt.code() &lt;&lt; kRtShift | code &lt;&lt; 6;</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;  emit(instr);</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;}</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="keywordtype">void</span> Assembler::tlt(Register rs, Register rt, uint16_t code) {</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;  DCHECK(is_uint10(code));</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;  Instr instr =</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;      SPECIAL | TLT | rs.code() &lt;&lt; kRsShift | rt.code() &lt;&lt; kRtShift | code &lt;&lt; 6;</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;  emit(instr);</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;}</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="keywordtype">void</span> Assembler::tltu(Register rs, Register rt, uint16_t code) {</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;  DCHECK(is_uint10(code));</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;  Instr instr =</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;      SPECIAL | TLTU | rs.code() &lt;&lt; kRsShift</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;      | rt.code() &lt;&lt; kRtShift | code &lt;&lt; 6;</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;  emit(instr);</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;}</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;<span class="keywordtype">void</span> Assembler::teq(Register rs, Register rt, uint16_t code) {</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;  DCHECK(is_uint10(code));</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;  Instr instr =</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;      SPECIAL | TEQ | rs.code() &lt;&lt; kRsShift | rt.code() &lt;&lt; kRtShift | code &lt;&lt; 6;</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;  emit(instr);</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;}</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;<span class="keywordtype">void</span> Assembler::tne(Register rs, Register rt, uint16_t code) {</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;  DCHECK(is_uint10(code));</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;  Instr instr =</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;      SPECIAL | TNE | rs.code() &lt;&lt; kRsShift | rt.code() &lt;&lt; kRtShift | code &lt;&lt; 6;</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;  emit(instr);</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;}</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="keywordtype">void</span> Assembler::sync() {</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;  Instr sync_instr = SPECIAL | SYNC;</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;  emit(sync_instr);</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;}</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment">// Move from HI/LO register.</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="keywordtype">void</span> Assembler::mfhi(Register rd) {</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;  GenInstrRegister(SPECIAL, zero_reg, zero_reg, rd, 0, MFHI);</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;}</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="keywordtype">void</span> Assembler::mflo(Register rd) {</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;  GenInstrRegister(SPECIAL, zero_reg, zero_reg, rd, 0, MFLO);</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;}</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment">// Set on less than instructions.</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="keywordtype">void</span> Assembler::slt(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, SLT);</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;}</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="keywordtype">void</span> Assembler::sltu(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, SLTU);</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;}</div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="keywordtype">void</span> Assembler::slti(Register rt, Register rs, int32_t j) {</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;  GenInstrImmediate(SLTI, rs, rt, j);</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;}</div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="keywordtype">void</span> Assembler::sltiu(Register rt, Register rs, int32_t j) {</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;  GenInstrImmediate(SLTIU, rs, rt, j);</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;}</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="comment">// Conditional move.</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="keywordtype">void</span> Assembler::movz(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, MOVZ);</div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;}</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="keywordtype">void</span> Assembler::movn(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, MOVN);</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;}</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="keywordtype">void</span> Assembler::movt(Register rd, Register rs, uint16_t cc) {</div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;  Register rt = Register::from_code((cc &amp; 0x0007) &lt;&lt; 2 | 1);</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, MOVCI);</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;}</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="keywordtype">void</span> Assembler::movf(Register rd, Register rs, uint16_t cc) {</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;  Register rt = Register::from_code((cc &amp; 0x0007) &lt;&lt; 2 | 0);</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, MOVCI);</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;}</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="keywordtype">void</span> Assembler::seleqz(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, SELEQZ_S);</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;}</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="comment">// Bit twiddling.</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="keywordtype">void</span> Assembler::clz(Register rd, Register rs) {</div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;  <span class="keywordflow">if</span> (!IsMipsArchVariant(kMips32r6)) {</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;    <span class="comment">// Clz instr requires same GPR number in &#39;rd&#39; and &#39;rt&#39; fields.</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;    GenInstrRegister(SPECIAL2, rs, rd, rd, 0, CLZ);</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;    GenInstrRegister(SPECIAL, rs, zero_reg, rd, 1, CLZ_R6);</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;  }</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;}</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="keywordtype">void</span> Assembler::ins_(Register rt, Register rs, uint16_t pos, uint16_t size) {</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;  <span class="comment">// Should be called via MacroAssembler::Ins.</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;  <span class="comment">// Ins instr has &#39;rt&#39; field as dest, and two uint5: msb, lsb.</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;  GenInstrRegister(SPECIAL3, rs, rt, pos + size - 1, pos, INS);</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;}</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="keywordtype">void</span> Assembler::ext_(Register rt, Register rs, uint16_t pos, uint16_t size) {</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;  <span class="comment">// Should be called via MacroAssembler::Ext.</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;  <span class="comment">// Ext instr has &#39;rt&#39; field as dest, and two uint5: msb, lsb.</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;  GenInstrRegister(SPECIAL3, rs, rt, size - 1, pos, EXT);</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;}</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="keywordtype">void</span> Assembler::bitswap(Register rd, Register rt) {</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;  GenInstrRegister(SPECIAL3, zero_reg, rt, rd, 0, BSHFL);</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;}</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="keywordtype">void</span> Assembler::pref(int32_t hint, <span class="keyword">const</span> MemOperand&amp; rs) {</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;  DCHECK(!IsMipsArchVariant(kLoongson));</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;  DCHECK(is_uint5(hint) &amp;&amp; is_uint16(rs.offset_));</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;  Instr instr = PREF | (rs.rm().code() &lt;&lt; kRsShift) | (hint &lt;&lt; kRtShift)</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;      | (rs.offset_);</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;  emit(instr);</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;}</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="keywordtype">void</span> Assembler::align(Register rd, Register rs, Register rt, uint8_t bp) {</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;  DCHECK(is_uint3(bp));</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;  uint16_t sa = (ALIGN &lt;&lt; kBp2Bits) | bp;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;  GenInstrRegister(SPECIAL3, rs, rt, rd, sa, BSHFL);</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;}</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="comment">// Byte swap.</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="keywordtype">void</span> Assembler::wsbh(Register rd, Register rt) {</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;  GenInstrRegister(SPECIAL3, zero_reg, rt, rd, WSBH, BSHFL);</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;}</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="keywordtype">void</span> Assembler::seh(Register rd, Register rt) {</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;  GenInstrRegister(SPECIAL3, zero_reg, rt, rd, SEH, BSHFL);</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;}</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="keywordtype">void</span> Assembler::seb(Register rd, Register rt) {</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;  GenInstrRegister(SPECIAL3, zero_reg, rt, rd, SEB, BSHFL);</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;}</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="comment">// --------Coprocessor-instructions----------------</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="comment">// Load, store, move.</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="keywordtype">void</span> Assembler::lwc1(FPURegister fd, <span class="keyword">const</span> MemOperand&amp; src) {</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;  MemOperand tmp = src;</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;  AdjustBaseAndOffset(tmp);</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;  GenInstrImmediate(LWC1, tmp.rm(), fd, tmp.offset());</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;}</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="keywordtype">void</span> Assembler::swc1(FPURegister fd, <span class="keyword">const</span> MemOperand&amp; src) {</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;  MemOperand tmp = src;</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;  AdjustBaseAndOffset(tmp);</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;  GenInstrImmediate(SWC1, tmp.rm(), fd, tmp.offset());</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;}</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="keywordtype">void</span> Assembler::mtc1(Register rt, FPURegister fs) {</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;  GenInstrRegister(COP1, MTC1, rt, fs, f0);</div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;}</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="keywordtype">void</span> Assembler::mthc1(Register rt, FPURegister fs) {</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;  GenInstrRegister(COP1, MTHC1, rt, fs, f0);</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;}</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="keywordtype">void</span> Assembler::mfc1(Register rt, FPURegister fs) {</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;  GenInstrRegister(COP1, MFC1, rt, fs, f0);</div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;}</div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;</div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;</div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="keywordtype">void</span> Assembler::mfhc1(Register rt, FPURegister fs) {</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;  GenInstrRegister(COP1, MFHC1, rt, fs, f0);</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;}</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="keywordtype">void</span> Assembler::ctc1(Register rt, FPUControlRegister fs) {</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;  GenInstrRegister(COP1, CTC1, rt, fs);</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;}</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="keywordtype">void</span> Assembler::cfc1(Register rt, FPUControlRegister fs) {</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;  GenInstrRegister(COP1, CFC1, rt, fs);</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;}</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="keywordtype">void</span> Assembler::movn_s(FPURegister fd, FPURegister fs, Register rt) {</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;  DCHECK(!IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;  GenInstrRegister(COP1, S, rt, fs, fd, MOVN_C);</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;}</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="keywordtype">void</span> Assembler::movn_d(FPURegister fd, FPURegister fs, Register rt) {</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;  DCHECK(!IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;  GenInstrRegister(COP1, D, rt, fs, fd, MOVN_C);</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;}</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="keywordtype">void</span> Assembler::sel(SecondaryField fmt, FPURegister fd, FPURegister fs,</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;                    FPURegister ft) {</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;  DCHECK((fmt == D) || (fmt == S));</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;  GenInstrRegister(COP1, fmt, ft, fs, fd, <span class="keywordtype">SEL</span>);</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;}</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="keywordtype">void</span> Assembler::sel_s(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;  sel(S, fd, fs, ft);</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;}</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="keywordtype">void</span> Assembler::sel_d(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;  sel(D, fd, fs, ft);</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;}</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="keywordtype">void</span> Assembler::seleqz(SecondaryField fmt, FPURegister fd, FPURegister fs,</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;                       FPURegister ft) {</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;  DCHECK((fmt == D) || (fmt == S));</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;  GenInstrRegister(COP1, fmt, ft, fs, fd, SELEQZ_C);</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;}</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="keywordtype">void</span> Assembler::selnez(Register rd, Register rs, Register rt) {</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;  GenInstrRegister(SPECIAL, rs, rt, rd, 0, SELNEZ_S);</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;}</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="keywordtype">void</span> Assembler::selnez(SecondaryField fmt, FPURegister fd, FPURegister fs,</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;                       FPURegister ft) {</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;  DCHECK((fmt == D) || (fmt == S));</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;  GenInstrRegister(COP1, fmt, ft, fs, fd, SELNEZ_C);</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;}</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="keywordtype">void</span> Assembler::seleqz_d(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;  seleqz(D, fd, fs, ft);</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;}</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="keywordtype">void</span> Assembler::seleqz_s(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;  seleqz(S, fd, fs, ft);</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;}</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="keywordtype">void</span> Assembler::selnez_d(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;  selnez(D, fd, fs, ft);</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;}</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="keywordtype">void</span> Assembler::selnez_s(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;  selnez(S, fd, fs, ft);</div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;}</div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;</div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;</div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="keywordtype">void</span> Assembler::movz_s(FPURegister fd, FPURegister fs, Register rt) {</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;  DCHECK(!IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;  GenInstrRegister(COP1, S, rt, fs, fd, MOVZ_C);</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;}</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="keywordtype">void</span> Assembler::movz_d(FPURegister fd, FPURegister fs, Register rt) {</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;  DCHECK(!IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;  GenInstrRegister(COP1, D, rt, fs, fd, MOVZ_C);</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;}</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="keywordtype">void</span> Assembler::movt_s(FPURegister fd, FPURegister fs, uint16_t cc) {</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;  DCHECK(!IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;  FPURegister ft = FPURegister::from_code((cc &amp; 0x0007) &lt;&lt; 2 | 1);</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;  GenInstrRegister(COP1, S, ft, fs, fd, MOVF);</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;}</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;</div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="keywordtype">void</span> Assembler::movt_d(FPURegister fd, FPURegister fs, uint16_t cc) {</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;  DCHECK(!IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;  FPURegister ft = FPURegister::from_code((cc &amp; 0x0007) &lt;&lt; 2 | 1);</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;  GenInstrRegister(COP1, D, ft, fs, fd, MOVF);</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;}</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="keywordtype">void</span> Assembler::movf_s(FPURegister fd, FPURegister fs, uint16_t cc) {</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;  DCHECK(!IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;  FPURegister ft = FPURegister::from_code((cc &amp; 0x0007) &lt;&lt; 2 | 0);</div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;  GenInstrRegister(COP1, S, ft, fs, fd, MOVF);</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;}</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="keywordtype">void</span> Assembler::movf_d(FPURegister fd, FPURegister fs, uint16_t cc) {</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;  DCHECK(!IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;  FPURegister ft = FPURegister::from_code((cc &amp; 0x0007) &lt;&lt; 2 | 0);</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;  GenInstrRegister(COP1, D, ft, fs, fd, MOVF);</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;}</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="comment">// Arithmetic.</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="keywordtype">void</span> Assembler::add_s(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;  GenInstrRegister(COP1, S, ft, fs, fd, ADD_S);</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;}</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="keywordtype">void</span> Assembler::add_d(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;  GenInstrRegister(COP1, D, ft, fs, fd, ADD_D);</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;}</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="keywordtype">void</span> Assembler::sub_s(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;  GenInstrRegister(COP1, S, ft, fs, fd, SUB_S);</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;}</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="keywordtype">void</span> Assembler::sub_d(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;  GenInstrRegister(COP1, D, ft, fs, fd, SUB_D);</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;}</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="keywordtype">void</span> Assembler::mul_s(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;  GenInstrRegister(COP1, S, ft, fs, fd, MUL_S);</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;}</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="keywordtype">void</span> Assembler::mul_d(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;  GenInstrRegister(COP1, D, ft, fs, fd, MUL_D);</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;}</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="keywordtype">void</span> Assembler::madd_s(FPURegister fd, FPURegister fr, FPURegister fs,</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;                       FPURegister ft) {</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r2));</div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;  GenInstrRegister(COP1X, fr, ft, fs, fd, MADD_S);</div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;}</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="keywordtype">void</span> Assembler::madd_d(FPURegister fd, FPURegister fr, FPURegister fs,</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;    FPURegister ft) {</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r2));</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;  GenInstrRegister(COP1X, fr, ft, fs, fd, MADD_D);</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;}</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="keywordtype">void</span> Assembler::msub_s(FPURegister fd, FPURegister fr, FPURegister fs,</div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;                       FPURegister ft) {</div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r2));</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;  GenInstrRegister(COP1X, fr, ft, fs, fd, MSUB_S);</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;}</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="keywordtype">void</span> Assembler::msub_d(FPURegister fd, FPURegister fr, FPURegister fs,</div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;                       FPURegister ft) {</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r2));</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;  GenInstrRegister(COP1X, fr, ft, fs, fd, MSUB_D);</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;}</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="keywordtype">void</span> Assembler::maddf_s(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;  GenInstrRegister(COP1, S, ft, fs, fd, MADDF_S);</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;}</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;</div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="keywordtype">void</span> Assembler::maddf_d(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;  GenInstrRegister(COP1, D, ft, fs, fd, MADDF_D);</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;}</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="keywordtype">void</span> Assembler::msubf_s(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;  GenInstrRegister(COP1, S, ft, fs, fd, MSUBF_S);</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;}</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="keywordtype">void</span> Assembler::msubf_d(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;  GenInstrRegister(COP1, D, ft, fs, fd, MSUBF_D);</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;}</div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;</div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="keywordtype">void</span> Assembler::div_s(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;  GenInstrRegister(COP1, S, ft, fs, fd, DIV_S);</div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;}</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;</div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;</div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="keywordtype">void</span> Assembler::div_d(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;  GenInstrRegister(COP1, D, ft, fs, fd, DIV_D);</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;}</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="keywordtype">void</span> Assembler::abs_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, ABS_S);</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;}</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="keywordtype">void</span> Assembler::abs_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, ABS_D);</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;}</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="keywordtype">void</span> Assembler::mov_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, MOV_D);</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;}</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="keywordtype">void</span> Assembler::mov_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, MOV_S);</div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;}</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="keywordtype">void</span> Assembler::neg_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, NEG_S);</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;}</div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;</div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;</div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="keywordtype">void</span> Assembler::neg_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, NEG_D);</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;}</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="keywordtype">void</span> Assembler::sqrt_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, SQRT_S);</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;}</div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;</div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;</div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="keywordtype">void</span> Assembler::sqrt_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, SQRT_D);</div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;}</div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;</div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;</div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="keywordtype">void</span> Assembler::rsqrt_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, RSQRT_S);</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;}</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="keywordtype">void</span> Assembler::rsqrt_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, RSQRT_D);</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;}</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="keywordtype">void</span> Assembler::recip_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, RECIP_D);</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;}</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;</div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="keywordtype">void</span> Assembler::recip_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, RECIP_S);</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;}</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="comment">// Conversions.</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="keywordtype">void</span> Assembler::cvt_w_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, CVT_W_S);</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;}</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="keywordtype">void</span> Assembler::cvt_w_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, CVT_W_D);</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;}</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;</div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="keywordtype">void</span> Assembler::trunc_w_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, TRUNC_W_S);</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;}</div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="keywordtype">void</span> Assembler::trunc_w_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, TRUNC_W_D);</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;}</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="keywordtype">void</span> Assembler::round_w_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, ROUND_W_S);</div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;}</div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;</div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="keywordtype">void</span> Assembler::round_w_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, ROUND_W_D);</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;}</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="keywordtype">void</span> Assembler::floor_w_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, FLOOR_W_S);</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;}</div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;</div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="keywordtype">void</span> Assembler::floor_w_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, FLOOR_W_D);</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;}</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="keywordtype">void</span> Assembler::ceil_w_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, CEIL_W_S);</div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;}</div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;</div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;</div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="keywordtype">void</span> Assembler::ceil_w_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, CEIL_W_D);</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;}</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="keywordtype">void</span> Assembler::rint_s(FPURegister fd, FPURegister fs) { rint(S, fd, fs); }</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;</div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;</div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="keywordtype">void</span> Assembler::rint(SecondaryField fmt, FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;  DCHECK((fmt == D) || (fmt == S));</div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;  GenInstrRegister(COP1, fmt, f0, fs, fd, RINT);</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;}</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="keywordtype">void</span> Assembler::rint_d(FPURegister fd, FPURegister fs) { rint(D, fd, fs); }</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="keywordtype">void</span> Assembler::cvt_l_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;  DCHECK((IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6)) &amp;&amp;</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;         IsFp64Mode());</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, CVT_L_S);</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;}</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="keywordtype">void</span> Assembler::cvt_l_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;  DCHECK((IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6)) &amp;&amp;</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;         IsFp64Mode());</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, CVT_L_D);</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;}</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="keywordtype">void</span> Assembler::trunc_l_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;  DCHECK((IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6)) &amp;&amp;</div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;         IsFp64Mode());</div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, TRUNC_L_S);</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;}</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="keywordtype">void</span> Assembler::trunc_l_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;  DCHECK((IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6)) &amp;&amp;</div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;         IsFp64Mode());</div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, TRUNC_L_D);</div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;}</div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;</div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;</div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="keywordtype">void</span> Assembler::round_l_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;  DCHECK((IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6)) &amp;&amp;</div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;         IsFp64Mode());</div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, ROUND_L_S);</div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;}</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;</div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;</div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="keywordtype">void</span> Assembler::round_l_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;  DCHECK((IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6)) &amp;&amp;</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;         IsFp64Mode());</div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, ROUND_L_D);</div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;}</div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;</div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="keywordtype">void</span> Assembler::floor_l_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;  DCHECK((IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6)) &amp;&amp;</div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;         IsFp64Mode());</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, FLOOR_L_S);</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;}</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="keywordtype">void</span> Assembler::floor_l_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;  DCHECK((IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6)) &amp;&amp;</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;         IsFp64Mode());</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, FLOOR_L_D);</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;}</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="keywordtype">void</span> Assembler::ceil_l_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;  DCHECK((IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6)) &amp;&amp;</div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;         IsFp64Mode());</div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, CEIL_L_S);</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;}</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;</div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="keywordtype">void</span> Assembler::ceil_l_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;  DCHECK((IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6)) &amp;&amp;</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;         IsFp64Mode());</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, CEIL_L_D);</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;}</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="keywordtype">void</span> Assembler::class_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, CLASS_S);</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;}</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="keywordtype">void</span> Assembler::class_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, CLASS_D);</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;}</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;</div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="keywordtype">void</span> Assembler::min(SecondaryField fmt, FPURegister fd, FPURegister fs,</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;                    FPURegister ft) {</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;  DCHECK((fmt == D) || (fmt == S));</div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;  GenInstrRegister(COP1, fmt, ft, fs, fd, MIN);</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;}</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="keywordtype">void</span> Assembler::mina(SecondaryField fmt, FPURegister fd, FPURegister fs,</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;                     FPURegister ft) {</div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;  DCHECK((fmt == D) || (fmt == S));</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;  GenInstrRegister(COP1, fmt, ft, fs, fd, MINA);</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;}</div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;</div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="keywordtype">void</span> Assembler::max(SecondaryField fmt, FPURegister fd, FPURegister fs,</div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;                    FPURegister ft) {</div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;  DCHECK((fmt == D) || (fmt == S));</div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;  GenInstrRegister(COP1, fmt, ft, fs, fd, MAX);</div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;}</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="keywordtype">void</span> Assembler::maxa(SecondaryField fmt, FPURegister fd, FPURegister fs,</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;                     FPURegister ft) {</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;  DCHECK((fmt == D) || (fmt == S));</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;  GenInstrRegister(COP1, fmt, ft, fs, fd, MAXA);</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;}</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="keywordtype">void</span> Assembler::min_s(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;  min(S, fd, fs, ft);</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;}</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="keywordtype">void</span> Assembler::min_d(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;  min(D, fd, fs, ft);</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;}</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="keywordtype">void</span> Assembler::max_s(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;  max(S, fd, fs, ft);</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;}</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;</div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;</div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="keywordtype">void</span> Assembler::max_d(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;  max(D, fd, fs, ft);</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;}</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;</div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;</div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="keywordtype">void</span> Assembler::mina_s(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;  mina(S, fd, fs, ft);</div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;}</div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="keywordtype">void</span> Assembler::mina_d(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;  mina(D, fd, fs, ft);</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;}</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;</div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="keywordtype">void</span> Assembler::maxa_s(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;  maxa(S, fd, fs, ft);</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;}</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="keywordtype">void</span> Assembler::maxa_d(FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;  maxa(D, fd, fs, ft);</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;}</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;</div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="keywordtype">void</span> Assembler::cvt_s_w(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;  GenInstrRegister(COP1, W, f0, fs, fd, CVT_S_W);</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;}</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="keywordtype">void</span> Assembler::cvt_s_l(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;  DCHECK((IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6)) &amp;&amp;</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;         IsFp64Mode());</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;  GenInstrRegister(COP1, L, f0, fs, fd, CVT_S_L);</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;}</div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;</div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="keywordtype">void</span> Assembler::cvt_s_d(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;  GenInstrRegister(COP1, D, f0, fs, fd, CVT_S_D);</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;}</div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="keywordtype">void</span> Assembler::cvt_d_w(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;  GenInstrRegister(COP1, W, f0, fs, fd, CVT_D_W);</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;}</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="keywordtype">void</span> Assembler::cvt_d_l(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;  DCHECK((IsMipsArchVariant(kMips32r2) || IsMipsArchVariant(kMips32r6)) &amp;&amp;</div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;         IsFp64Mode());</div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;  GenInstrRegister(COP1, L, f0, fs, fd, CVT_D_L);</div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;}</div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;</div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;</div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="keywordtype">void</span> Assembler::cvt_d_s(FPURegister fd, FPURegister fs) {</div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;  GenInstrRegister(COP1, S, f0, fs, fd, CVT_D_S);</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;}</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="comment">// Conditions for &gt;= MIPSr6.</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="keywordtype">void</span> Assembler::cmp(FPUCondition cond, SecondaryField fmt,</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;    FPURegister fd, FPURegister fs, FPURegister ft) {</div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;  DCHECK_EQ(fmt &amp; ~(31 &lt;&lt; kRsShift), 0);</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;  Instr instr = COP1 | fmt | ft.code() &lt;&lt; kFtShift |</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;      fs.code() &lt;&lt; kFsShift | fd.code() &lt;&lt; kFdShift | (0 &lt;&lt; 5) | cond;</div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;  emit(instr);</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;}</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="keywordtype">void</span> Assembler::cmp_s(FPUCondition cond, FPURegister fd, FPURegister fs,</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;                      FPURegister ft) {</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;  cmp(cond, W, fd, fs, ft);</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;}</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="keywordtype">void</span> Assembler::cmp_d(FPUCondition cond, FPURegister fd, FPURegister fs,</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;                      FPURegister ft) {</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;  cmp(cond, L, fd, fs, ft);</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;}</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;</div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;</div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="keywordtype">void</span> Assembler::bc1eqz(int16_t offset, FPURegister ft) {</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;  Instr instr = COP1 | BC1EQZ | ft.code() &lt;&lt; kFtShift | (offset &amp; kImm16Mask);</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;  emit(instr);</div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;}</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;</div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;</div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="keywordtype">void</span> Assembler::bc1nez(int16_t offset, FPURegister ft) {</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6));</div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;  Instr instr = COP1 | BC1NEZ | ft.code() &lt;&lt; kFtShift | (offset &amp; kImm16Mask);</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;  emit(instr);</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;}</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="comment">// Conditions for &lt; MIPSr6.</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="keywordtype">void</span> Assembler::c(FPUCondition cond, SecondaryField fmt,</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;    FPURegister fs, FPURegister ft, uint16_t cc) {</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;  DCHECK(is_uint3(cc));</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;  DCHECK(fmt == S || fmt == D);</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;  DCHECK_EQ(fmt &amp; ~(31 &lt;&lt; kRsShift), 0);</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;  Instr instr = COP1 | fmt | ft.code() &lt;&lt; 16 | fs.code() &lt;&lt; kFsShift</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;      | cc &lt;&lt; 8 | 3 &lt;&lt; 4 | cond;</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;  emit(instr);</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;}</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="keywordtype">void</span> Assembler::c_s(FPUCondition cond, FPURegister fs, FPURegister ft,</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;                    uint16_t cc) {</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;  c(cond, S, fs, ft, cc);</div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;}</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="keywordtype">void</span> Assembler::c_d(FPUCondition cond, FPURegister fs, FPURegister ft,</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;                    uint16_t cc) {</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;  c(cond, D, fs, ft, cc);</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;}</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="keywordtype">void</span> Assembler::fcmp(FPURegister src1, <span class="keyword">const</span> <span class="keywordtype">double</span> src2,</div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;      FPUCondition cond) {</div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;  DCHECK_EQ(src2, 0.0);</div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;  mtc1(zero_reg, f14);</div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;  cvt_d_w(f14, f14);</div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;  c(cond, D, src1, f14, 0);</div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;}</div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;</div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;</div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="keywordtype">void</span> Assembler::bc1f(int16_t offset, uint16_t cc) {</div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;  DCHECK(is_uint3(cc));</div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;  Instr instr = COP1 | BC1 | cc &lt;&lt; 18 | 0 &lt;&lt; 16 | (offset &amp; kImm16Mask);</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;  emit(instr);</div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;}</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="keywordtype">void</span> Assembler::bc1t(int16_t offset, uint16_t cc) {</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;  BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;  DCHECK(is_uint3(cc));</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;  Instr instr = COP1 | BC1 | cc &lt;&lt; 18 | 1 &lt;&lt; 16 | (offset &amp; kImm16Mask);</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;  emit(instr);</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;  BlockTrampolinePoolFor(1);  <span class="comment">// For associated delay slot.</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;}</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="comment">// ---------- MSA instructions ------------</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">#define MSA_BRANCH_LIST(V) \</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">  V(bz_v, BZ_V)            \</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">  V(bz_b, BZ_B)            \</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">  V(bz_h, BZ_H)            \</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">  V(bz_w, BZ_W)            \</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor">  V(bz_d, BZ_D)            \</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">  V(bnz_v, BNZ_V)          \</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">  V(bnz_b, BNZ_B)          \</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">  V(bnz_h, BNZ_H)          \</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">  V(bnz_w, BNZ_W)          \</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">  V(bnz_d, BNZ_D)</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define MSA_BRANCH(name, opcode)                         \</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">  void Assembler::name(MSARegister wt, int16_t offset) { \</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">    GenInstrMsaBranch(opcode, wt, offset);               \</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;MSA_BRANCH_LIST(MSA_BRANCH)</div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor">#undef MSA_BRANCH</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#undef MSA_BRANCH_LIST</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#define MSA_LD_ST_LIST(V) \</span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">  V(ld_b, LD_B)           \</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor">  V(ld_h, LD_H)           \</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">  V(ld_w, LD_W)           \</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">  V(ld_d, LD_D)           \</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">  V(st_b, ST_B)           \</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">  V(st_h, ST_H)           \</span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">  V(st_w, ST_W)           \</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">  V(st_d, ST_D)</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">#define MSA_LD_ST(name, opcode)                                  \</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">  void Assembler::name(MSARegister wd, const MemOperand&amp; rs) {   \</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">    MemOperand source = rs;                                      \</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor">    AdjustBaseAndOffset(source);                                 \</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor">    if (is_int10(source.offset())) {                             \</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">      GenInstrMsaMI10(opcode, source.offset(), source.rm(), wd); \</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">    } else {                                                     \</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">      UseScratchRegisterScope temps(this);                       \</span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">      Register scratch = temps.Acquire();                        \</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">      DCHECK(rs.rm() != scratch);                                \</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">      addiu(scratch, source.rm(), source.offset());              \</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor">      GenInstrMsaMI10(opcode, 0, scratch, wd);                   \</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">    }                                                            \</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;MSA_LD_ST_LIST(MSA_LD_ST)</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">#undef MSA_LD_ST</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">#undef MSA_BRANCH_LIST</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define MSA_I10_LIST(V) \</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">  V(ldi_b, I5_DF_b)     \</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">  V(ldi_h, I5_DF_h)     \</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">  V(ldi_w, I5_DF_w)     \</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">  V(ldi_d, I5_DF_d)</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;</div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor">#define MSA_I10(name, format)                           \</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">  void Assembler::name(MSARegister wd, int32_t imm10) { \</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">    GenInstrMsaI10(LDI, format, imm10, wd);             \</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;MSA_I10_LIST(MSA_I10)</div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor">#undef MSA_I10</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">#undef MSA_I10_LIST</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define MSA_I5_LIST(V) \</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor">  V(addvi, ADDVI)      \</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">  V(subvi, SUBVI)      \</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">  V(maxi_s, MAXI_S)    \</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="preprocessor">  V(maxi_u, MAXI_U)    \</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">  V(mini_s, MINI_S)    \</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">  V(mini_u, MINI_U)    \</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor">  V(ceqi, CEQI)        \</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">  V(clti_s, CLTI_S)    \</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">  V(clti_u, CLTI_U)    \</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">  V(clei_s, CLEI_S)    \</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">  V(clei_u, CLEI_U)</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;</div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor">#define MSA_I5_FORMAT(name, opcode, format)                       \</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">  void Assembler::name##_##format(MSARegister wd, MSARegister ws, \</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor">                                  uint32_t imm5) {                \</span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">    GenInstrMsaI5(opcode, I5_DF_##format, imm5, ws, wd);          \</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor">#define MSA_I5(name, opcode)     \</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor">  MSA_I5_FORMAT(name, opcode, b) \</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">  MSA_I5_FORMAT(name, opcode, h) \</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">  MSA_I5_FORMAT(name, opcode, w) \</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">  MSA_I5_FORMAT(name, opcode, d)</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;</div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;MSA_I5_LIST(MSA_I5)</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#undef MSA_I5</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">#undef MSA_I5_FORMAT</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">#undef MSA_I5_LIST</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;</div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor">#define MSA_I8_LIST(V) \</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">  V(andi_b, ANDI_B)    \</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor">  V(ori_b, ORI_B)      \</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor">  V(nori_b, NORI_B)    \</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">  V(xori_b, XORI_B)    \</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">  V(bmnzi_b, BMNZI_B)  \</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">  V(bmzi_b, BMZI_B)    \</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">  V(bseli_b, BSELI_B)  \</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor">  V(shf_b, SHF_B)      \</span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor">  V(shf_h, SHF_H)      \</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">  V(shf_w, SHF_W)</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;</div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define MSA_I8(name, opcode)                                            \</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">  void Assembler::name(MSARegister wd, MSARegister ws, uint32_t imm8) { \</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">    GenInstrMsaI8(opcode, imm8, ws, wd);                                \</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;</div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;MSA_I8_LIST(MSA_I8)</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#undef MSA_I8</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#undef MSA_I8_LIST</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define MSA_VEC_LIST(V) \</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor">  V(and_v, AND_V)       \</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">  V(or_v, OR_V)         \</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor">  V(nor_v, NOR_V)       \</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor">  V(xor_v, XOR_V)       \</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">  V(bmnz_v, BMNZ_V)     \</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">  V(bmz_v, BMZ_V)       \</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor">  V(bsel_v, BSEL_V)</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;</div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor">#define MSA_VEC(name, opcode)                                            \</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor">  void Assembler::name(MSARegister wd, MSARegister ws, MSARegister wt) { \</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor">    GenInstrMsaVec(opcode, wt, ws, wd);                                  \</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;</div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;MSA_VEC_LIST(MSA_VEC)</div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor">#undef MSA_VEC</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#undef MSA_VEC_LIST</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;</div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">#define MSA_2R_LIST(V) \</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">  V(pcnt, PCNT)        \</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">  V(nloc, NLOC)        \</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">  V(nlzc, NLZC)</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;</div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define MSA_2R_FORMAT(name, opcode, format)                         \</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">  void Assembler::name##_##format(MSARegister wd, MSARegister ws) { \</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">    GenInstrMsa2R(opcode, MSA_2R_DF_##format, ws, wd);              \</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">#define MSA_2R(name, opcode)     \</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">  MSA_2R_FORMAT(name, opcode, b) \</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">  MSA_2R_FORMAT(name, opcode, h) \</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">  MSA_2R_FORMAT(name, opcode, w) \</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">  MSA_2R_FORMAT(name, opcode, d)</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;</div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;MSA_2R_LIST(MSA_2R)</div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#undef MSA_2R</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#undef MSA_2R_FORMAT</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor">#undef MSA_2R_LIST</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;</div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">#define MSA_FILL(format)                                              \</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">  void Assembler::fill_##format(MSARegister wd, Register rs) {        \</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">    DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));     \</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">    DCHECK(rs.is_valid() &amp;&amp; wd.is_valid());                           \</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">    Instr instr = MSA | MSA_2R_FORMAT | FILL | MSA_2R_DF_##format |   \</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">                  (rs.code() &lt;&lt; kWsShift) | (wd.code() &lt;&lt; kWdShift) | \</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor">                  MSA_VEC_2R_2RF_MINOR;                               \</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">    emit(instr);                                                      \</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;MSA_FILL(b)</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;MSA_FILL(h)</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;MSA_FILL(w)</div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#undef MSA_FILL</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;</div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">#define MSA_2RF_LIST(V) \</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">  V(fclass, FCLASS)     \</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">  V(ftrunc_s, FTRUNC_S) \</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">  V(ftrunc_u, FTRUNC_U) \</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor">  V(fsqrt, FSQRT)       \</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">  V(frsqrt, FRSQRT)     \</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="preprocessor">  V(frcp, FRCP)         \</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">  V(frint, FRINT)       \</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor">  V(flog2, FLOG2)       \</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">  V(fexupl, FEXUPL)     \</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">  V(fexupr, FEXUPR)     \</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor">  V(ffql, FFQL)         \</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="preprocessor">  V(ffqr, FFQR)         \</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">  V(ftint_s, FTINT_S)   \</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">  V(ftint_u, FTINT_U)   \</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">  V(ffint_s, FFINT_S)   \</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">  V(ffint_u, FFINT_U)</span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;</div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define MSA_2RF_FORMAT(name, opcode, format)                        \</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">  void Assembler::name##_##format(MSARegister wd, MSARegister ws) { \</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">    GenInstrMsa2RF(opcode, MSA_2RF_DF_##format, ws, wd);            \</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;</div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">#define MSA_2RF(name, opcode)     \</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">  MSA_2RF_FORMAT(name, opcode, w) \</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">  MSA_2RF_FORMAT(name, opcode, d)</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;</div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;MSA_2RF_LIST(MSA_2RF)</div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">#undef MSA_2RF</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor">#undef MSA_2RF_FORMAT</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#undef MSA_2RF_LIST</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;</div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor">#define MSA_3R_LIST(V)  \</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">  V(sll, SLL_MSA)       \</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor">  V(sra, SRA_MSA)       \</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">  V(srl, SRL_MSA)       \</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">  V(bclr, BCLR)         \</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor">  V(bset, BSET)         \</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor">  V(bneg, BNEG)         \</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">  V(binsl, BINSL)       \</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor">  V(binsr, BINSR)       \</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor">  V(addv, ADDV)         \</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">  V(subv, SUBV)         \</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">  V(max_s, MAX_S)       \</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">  V(max_u, MAX_U)       \</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">  V(min_s, MIN_S)       \</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor">  V(min_u, MIN_U)       \</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor">  V(max_a, MAX_A)       \</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">  V(min_a, MIN_A)       \</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor">  V(ceq, CEQ)           \</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">  V(clt_s, CLT_S)       \</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">  V(clt_u, CLT_U)       \</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">  V(cle_s, CLE_S)       \</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">  V(cle_u, CLE_U)       \</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor">  V(add_a, ADD_A)       \</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">  V(adds_a, ADDS_A)     \</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor">  V(adds_s, ADDS_S)     \</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">  V(adds_u, ADDS_U)     \</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">  V(ave_s, AVE_S)       \</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">  V(ave_u, AVE_U)       \</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">  V(aver_s, AVER_S)     \</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">  V(aver_u, AVER_U)     \</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">  V(subs_s, SUBS_S)     \</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">  V(subs_u, SUBS_U)     \</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="preprocessor">  V(subsus_u, SUBSUS_U) \</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">  V(subsuu_s, SUBSUU_S) \</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">  V(asub_s, ASUB_S)     \</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">  V(asub_u, ASUB_U)     \</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">  V(mulv, MULV)         \</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">  V(maddv, MADDV)       \</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">  V(msubv, MSUBV)       \</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor">  V(div_s, DIV_S_MSA)   \</span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">  V(div_u, DIV_U)       \</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">  V(mod_s, MOD_S)       \</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor">  V(mod_u, MOD_U)       \</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">  V(dotp_s, DOTP_S)     \</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">  V(dotp_u, DOTP_U)     \</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">  V(dpadd_s, DPADD_S)   \</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">  V(dpadd_u, DPADD_U)   \</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor">  V(dpsub_s, DPSUB_S)   \</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">  V(dpsub_u, DPSUB_U)   \</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">  V(pckev, PCKEV)       \</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor">  V(pckod, PCKOD)       \</span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">  V(ilvl, ILVL)         \</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">  V(ilvr, ILVR)         \</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">  V(ilvev, ILVEV)       \</span></div><div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;<span class="preprocessor">  V(ilvod, ILVOD)       \</span></div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">  V(vshf, VSHF)         \</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor">  V(srar, SRAR)         \</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">  V(srlr, SRLR)         \</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor">  V(hadd_s, HADD_S)     \</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor">  V(hadd_u, HADD_U)     \</span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">  V(hsub_s, HSUB_S)     \</span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">  V(hsub_u, HSUB_U)</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;</div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">#define MSA_3R_FORMAT(name, opcode, format)                             \</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">  void Assembler::name##_##format(MSARegister wd, MSARegister ws,       \</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">                                  MSARegister wt) {                     \</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">    GenInstrMsa3R&lt;MSARegister&gt;(opcode, MSA_3R_DF_##format, wt, ws, wd); \</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;</div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define MSA_3R_FORMAT_SLD_SPLAT(name, opcode, format)                \</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">  void Assembler::name##_##format(MSARegister wd, MSARegister ws,    \</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">                                  Register rt) {                     \</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">    GenInstrMsa3R&lt;Register&gt;(opcode, MSA_3R_DF_##format, rt, ws, wd); \</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;</div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">#define MSA_3R(name, opcode)     \</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">  MSA_3R_FORMAT(name, opcode, b) \</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">  MSA_3R_FORMAT(name, opcode, h) \</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor">  MSA_3R_FORMAT(name, opcode, w) \</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">  MSA_3R_FORMAT(name, opcode, d)</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;</div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define MSA_3R_SLD_SPLAT(name, opcode)     \</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor">  MSA_3R_FORMAT_SLD_SPLAT(name, opcode, b) \</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">  MSA_3R_FORMAT_SLD_SPLAT(name, opcode, h) \</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">  MSA_3R_FORMAT_SLD_SPLAT(name, opcode, w) \</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">  MSA_3R_FORMAT_SLD_SPLAT(name, opcode, d)</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;</div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;MSA_3R_LIST(MSA_3R)</div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;MSA_3R_SLD_SPLAT(sld, SLD)</div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;MSA_3R_SLD_SPLAT(splat, SPLAT)</div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;</div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#undef MSA_3R</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#undef MSA_3R_FORMAT</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#undef MSA_3R_FORMAT_SLD_SPLAT</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#undef MSA_3R_SLD_SPLAT</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#undef MSA_3R_LIST</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;</div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define MSA_3RF_LIST1(V) \</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor">  V(fcaf, FCAF)          \</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;<span class="preprocessor">  V(fcun, FCUN)          \</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor">  V(fceq, FCEQ)          \</span></div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="preprocessor">  V(fcueq, FCUEQ)        \</span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="preprocessor">  V(fclt, FCLT)          \</span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor">  V(fcult, FCULT)        \</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="preprocessor">  V(fcle, FCLE)          \</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">  V(fcule, FCULE)        \</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor">  V(fsaf, FSAF)          \</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor">  V(fsun, FSUN)          \</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor">  V(fseq, FSEQ)          \</span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">  V(fsueq, FSUEQ)        \</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor">  V(fslt, FSLT)          \</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">  V(fsult, FSULT)        \</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">  V(fsle, FSLE)          \</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor">  V(fsule, FSULE)        \</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">  V(fadd, FADD)          \</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">  V(fsub, FSUB)          \</span></div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">  V(fmul, FMUL)          \</span></div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">  V(fdiv, FDIV)          \</span></div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor">  V(fmadd, FMADD)        \</span></div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">  V(fmsub, FMSUB)        \</span></div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor">  V(fexp2, FEXP2)        \</span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">  V(fmin, FMIN)          \</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor">  V(fmin_a, FMIN_A)      \</span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">  V(fmax, FMAX)          \</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor">  V(fmax_a, FMAX_A)      \</span></div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">  V(fcor, FCOR)          \</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor">  V(fcune, FCUNE)        \</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">  V(fcne, FCNE)          \</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor">  V(fsor, FSOR)          \</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">  V(fsune, FSUNE)        \</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">  V(fsne, FSNE)</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define MSA_3RF_LIST2(V) \</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">  V(fexdo, FEXDO)        \</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor">  V(ftq, FTQ)            \</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">  V(mul_q, MUL_Q)        \</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">  V(madd_q, MADD_Q)      \</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">  V(msub_q, MSUB_Q)      \</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">  V(mulr_q, MULR_Q)      \</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor">  V(maddr_q, MADDR_Q)    \</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">  V(msubr_q, MSUBR_Q)</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define MSA_3RF_FORMAT(name, opcode, df, df_c)                \</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor">  void Assembler::name##_##df(MSARegister wd, MSARegister ws, \</span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="preprocessor">                              MSARegister wt) {               \</span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor">    GenInstrMsa3RF(opcode, df_c, wt, ws, wd);                 \</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;</div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="preprocessor">#define MSA_3RF_1(name, opcode)      \</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor">  MSA_3RF_FORMAT(name, opcode, w, 0) \</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor">  MSA_3RF_FORMAT(name, opcode, d, 1)</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;</div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor">#define MSA_3RF_2(name, opcode)      \</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">  MSA_3RF_FORMAT(name, opcode, h, 0) \</span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor">  MSA_3RF_FORMAT(name, opcode, w, 1)</span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;MSA_3RF_LIST1(MSA_3RF_1)</div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;MSA_3RF_LIST2(MSA_3RF_2)</div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#undef MSA_3RF_1</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#undef MSA_3RF_2</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#undef MSA_3RF_FORMAT</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#undef MSA_3RF_LIST1</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">#undef MSA_3RF_LIST2</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="keywordtype">void</span> Assembler::sldi_b(MSARegister wd, MSARegister ws, <a class="code" href="classuint32__t.html">uint32_t</a> n) {</div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;  GenInstrMsaElm&lt;MSARegister, MSARegister&gt;(SLDI, ELM_DF_B, n, ws, wd);</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;}</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="keywordtype">void</span> Assembler::sldi_h(MSARegister wd, MSARegister ws, <a class="code" href="classuint32__t.html">uint32_t</a> n) {</div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;  GenInstrMsaElm&lt;MSARegister, MSARegister&gt;(SLDI, ELM_DF_H, n, ws, wd);</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;}</div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;</div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="keywordtype">void</span> Assembler::sldi_w(MSARegister wd, MSARegister ws, <a class="code" href="classuint32__t.html">uint32_t</a> n) {</div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;  GenInstrMsaElm&lt;MSARegister, MSARegister&gt;(SLDI, ELM_DF_W, n, ws, wd);</div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;}</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="keywordtype">void</span> Assembler::sldi_d(MSARegister wd, MSARegister ws, <a class="code" href="classuint32__t.html">uint32_t</a> n) {</div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;  GenInstrMsaElm&lt;MSARegister, MSARegister&gt;(SLDI, ELM_DF_D, n, ws, wd);</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;}</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;</div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="keywordtype">void</span> Assembler::splati_b(MSARegister wd, MSARegister ws, <a class="code" href="classuint32__t.html">uint32_t</a> n) {</div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;  GenInstrMsaElm&lt;MSARegister, MSARegister&gt;(SPLATI, ELM_DF_B, n, ws, wd);</div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;}</div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;</div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="keywordtype">void</span> Assembler::splati_h(MSARegister wd, MSARegister ws, <a class="code" href="classuint32__t.html">uint32_t</a> n) {</div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;  GenInstrMsaElm&lt;MSARegister, MSARegister&gt;(SPLATI, ELM_DF_H, n, ws, wd);</div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;}</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;</div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="keywordtype">void</span> Assembler::splati_w(MSARegister wd, MSARegister ws, <a class="code" href="classuint32__t.html">uint32_t</a> n) {</div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;  GenInstrMsaElm&lt;MSARegister, MSARegister&gt;(SPLATI, ELM_DF_W, n, ws, wd);</div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;}</div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;</div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="keywordtype">void</span> Assembler::splati_d(MSARegister wd, MSARegister ws, <a class="code" href="classuint32__t.html">uint32_t</a> n) {</div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;  GenInstrMsaElm&lt;MSARegister, MSARegister&gt;(SPLATI, ELM_DF_D, n, ws, wd);</div><div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160;}</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;</div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="keywordtype">void</span> Assembler::copy_s_b(Register rd, MSARegister ws, <a class="code" href="classuint32__t.html">uint32_t</a> n) {</div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;  GenInstrMsaElm&lt;Register, MSARegister&gt;(COPY_S, ELM_DF_B, n, ws, rd);</div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;}</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;</div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="keywordtype">void</span> Assembler::copy_s_h(Register rd, MSARegister ws, <a class="code" href="classuint32__t.html">uint32_t</a> n) {</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;  GenInstrMsaElm&lt;Register, MSARegister&gt;(COPY_S, ELM_DF_H, n, ws, rd);</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;}</div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;</div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="keywordtype">void</span> Assembler::copy_s_w(Register rd, MSARegister ws, <a class="code" href="classuint32__t.html">uint32_t</a> n) {</div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;  GenInstrMsaElm&lt;Register, MSARegister&gt;(COPY_S, ELM_DF_W, n, ws, rd);</div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;}</div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;</div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="keywordtype">void</span> Assembler::copy_u_b(Register rd, MSARegister ws, <a class="code" href="classuint32__t.html">uint32_t</a> n) {</div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;  GenInstrMsaElm&lt;Register, MSARegister&gt;(COPY_U, ELM_DF_B, n, ws, rd);</div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;}</div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;</div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="keywordtype">void</span> Assembler::copy_u_h(Register rd, MSARegister ws, <a class="code" href="classuint32__t.html">uint32_t</a> n) {</div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;  GenInstrMsaElm&lt;Register, MSARegister&gt;(COPY_U, ELM_DF_H, n, ws, rd);</div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;}</div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;</div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="keywordtype">void</span> Assembler::copy_u_w(Register rd, MSARegister ws, <a class="code" href="classuint32__t.html">uint32_t</a> n) {</div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;  GenInstrMsaElm&lt;Register, MSARegister&gt;(COPY_U, ELM_DF_W, n, ws, rd);</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;}</div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;</div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="keywordtype">void</span> Assembler::insert_b(MSARegister wd, <a class="code" href="classuint32__t.html">uint32_t</a> n, Register rs) {</div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;  GenInstrMsaElm&lt;MSARegister, Register&gt;(INSERT, ELM_DF_B, n, rs, wd);</div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;}</div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;</div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="keywordtype">void</span> Assembler::insert_h(MSARegister wd, <a class="code" href="classuint32__t.html">uint32_t</a> n, Register rs) {</div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;  GenInstrMsaElm&lt;MSARegister, Register&gt;(INSERT, ELM_DF_H, n, rs, wd);</div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;}</div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="keywordtype">void</span> Assembler::insert_w(MSARegister wd, <a class="code" href="classuint32__t.html">uint32_t</a> n, Register rs) {</div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;  GenInstrMsaElm&lt;MSARegister, Register&gt;(INSERT, ELM_DF_W, n, rs, wd);</div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;}</div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;</div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="keywordtype">void</span> Assembler::insve_b(MSARegister wd, <a class="code" href="classuint32__t.html">uint32_t</a> n, MSARegister ws) {</div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;  GenInstrMsaElm&lt;MSARegister, MSARegister&gt;(INSVE, ELM_DF_B, n, ws, wd);</div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;}</div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;</div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="keywordtype">void</span> Assembler::insve_h(MSARegister wd, <a class="code" href="classuint32__t.html">uint32_t</a> n, MSARegister ws) {</div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;  GenInstrMsaElm&lt;MSARegister, MSARegister&gt;(INSVE, ELM_DF_H, n, ws, wd);</div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;}</div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;</div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="keywordtype">void</span> Assembler::insve_w(MSARegister wd, <a class="code" href="classuint32__t.html">uint32_t</a> n, MSARegister ws) {</div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;  GenInstrMsaElm&lt;MSARegister, MSARegister&gt;(INSVE, ELM_DF_W, n, ws, wd);</div><div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;}</div><div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;</div><div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="keywordtype">void</span> Assembler::insve_d(MSARegister wd, <a class="code" href="classuint32__t.html">uint32_t</a> n, MSARegister ws) {</div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;  GenInstrMsaElm&lt;MSARegister, MSARegister&gt;(INSVE, ELM_DF_D, n, ws, wd);</div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;}</div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="keywordtype">void</span> Assembler::move_v(MSARegister wd, MSARegister ws) {</div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));</div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;  DCHECK(ws.is_valid() &amp;&amp; wd.is_valid());</div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;  Instr instr = MSA | MOVE_V | (ws.code() &lt;&lt; kWsShift) |</div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;                (wd.code() &lt;&lt; kWdShift) | MSA_ELM_MINOR;</div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;  emit(instr);</div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;}</div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;</div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="keywordtype">void</span> Assembler::ctcmsa(MSAControlRegister cd, Register rs) {</div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));</div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;  DCHECK(cd.is_valid() &amp;&amp; rs.is_valid());</div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;  Instr instr = MSA | CTCMSA | (rs.code() &lt;&lt; kWsShift) |</div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;                (cd.code() &lt;&lt; kWdShift) | MSA_ELM_MINOR;</div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;  emit(instr);</div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;}</div><div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;</div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;<span class="keywordtype">void</span> Assembler::cfcmsa(Register rd, MSAControlRegister cs) {</div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;  DCHECK(IsMipsArchVariant(kMips32r6) &amp;&amp; IsEnabled(MIPS_SIMD));</div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;  DCHECK(rd.is_valid() &amp;&amp; cs.is_valid());</div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;  Instr instr = MSA | CFCMSA | (cs.code() &lt;&lt; kWsShift) |</div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;                (rd.code() &lt;&lt; kWdShift) | MSA_ELM_MINOR;</div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;  emit(instr);</div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;}</div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;</div><div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor">#define MSA_BIT_LIST(V) \</span></div><div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">  V(slli, SLLI)         \</span></div><div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor">  V(srai, SRAI)         \</span></div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor">  V(srli, SRLI)         \</span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor">  V(bclri, BCLRI)       \</span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor">  V(bseti, BSETI)       \</span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="preprocessor">  V(bnegi, BNEGI)       \</span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">  V(binsli, BINSLI)     \</span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">  V(binsri, BINSRI)     \</span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor">  V(sat_s, SAT_S)       \</span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor">  V(sat_u, SAT_U)       \</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">  V(srari, SRARI)       \</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="preprocessor">  V(srlri, SRLRI)</span></div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;</div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="preprocessor">#define MSA_BIT_FORMAT(name, opcode, format)                      \</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">  void Assembler::name##_##format(MSARegister wd, MSARegister ws, \</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor">                                  uint32_t m) {                   \</span></div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="preprocessor">    GenInstrMsaBit(opcode, BIT_DF_##format, m, ws, wd);           \</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;</div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor">#define MSA_BIT(name, opcode)     \</span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor">  MSA_BIT_FORMAT(name, opcode, b) \</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor">  MSA_BIT_FORMAT(name, opcode, h) \</span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">  MSA_BIT_FORMAT(name, opcode, w) \</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor">  MSA_BIT_FORMAT(name, opcode, d)</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;</div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;MSA_BIT_LIST(MSA_BIT)</div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor">#undef MSA_BIT</span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#undef MSA_BIT_FORMAT</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor">#undef MSA_BIT_LIST</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="keywordtype">int</span> Assembler::RelocateInternalReference(RelocInfo::Mode rmode, Address pc,</div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;                                         intptr_t pc_delta) {</div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;  Instr instr = instr_at(pc);</div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;</div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;  <span class="keywordflow">if</span> (RelocInfo::IsInternalReference(rmode)) {</div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;    int32_t* p = <span class="keyword">reinterpret_cast&lt;</span>int32_t*<span class="keyword">&gt;</span>(pc);</div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;    <span class="keywordflow">if</span> (*p == 0) {</div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;      <span class="keywordflow">return</span> 0;  <span class="comment">// Number of instructions patched.</span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;    }</div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;    *p += pc_delta;</div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;    <span class="keywordflow">return</span> 1;  <span class="comment">// Number of instructions patched.</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;    DCHECK(RelocInfo::IsInternalReferenceEncoded(rmode));</div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;    <span class="keywordflow">if</span> (IsLui(instr)) {</div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;      Instr instr1 = instr_at(pc + 0 * kInstrSize);</div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;      Instr instr2 = instr_at(pc + 1 * kInstrSize);</div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;      DCHECK(IsOri(instr2) || IsJicOrJialc(instr2));</div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;      int32_t imm;</div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;      <span class="keywordflow">if</span> (IsJicOrJialc(instr2)) {</div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;        imm = CreateTargetAddress(instr1, instr2);</div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;        imm = GetLuiOriImmediate(instr1, instr2);</div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;      }</div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;</div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;      <span class="keywordflow">if</span> (imm == kEndOfJumpChain) {</div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;        <span class="keywordflow">return</span> 0;  <span class="comment">// Number of instructions patched.</span></div><div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;      }</div><div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;      imm += pc_delta;</div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;      DCHECK_EQ(imm &amp; 3, 0);</div><div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;      instr1 &amp;= ~kImm16Mask;</div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;      instr2 &amp;= ~kImm16Mask;</div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;</div><div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;      <span class="keywordflow">if</span> (IsJicOrJialc(instr2)) {</div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;        <a class="code" href="classuint32__t.html">uint32_t</a> lui_offset_u, jic_offset_u;</div><div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;        Assembler::UnpackTargetAddressUnsigned(imm, lui_offset_u, jic_offset_u);</div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;        instr_at_put(pc + 0 * kInstrSize, instr1 | lui_offset_u);</div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;        instr_at_put(pc + 1 * kInstrSize, instr2 | jic_offset_u);</div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;        PatchLuiOriImmediate(pc, imm, instr1, 0 * kInstrSize, instr2,</div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;                             1 * kInstrSize);</div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;      }</div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;      <span class="keywordflow">return</span> 2;  <span class="comment">// Number of instructions patched.</span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;      UNREACHABLE();</div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;    }</div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;  }</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;}</div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;</div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="keywordtype">void</span> Assembler::RelocateRelativeReference(RelocInfo::Mode rmode, Address pc,</div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;                                          intptr_t pc_delta) {</div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;  Instr instr = instr_at(pc);</div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;</div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;  DCHECK(RelocInfo::IsRelativeCodeTarget(rmode));</div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;  <span class="keywordflow">if</span> (IsLui(instr)) {</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;    Instr instr1 = instr_at(pc + 0 * kInstrSize);</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;    Instr instr2 = instr_at(pc + 1 * kInstrSize);</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;    Instr instr3 = instr_at(pc + 2 * kInstrSize);</div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;    int32_t imm;</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;    Address ori_offset;</div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;    <span class="keywordflow">if</span> (IsNal(instr2)) {</div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;      instr2 = instr3;</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;      ori_offset = 2 * kInstrSize;</div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;      ori_offset = 1 * kInstrSize;</div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;    }</div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;    DCHECK(IsOri(instr2));</div><div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;    imm = GetLuiOriImmediate(instr1, instr2);</div><div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;    instr1 &amp;= ~kImm16Mask;</div><div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;    instr2 &amp;= ~kImm16Mask;</div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;</div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;    <span class="keywordflow">if</span> (imm == kEndOfJumpChain) {</div><div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;    }</div><div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;    imm += pc_delta;</div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;    DCHECK_EQ(imm &amp; 3, 0);</div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;    PatchLuiOriImmediate(pc, imm, instr1, 0 * kInstrSize, instr2, ori_offset);</div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;    UNREACHABLE();</div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;  }</div><div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;}</div><div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160;</div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="keywordtype">void</span> Assembler::GrowBuffer() {</div><div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;  <span class="keywordflow">if</span> (!own_buffer_) FATAL(<span class="stringliteral">&quot;external code buffer is too small&quot;</span>);</div><div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;  <span class="comment">// Compute new buffer size.</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;  CodeDesc desc;  <span class="comment">// the new buffer</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;  <span class="keywordflow">if</span> (buffer_size_ &lt; 1 * MB) {</div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;    desc.buffer_size = 2*buffer_size_;</div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;    desc.buffer_size = buffer_size_ + 1*MB;</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;  }</div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;</div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;  <span class="comment">// Some internal data structures overflow for very large buffers,</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;  <span class="comment">// they must ensure that kMaximalBufferSize is not too large.</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;  <span class="keywordflow">if</span> (desc.buffer_size &gt; kMaximalBufferSize) {</div><div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;    V8::FatalProcessOutOfMemory(<span class="keyword">nullptr</span>, <span class="stringliteral">&quot;Assembler::GrowBuffer&quot;</span>);</div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;  }</div><div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;</div><div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;  <span class="comment">// Set up new buffer.</span></div><div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;  desc.buffer = NewArray&lt;byte&gt;(desc.buffer_size);</div><div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;  desc.origin = <span class="keyword">this</span>;</div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;</div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;  desc.instr_size = pc_offset();</div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;  desc.reloc_size = (buffer_ + buffer_size_) - reloc_info_writer.pos();</div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;</div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160;  <span class="comment">// Copy the data.</span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;  <span class="keywordtype">int</span> pc_delta = desc.buffer - buffer_;</div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;  <span class="keywordtype">int</span> rc_delta = (desc.buffer + desc.buffer_size) - (buffer_ + buffer_size_);</div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;  MemMove(desc.buffer, buffer_, desc.instr_size);</div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;  MemMove(reloc_info_writer.pos() + rc_delta, reloc_info_writer.pos(),</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;          desc.reloc_size);</div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;</div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;  <span class="comment">// Switch buffers.</span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;  DeleteArray(buffer_);</div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;  buffer_ = desc.buffer;</div><div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;  buffer_size_ = desc.buffer_size;</div><div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;  pc_ += pc_delta;</div><div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;  reloc_info_writer.Reposition(reloc_info_writer.pos() + rc_delta,</div><div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;                               reloc_info_writer.last_pc() + pc_delta);</div><div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;</div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;  <span class="comment">// Relocate runtime entries.</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;  <span class="keywordflow">for</span> (RelocIterator it(desc); !it.done(); it.next()) {</div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;    RelocInfo::Mode rmode = it.rinfo()-&gt;rmode();</div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;    <span class="keywordflow">if</span> (rmode == RelocInfo::INTERNAL_REFERENCE_ENCODED ||</div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;        rmode == RelocInfo::INTERNAL_REFERENCE) {</div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;      RelocateInternalReference(rmode, it.rinfo()-&gt;pc(), pc_delta);</div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;    }</div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;  }</div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;  DCHECK(!overflow());</div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;}</div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;</div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;</div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="keywordtype">void</span> Assembler::db(uint8_t data) {</div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;  CheckForEmitInForbiddenSlot();</div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;  EmitHelper(data);</div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;}</div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;</div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;</div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="keywordtype">void</span> Assembler::dd(<a class="code" href="classuint32__t.html">uint32_t</a> data) {</div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;  CheckForEmitInForbiddenSlot();</div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;  EmitHelper(data);</div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;}</div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="keywordtype">void</span> Assembler::dq(uint64_t data) {</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;  CheckForEmitInForbiddenSlot();</div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;  EmitHelper(data);</div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;}</div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;</div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="keywordtype">void</span> Assembler::dd(Label* label) {</div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> data;</div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;  CheckForEmitInForbiddenSlot();</div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;  <span class="keywordflow">if</span> (label-&gt;is_bound()) {</div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;    data = <span class="keyword">reinterpret_cast&lt;</span><a class="code" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(buffer_ + label-&gt;pos());</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;    data = jump_address(label);</div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;    unbound_labels_count_++;</div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;    internal_reference_positions_.insert(label-&gt;pos());</div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;  }</div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;  RecordRelocInfo(RelocInfo::INTERNAL_REFERENCE);</div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;  EmitHelper(data);</div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;}</div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;</div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;</div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="keywordtype">void</span> Assembler::RecordRelocInfo(RelocInfo::Mode rmode, intptr_t data) {</div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;  <span class="keywordflow">if</span> (!ShouldRecordRelocInfo(rmode)) <span class="keywordflow">return</span>;</div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;  <span class="comment">// We do not try to reuse pool constants.</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;  RelocInfo rinfo(reinterpret_cast&lt;Address&gt;(pc_), rmode, data, Code());</div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;  DCHECK_GE(buffer_space(), kMaxRelocSize);  <span class="comment">// Too late to grow buffer here.</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;  reloc_info_writer.Write(&amp;rinfo);</div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;}</div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;</div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="keywordtype">void</span> Assembler::BlockTrampolinePoolFor(<span class="keywordtype">int</span> instructions) {</div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;  CheckTrampolinePoolQuick(instructions);</div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160;  BlockTrampolinePoolBefore(pc_offset() + instructions * kInstrSize);</div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;}</div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;</div><div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;</div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="keywordtype">void</span> Assembler::CheckTrampolinePool() {</div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;  <span class="comment">// Some small sequences of instructions must not be broken up by the</span></div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;  <span class="comment">// insertion of a trampoline pool; such sequences are protected by setting</span></div><div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;  <span class="comment">// either trampoline_pool_blocked_nesting_ or no_trampoline_pool_before_,</span></div><div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;  <span class="comment">// which are both checked here. Also, recursive calls to CheckTrampolinePool</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;  <span class="comment">// are blocked by trampoline_pool_blocked_nesting_.</span></div><div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;  <span class="keywordflow">if</span> ((trampoline_pool_blocked_nesting_ &gt; 0) ||</div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;      (pc_offset() &lt; no_trampoline_pool_before_)) {</div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;    <span class="comment">// Emission is currently blocked; make sure we try again as soon as</span></div><div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;    <span class="comment">// possible.</span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;    <span class="keywordflow">if</span> (trampoline_pool_blocked_nesting_ &gt; 0) {</div><div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;      next_buffer_check_ = pc_offset() + kInstrSize;</div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;      next_buffer_check_ = no_trampoline_pool_before_;</div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;    }</div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;  }</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;</div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;  DCHECK(!trampoline_emitted_);</div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;  DCHECK_GE(unbound_labels_count_, 0);</div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;  <span class="keywordflow">if</span> (unbound_labels_count_ &gt; 0) {</div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;    <span class="comment">// First we emit jump (2 instructions), then we emit trampoline pool.</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;    { BlockTrampolinePoolScope block_trampoline_pool(<span class="keyword">this</span>);</div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;      Label after_pool;</div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;      <span class="keywordflow">if</span> (IsMipsArchVariant(kMips32r6)) {</div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;        bc(&amp;after_pool);</div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;        b(&amp;after_pool);</div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;      }</div><div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;      nop();</div><div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160;</div><div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;      <span class="keywordtype">int</span> pool_start = pc_offset();</div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespacev8_1_1internal.html">i</a> = 0; <a class="code" href="namespacev8_1_1internal.html">i</a> &lt; unbound_labels_count_; <a class="code" href="namespacev8_1_1internal.html">i</a>++) {</div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;        {</div><div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;          <span class="keywordflow">if</span> (IsMipsArchVariant(kMips32r6)) {</div><div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;            bc(&amp;after_pool);</div><div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;            nop();</div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;            GenPCRelativeJump(t8, t9, 0, RelocInfo::NONE,</div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;                              BranchDelaySlot::PROTECT);</div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;          }</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;        }</div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;      }</div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;      bind(&amp;after_pool);</div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;      trampoline_ = Trampoline(pool_start, unbound_labels_count_);</div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;</div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;      trampoline_emitted_ = <span class="keyword">true</span>;</div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;      <span class="comment">// As we are only going to emit trampoline once, we need to prevent any</span></div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;      <span class="comment">// further emission.</span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;      next_buffer_check_ = kMaxInt;</div><div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;    }</div><div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;    <span class="comment">// Number of branches to unbound label at this point is zero, so we can</span></div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;    <span class="comment">// move next buffer check to maximum.</span></div><div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;    next_buffer_check_ = pc_offset() +</div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;        kMaxBranchOffset - kTrampolineSlotsSize * 16;</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;  }</div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;  <span class="keywordflow">return</span>;</div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;}</div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;</div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;</div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;Address Assembler::target_address_at(Address pc) {</div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;  Instr instr1 = instr_at(pc);</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;  Instr instr2 = instr_at(pc + kInstrSize);</div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;  Instr instr3 = instr_at(pc + 2 * kInstrSize);</div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;  <span class="comment">// Interpret 2 instructions generated by li (lui/ori) or optimized pairs</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;  <span class="comment">// lui/jic, aui/jic or lui/jialc.</span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;  <span class="keywordflow">if</span> (IsLui(instr1)) {</div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;    <span class="keywordflow">if</span> (IsOri(instr2)) {</div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;      Address target_address;</div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;      <span class="comment">// Assemble the 32 bit value.</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;      target_address = GetLuiOriImmediate(instr1, instr2);</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;      <span class="keywordflow">if</span> (IsAddu(instr3, t9, ra, t9)) {</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;        target_address += pc + kRelativeJumpForBuiltinsOffset;</div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;      }</div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;      <span class="keywordflow">return</span> target_address;</div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsJicOrJialc(instr2)) {</div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;      <span class="comment">// Assemble the 32 bit value.</span></div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span>Address<span class="keyword">&gt;</span>(CreateTargetAddress(instr1, instr2));</div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsNal(instr2)) {</div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;      DCHECK(IsOri(instr3));</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;      Address target_address;</div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;      target_address = GetLuiOriImmediate(instr1, instr3);</div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;      <span class="keywordflow">return</span> target_address + pc + kRelativeCallForBuiltinsOffset;</div><div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;    }</div><div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;  }</div><div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160;</div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;  <span class="comment">// We should never get here, force a bad address if we do.</span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;  UNREACHABLE();</div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;}</div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;</div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;</div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="comment">// MIPS and ia32 use opposite encoding for qNaN and sNaN, such that ia32</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="comment">// qNaN is a MIPS sNaN, and ia32 sNaN is MIPS qNaN. If running from a heap</span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="comment">// snapshot generated on ia32, the resulting MIPS sNaN must be quieted.</span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="comment">// OS::nan_value() returns a qNaN.</span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="keywordtype">void</span> Assembler::QuietNaN(HeapObject* <span class="keywordtype">object</span>) {</div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;  HeapNumber::cast(<span class="keywordtype">object</span>)-&gt;set_value(std::numeric_limits&lt;double&gt;::quiet_NaN());</div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;}</div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;</div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="comment">// On Mips, a target address is stored in a lui/ori instruction pair, each</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="comment">// of which load 16 bits of the 32-bit address to a register.</span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="comment">// Patching the address must replace both instr, and flush the i-cache.</span></div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="comment">// On r6, target address is stored in a lui/jic pair, and both instr have to be</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="comment">// patched.</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="keywordtype">void</span> Assembler::set_target_value_at(Address pc, <a class="code" href="classuint32__t.html">uint32_t</a> target,</div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;                                    ICacheFlushMode icache_flush_mode) {</div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;  Instr instr1 = instr_at(pc);</div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;  Instr instr2 = instr_at(pc + kInstrSize);</div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;</div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;  <span class="comment">// Check we have the result from a li macro-instruction, using instr pair.</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;  DCHECK(IsLui(instr1) &amp;&amp;</div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;         (IsOri(instr2) || IsJicOrJialc(instr2) || IsNal(instr2)));</div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;</div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;  <span class="keywordflow">if</span> (IsJicOrJialc(instr2)) {</div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;    <span class="comment">// Must use 2 instructions to insure patchable code =&gt; use lui and jic</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> lui_offset, jic_offset;</div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;    Assembler::UnpackTargetAddressUnsigned(target, lui_offset, jic_offset);</div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;</div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;    instr1 &amp;= ~kImm16Mask;</div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;    instr2 &amp;= ~kImm16Mask;</div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;</div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;    instr1 |= lui_offset;</div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;    instr2 |= jic_offset;</div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;</div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;    instr_at_put(pc, instr1);</div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;    instr_at_put(pc + kInstrSize, instr2);</div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;    Instr instr3 = instr_at(pc + 2 * kInstrSize);</div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;    <span class="comment">// If we are using relative calls/jumps for builtins.</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;    <span class="keywordflow">if</span> (IsNal(instr2)) {</div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;      target -= pc + kRelativeCallForBuiltinsOffset;</div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;    }</div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;    <span class="keywordflow">if</span> (IsAddu(instr3, t9, ra, t9)) {</div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;      target -= pc + kRelativeJumpForBuiltinsOffset;</div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;    }</div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;    <span class="comment">// Must use 2 instructions to insure patchable code =&gt; just use lui and ori.</span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;    <span class="comment">// lui rt, upper-16.</span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;    <span class="comment">// ori rt rt, lower-16.</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;    <span class="keywordflow">if</span> (IsNal(instr2)) {</div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;      instr1 &amp;= ~kImm16Mask;</div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;      instr3 &amp;= ~kImm16Mask;</div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;      PatchLuiOriImmediate(pc, target, instr1, 0 * kInstrSize, instr3,</div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;                           2 * kInstrSize);</div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;      instr1 &amp;= ~kImm16Mask;</div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;      instr2 &amp;= ~kImm16Mask;</div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;      PatchLuiOriImmediate(pc, target, instr1, 0 * kInstrSize, instr2,</div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;                           1 * kInstrSize);</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;    }</div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;  }</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;</div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;  <span class="keywordflow">if</span> (icache_flush_mode != SKIP_ICACHE_FLUSH) {</div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;    Assembler::FlushICache(pc, 2 * <span class="keyword">sizeof</span>(int32_t));</div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;  }</div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;}</div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;</div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="keywordtype">void</span> Assembler::GenPCRelativeJump(Register tf, Register ts, int32_t imm32,</div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;                                  RelocInfo::Mode rmode,</div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;                                  BranchDelaySlot bdslot) {</div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;  <span class="comment">// Order of these instructions is relied upon when patching them</span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;  <span class="comment">// or when changing imm32 that lui/ori pair loads.</span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;  or_(tf, ra, zero_reg);</div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;  nal();  <span class="comment">// Relative place of nal instruction determines kLongBranchPCOffset.</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;  <span class="keywordflow">if</span> (!RelocInfo::IsNone(rmode)) {</div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;    RecordRelocInfo(rmode);</div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;  }</div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;  lui(ts, (imm32 &amp; kHiMask) &gt;&gt; kLuiShift);</div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;  ori(ts, ts, (imm32 &amp; kImm16Mask));</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;  addu(ts, ra, ts);</div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;  <span class="keywordflow">if</span> (bdslot == USE_DELAY_SLOT) {</div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;    or_(ra, tf, zero_reg);</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;  }</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;  jr(ts);</div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;  <span class="keywordflow">if</span> (bdslot == PROTECT) {</div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;    or_(ra, tf, zero_reg);</div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;  }</div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;}</div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="keywordtype">void</span> Assembler::GenPCRelativeJumpAndLink(Register t, int32_t imm32,</div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;                                         RelocInfo::Mode rmode,</div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;                                         BranchDelaySlot bdslot) {</div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;  <span class="keywordflow">if</span> (!RelocInfo::IsNone(rmode)) {</div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;    RecordRelocInfo(rmode);</div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;  }</div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;  <span class="comment">// Order of these instructions is relied upon when patching them</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;  <span class="comment">// or when changing imm32 that lui/ori pair loads.</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;  lui(t, (imm32 &amp; kHiMask) &gt;&gt; kLuiShift);</div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;  nal();  <span class="comment">// Relative place of nal instruction determines kLongBranchPCOffset.</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;  ori(t, t, (imm32 &amp; kImm16Mask));</div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;  addu(t, ra, t);</div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;  jalr(t);</div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;  <span class="keywordflow">if</span> (bdslot == PROTECT) nop();</div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;}</div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;</div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;UseScratchRegisterScope::UseScratchRegisterScope(Assembler* assembler)</div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;    : available_(assembler-&gt;GetScratchRegisterList()),</div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;      old_available_(*available_) {}</div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;</div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;UseScratchRegisterScope::~UseScratchRegisterScope() {</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;  *available_ = old_available_;</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;}</div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;</div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;Register UseScratchRegisterScope::Acquire() {</div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;  DCHECK_NOT_NULL(available_);</div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;  DCHECK_NE(*available_, 0);</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;  <span class="keywordtype">int</span> index = <span class="keyword">static_cast&lt;</span><span class="keywordtype">int</span><span class="keyword">&gt;</span>(base::bits::CountTrailingZeros32(*available_));</div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;  *available_ &amp;= ~(1UL &lt;&lt; index);</div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;</div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;  <span class="keywordflow">return</span> Register::from_code(index);</div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;}</div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;</div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="keywordtype">bool</span> UseScratchRegisterScope::hasAvailable()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> *available_ != 0; }</div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;</div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;}  <span class="comment">// namespace internal</span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;}  <span class="comment">// namespace v8</span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;</div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">#endif  // V8_TARGET_ARCH_MIPS</span></div><div class="ttc" id="namespacev8_1_1internal_html"><div class="ttname"><a href="namespacev8_1_1internal.html">v8::internal</a></div><div class="ttdef"><b>Definition:</b> <a href="v8-internal_8h_source.html#l00021">v8-internal.h:21</a></div></div>
<div class="ttc" id="namespacev8_html"><div class="ttname"><a href="namespacev8.html">v8</a></div><div class="ttdef"><b>Definition:</b> <a href="libplatform_8h_source.html#l00013">libplatform.h:13</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_3781060c2281b06b6f451f73ab8b8c52.html">v8</a></li><li class="navelem"><a class="el" href="dir_f9eb3fc84e0914cf7a95ca5a8cc73e85.html">src</a></li><li class="navelem"><a class="el" href="dir_d4425b6b7765a071d44547c7713483fb.html">mips</a></li><li class="navelem"><b>assembler-mips.cc</b></li>
    <li class="footer">Generated on Tue Dec 25 2018 14:39:08 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
