;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; SW
SW__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
SW__0__MASK EQU 0x04
SW__0__PC EQU CYREG_PRT2_PC2
SW__0__PORT EQU 2
SW__0__SHIFT EQU 2
SW__AG EQU CYREG_PRT2_AG
SW__AMUX EQU CYREG_PRT2_AMUX
SW__BIE EQU CYREG_PRT2_BIE
SW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SW__BYP EQU CYREG_PRT2_BYP
SW__CTL EQU CYREG_PRT2_CTL
SW__DM0 EQU CYREG_PRT2_DM0
SW__DM1 EQU CYREG_PRT2_DM1
SW__DM2 EQU CYREG_PRT2_DM2
SW__DR EQU CYREG_PRT2_DR
SW__INP_DIS EQU CYREG_PRT2_INP_DIS
SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SW__LCD_EN EQU CYREG_PRT2_LCD_EN
SW__MASK EQU 0x04
SW__PORT EQU 2
SW__PRT EQU CYREG_PRT2_PRT
SW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SW__PS EQU CYREG_PRT2_PS
SW__SHIFT EQU 2
SW__SLW EQU CYREG_PRT2_SLW

; ADC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_IRQ__INTC_MASK EQU 0x08
ADC_SAR_IRQ__INTC_NUMBER EQU 3
ADC_SAR_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ADC_SAR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_theACLK__INDEX EQU 0x00
ADC_SAR_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_theACLK__PM_STBY_MSK EQU 0x01
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x01
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x02
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x02

; I2C
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
I2C_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
I2C_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
I2C_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB03_A0
I2C_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB03_A1
I2C_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
I2C_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB03_D0
I2C_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB03_D1
I2C_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
I2C_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
I2C_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB03_F0
I2C_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB03_F1
I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
I2C_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
I2C_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
I2C_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
I2C_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
I2C_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
I2C_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
I2C_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
I2C_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
I2C_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
I2C_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_bI2C_UDB_StsReg__0__POS EQU 0
I2C_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_bI2C_UDB_StsReg__1__POS EQU 1
I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
I2C_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_bI2C_UDB_StsReg__2__POS EQU 2
I2C_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_bI2C_UDB_StsReg__3__POS EQU 3
I2C_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_bI2C_UDB_StsReg__4__POS EQU 4
I2C_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_bI2C_UDB_StsReg__5__POS EQU 5
I2C_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB05_MSK
I2C_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2C_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
I2C_bI2C_UDB_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
I2C_bI2C_UDB_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
I2C_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB05_ST
I2C_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB05_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x10
I2C_I2C_IRQ__INTC_NUMBER EQU 4
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
I2C_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
I2C_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
I2C_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
I2C_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2C_IntClock__INDEX EQU 0x01
I2C_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2C_IntClock__PM_ACT_MSK EQU 0x02
I2C_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2C_IntClock__PM_STBY_MSK EQU 0x02

; LED
LED__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
LED__0__MASK EQU 0x40
LED__0__PC EQU CYREG_PRT5_PC6
LED__0__PORT EQU 5
LED__0__SHIFT EQU 6
LED__AG EQU CYREG_PRT5_AG
LED__AMUX EQU CYREG_PRT5_AMUX
LED__BIE EQU CYREG_PRT5_BIE
LED__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED__BYP EQU CYREG_PRT5_BYP
LED__CTL EQU CYREG_PRT5_CTL
LED__DM0 EQU CYREG_PRT5_DM0
LED__DM1 EQU CYREG_PRT5_DM1
LED__DM2 EQU CYREG_PRT5_DM2
LED__DR EQU CYREG_PRT5_DR
LED__INP_DIS EQU CYREG_PRT5_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT5_LCD_EN
LED__MASK EQU 0x40
LED__PORT EQU 5
LED__PRT EQU CYREG_PRT5_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED__PS EQU CYREG_PRT5_PS
LED__SHIFT EQU 6
LED__SLW EQU CYREG_PRT5_SLW

; RX1
RX1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RX1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RX1__INTC_MASK EQU 0x01
RX1__INTC_NUMBER EQU 0
RX1__INTC_PRIOR_NUM EQU 7
RX1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
RX1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RX1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; RX2
RX2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RX2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RX2__INTC_MASK EQU 0x02
RX2__INTC_NUMBER EQU 1
RX2__INTC_PRIOR_NUM EQU 7
RX2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
RX2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RX2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SCL
SCL__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
SCL__0__MASK EQU 0x20
SCL__0__PC EQU CYREG_PRT4_PC5
SCL__0__PORT EQU 4
SCL__0__SHIFT EQU 5
SCL__AG EQU CYREG_PRT4_AG
SCL__AMUX EQU CYREG_PRT4_AMUX
SCL__BIE EQU CYREG_PRT4_BIE
SCL__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SCL__BYP EQU CYREG_PRT4_BYP
SCL__CTL EQU CYREG_PRT4_CTL
SCL__DM0 EQU CYREG_PRT4_DM0
SCL__DM1 EQU CYREG_PRT4_DM1
SCL__DM2 EQU CYREG_PRT4_DM2
SCL__DR EQU CYREG_PRT4_DR
SCL__INP_DIS EQU CYREG_PRT4_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SCL__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SCL__LCD_EN EQU CYREG_PRT4_LCD_EN
SCL__MASK EQU 0x20
SCL__PORT EQU 4
SCL__PRT EQU CYREG_PRT4_PRT
SCL__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SCL__PS EQU CYREG_PRT4_PS
SCL__SHIFT EQU 5
SCL__SLW EQU CYREG_PRT4_SLW

; SDA
SDA__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
SDA__0__MASK EQU 0x40
SDA__0__PC EQU CYREG_PRT4_PC6
SDA__0__PORT EQU 4
SDA__0__SHIFT EQU 6
SDA__AG EQU CYREG_PRT4_AG
SDA__AMUX EQU CYREG_PRT4_AMUX
SDA__BIE EQU CYREG_PRT4_BIE
SDA__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SDA__BYP EQU CYREG_PRT4_BYP
SDA__CTL EQU CYREG_PRT4_CTL
SDA__DM0 EQU CYREG_PRT4_DM0
SDA__DM1 EQU CYREG_PRT4_DM1
SDA__DM2 EQU CYREG_PRT4_DM2
SDA__DR EQU CYREG_PRT4_DR
SDA__INP_DIS EQU CYREG_PRT4_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SDA__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SDA__LCD_EN EQU CYREG_PRT4_LCD_EN
SDA__MASK EQU 0x40
SDA__PORT EQU 4
SDA__PRT EQU CYREG_PRT4_PRT
SDA__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SDA__PS EQU CYREG_PRT4_PS
SDA__SHIFT EQU 6
SDA__SLW EQU CYREG_PRT4_SLW

; SSR
SSR__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
SSR__0__MASK EQU 0x02
SSR__0__PC EQU CYREG_IO_PC_PRT15_PC1
SSR__0__PORT EQU 15
SSR__0__SHIFT EQU 1
SSR__AG EQU CYREG_PRT15_AG
SSR__AMUX EQU CYREG_PRT15_AMUX
SSR__BIE EQU CYREG_PRT15_BIE
SSR__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SSR__BYP EQU CYREG_PRT15_BYP
SSR__CTL EQU CYREG_PRT15_CTL
SSR__DM0 EQU CYREG_PRT15_DM0
SSR__DM1 EQU CYREG_PRT15_DM1
SSR__DM2 EQU CYREG_PRT15_DM2
SSR__DR EQU CYREG_PRT15_DR
SSR__INP_DIS EQU CYREG_PRT15_INP_DIS
SSR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SSR__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SSR__LCD_EN EQU CYREG_PRT15_LCD_EN
SSR__MASK EQU 0x02
SSR__PORT EQU 15
SSR__PRT EQU CYREG_PRT15_PRT
SSR__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SSR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SSR__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SSR__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SSR__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SSR__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SSR__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SSR__PS EQU CYREG_PRT15_PS
SSR__SHIFT EQU 1
SSR__SLW EQU CYREG_PRT15_SLW

; DOOR
DOOR__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
DOOR__0__MASK EQU 0x01
DOOR__0__PC EQU CYREG_IO_PC_PRT15_PC0
DOOR__0__PORT EQU 15
DOOR__0__SHIFT EQU 0
DOOR__AG EQU CYREG_PRT15_AG
DOOR__AMUX EQU CYREG_PRT15_AMUX
DOOR__BIE EQU CYREG_PRT15_BIE
DOOR__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DOOR__BYP EQU CYREG_PRT15_BYP
DOOR__CTL EQU CYREG_PRT15_CTL
DOOR__DM0 EQU CYREG_PRT15_DM0
DOOR__DM1 EQU CYREG_PRT15_DM1
DOOR__DM2 EQU CYREG_PRT15_DM2
DOOR__DR EQU CYREG_PRT15_DR
DOOR__INP_DIS EQU CYREG_PRT15_INP_DIS
DOOR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
DOOR__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DOOR__LCD_EN EQU CYREG_PRT15_LCD_EN
DOOR__MASK EQU 0x01
DOOR__PORT EQU 15
DOOR__PRT EQU CYREG_PRT15_PRT
DOOR__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DOOR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DOOR__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DOOR__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DOOR__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DOOR__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DOOR__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DOOR__PS EQU CYREG_PRT15_PS
DOOR__SHIFT EQU 0
DOOR__SLW EQU CYREG_PRT15_SLW

; LCD1
LCD1__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
LCD1__0__MASK EQU 0x20
LCD1__0__PC EQU CYREG_PRT5_PC5
LCD1__0__PORT EQU 5
LCD1__0__SHIFT EQU 5
LCD1__AG EQU CYREG_PRT5_AG
LCD1__AMUX EQU CYREG_PRT5_AMUX
LCD1__BIE EQU CYREG_PRT5_BIE
LCD1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD1__BYP EQU CYREG_PRT5_BYP
LCD1__CTL EQU CYREG_PRT5_CTL
LCD1__DM0 EQU CYREG_PRT5_DM0
LCD1__DM1 EQU CYREG_PRT5_DM1
LCD1__DM2 EQU CYREG_PRT5_DM2
LCD1__DR EQU CYREG_PRT5_DR
LCD1__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LCD1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD1__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD1__MASK EQU 0x20
LCD1__PORT EQU 5
LCD1__PRT EQU CYREG_PRT5_PRT
LCD1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD1__PS EQU CYREG_PRT5_PS
LCD1__SHIFT EQU 5
LCD1__SLW EQU CYREG_PRT5_SLW

; LCD2
LCD2__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
LCD2__0__MASK EQU 0x10
LCD2__0__PC EQU CYREG_PRT5_PC4
LCD2__0__PORT EQU 5
LCD2__0__SHIFT EQU 4
LCD2__AG EQU CYREG_PRT5_AG
LCD2__AMUX EQU CYREG_PRT5_AMUX
LCD2__BIE EQU CYREG_PRT5_BIE
LCD2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD2__BYP EQU CYREG_PRT5_BYP
LCD2__CTL EQU CYREG_PRT5_CTL
LCD2__DM0 EQU CYREG_PRT5_DM0
LCD2__DM1 EQU CYREG_PRT5_DM1
LCD2__DM2 EQU CYREG_PRT5_DM2
LCD2__DR EQU CYREG_PRT5_DR
LCD2__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LCD2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD2__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD2__MASK EQU 0x10
LCD2__PORT EQU 5
LCD2__PRT EQU CYREG_PRT5_PRT
LCD2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD2__PS EQU CYREG_PRT5_PS
LCD2__SHIFT EQU 4
LCD2__SLW EQU CYREG_PRT5_SLW

; LM35
LM35__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
LM35__0__MASK EQU 0x04
LM35__0__PC EQU CYREG_PRT0_PC2
LM35__0__PORT EQU 0
LM35__0__SHIFT EQU 2
LM35__AG EQU CYREG_PRT0_AG
LM35__AMUX EQU CYREG_PRT0_AMUX
LM35__BIE EQU CYREG_PRT0_BIE
LM35__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LM35__BYP EQU CYREG_PRT0_BYP
LM35__CTL EQU CYREG_PRT0_CTL
LM35__DM0 EQU CYREG_PRT0_DM0
LM35__DM1 EQU CYREG_PRT0_DM1
LM35__DM2 EQU CYREG_PRT0_DM2
LM35__DR EQU CYREG_PRT0_DR
LM35__INP_DIS EQU CYREG_PRT0_INP_DIS
LM35__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LM35__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LM35__LCD_EN EQU CYREG_PRT0_LCD_EN
LM35__MASK EQU 0x04
LM35__PORT EQU 0
LM35__PRT EQU CYREG_PRT0_PRT
LM35__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LM35__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LM35__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LM35__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LM35__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LM35__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LM35__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LM35__PS EQU CYREG_PRT0_PS
LM35__SHIFT EQU 2
LM35__SLW EQU CYREG_PRT0_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT1_PC6
Rx_1__0__PORT EQU 1
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT1_AG
Rx_1__AMUX EQU CYREG_PRT1_AMUX
Rx_1__BIE EQU CYREG_PRT1_BIE
Rx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_1__BYP EQU CYREG_PRT1_BYP
Rx_1__CTL EQU CYREG_PRT1_CTL
Rx_1__DM0 EQU CYREG_PRT1_DM0
Rx_1__DM1 EQU CYREG_PRT1_DM1
Rx_1__DM2 EQU CYREG_PRT1_DM2
Rx_1__DR EQU CYREG_PRT1_DR
Rx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 1
Rx_1__PRT EQU CYREG_PRT1_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_1__PS EQU CYREG_PRT1_PS
Rx_1__SHIFT EQU 6
Rx_1__SLW EQU CYREG_PRT1_SLW

; Rx_2
Rx_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_2__0__MASK EQU 0x40
Rx_2__0__PC EQU CYREG_PRT12_PC6
Rx_2__0__PORT EQU 12
Rx_2__0__SHIFT EQU 6
Rx_2__AG EQU CYREG_PRT12_AG
Rx_2__BIE EQU CYREG_PRT12_BIE
Rx_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_2__BYP EQU CYREG_PRT12_BYP
Rx_2__DM0 EQU CYREG_PRT12_DM0
Rx_2__DM1 EQU CYREG_PRT12_DM1
Rx_2__DM2 EQU CYREG_PRT12_DM2
Rx_2__DR EQU CYREG_PRT12_DR
Rx_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_2__MASK EQU 0x40
Rx_2__PORT EQU 12
Rx_2__PRT EQU CYREG_PRT12_PRT
Rx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_2__PS EQU CYREG_PRT12_PS
Rx_2__SHIFT EQU 6
Rx_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_2__SLW EQU CYREG_PRT12_SLW

; Tneg
Tneg__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Tneg__0__MASK EQU 0x20
Tneg__0__PC EQU CYREG_PRT0_PC5
Tneg__0__PORT EQU 0
Tneg__0__SHIFT EQU 5
Tneg__AG EQU CYREG_PRT0_AG
Tneg__AMUX EQU CYREG_PRT0_AMUX
Tneg__BIE EQU CYREG_PRT0_BIE
Tneg__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tneg__BYP EQU CYREG_PRT0_BYP
Tneg__CTL EQU CYREG_PRT0_CTL
Tneg__DM0 EQU CYREG_PRT0_DM0
Tneg__DM1 EQU CYREG_PRT0_DM1
Tneg__DM2 EQU CYREG_PRT0_DM2
Tneg__DR EQU CYREG_PRT0_DR
Tneg__INP_DIS EQU CYREG_PRT0_INP_DIS
Tneg__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Tneg__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tneg__LCD_EN EQU CYREG_PRT0_LCD_EN
Tneg__MASK EQU 0x20
Tneg__PORT EQU 0
Tneg__PRT EQU CYREG_PRT0_PRT
Tneg__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tneg__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tneg__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tneg__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tneg__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tneg__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tneg__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tneg__PS EQU CYREG_PRT0_PS
Tneg__SHIFT EQU 5
Tneg__SLW EQU CYREG_PRT0_SLW

; Tpos
Tpos__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Tpos__0__MASK EQU 0x10
Tpos__0__PC EQU CYREG_PRT0_PC4
Tpos__0__PORT EQU 0
Tpos__0__SHIFT EQU 4
Tpos__AG EQU CYREG_PRT0_AG
Tpos__AMUX EQU CYREG_PRT0_AMUX
Tpos__BIE EQU CYREG_PRT0_BIE
Tpos__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tpos__BYP EQU CYREG_PRT0_BYP
Tpos__CTL EQU CYREG_PRT0_CTL
Tpos__DM0 EQU CYREG_PRT0_DM0
Tpos__DM1 EQU CYREG_PRT0_DM1
Tpos__DM2 EQU CYREG_PRT0_DM2
Tpos__DR EQU CYREG_PRT0_DR
Tpos__INP_DIS EQU CYREG_PRT0_INP_DIS
Tpos__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Tpos__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tpos__LCD_EN EQU CYREG_PRT0_LCD_EN
Tpos__MASK EQU 0x10
Tpos__PORT EQU 0
Tpos__PRT EQU CYREG_PRT0_PRT
Tpos__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tpos__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tpos__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tpos__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tpos__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tpos__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tpos__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tpos__PS EQU CYREG_PRT0_PS
Tpos__SHIFT EQU 4
Tpos__SLW EQU CYREG_PRT0_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT1_PC7
Tx_1__0__PORT EQU 1
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT1_AG
Tx_1__AMUX EQU CYREG_PRT1_AMUX
Tx_1__BIE EQU CYREG_PRT1_BIE
Tx_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Tx_1__BYP EQU CYREG_PRT1_BYP
Tx_1__CTL EQU CYREG_PRT1_CTL
Tx_1__DM0 EQU CYREG_PRT1_DM0
Tx_1__DM1 EQU CYREG_PRT1_DM1
Tx_1__DM2 EQU CYREG_PRT1_DM2
Tx_1__DR EQU CYREG_PRT1_DR
Tx_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 1
Tx_1__PRT EQU CYREG_PRT1_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Tx_1__PS EQU CYREG_PRT1_PS
Tx_1__SHIFT EQU 7
Tx_1__SLW EQU CYREG_PRT1_SLW

; Tx_2
Tx_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_2__0__MASK EQU 0x80
Tx_2__0__PC EQU CYREG_PRT12_PC7
Tx_2__0__PORT EQU 12
Tx_2__0__SHIFT EQU 7
Tx_2__AG EQU CYREG_PRT12_AG
Tx_2__BIE EQU CYREG_PRT12_BIE
Tx_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_2__BYP EQU CYREG_PRT12_BYP
Tx_2__DM0 EQU CYREG_PRT12_DM0
Tx_2__DM1 EQU CYREG_PRT12_DM1
Tx_2__DM2 EQU CYREG_PRT12_DM2
Tx_2__DR EQU CYREG_PRT12_DR
Tx_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_2__MASK EQU 0x80
Tx_2__PORT EQU 12
Tx_2__PRT EQU CYREG_PRT12_PRT
Tx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_2__PS EQU CYREG_PRT12_PS
Tx_2__SHIFT EQU 7
Tx_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_2__SLW EQU CYREG_PRT12_SLW

; Tx_3
Tx_3__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Tx_3__0__MASK EQU 0x08
Tx_3__0__PC EQU CYREG_IO_PC_PRT15_PC3
Tx_3__0__PORT EQU 15
Tx_3__0__SHIFT EQU 3
Tx_3__AG EQU CYREG_PRT15_AG
Tx_3__AMUX EQU CYREG_PRT15_AMUX
Tx_3__BIE EQU CYREG_PRT15_BIE
Tx_3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Tx_3__BYP EQU CYREG_PRT15_BYP
Tx_3__CTL EQU CYREG_PRT15_CTL
Tx_3__DM0 EQU CYREG_PRT15_DM0
Tx_3__DM1 EQU CYREG_PRT15_DM1
Tx_3__DM2 EQU CYREG_PRT15_DM2
Tx_3__DR EQU CYREG_PRT15_DR
Tx_3__INP_DIS EQU CYREG_PRT15_INP_DIS
Tx_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Tx_3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Tx_3__LCD_EN EQU CYREG_PRT15_LCD_EN
Tx_3__MASK EQU 0x08
Tx_3__PORT EQU 15
Tx_3__PRT EQU CYREG_PRT15_PRT
Tx_3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Tx_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Tx_3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Tx_3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Tx_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Tx_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Tx_3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Tx_3__PS EQU CYREG_PRT15_PS
Tx_3__SHIFT EQU 3
Tx_3__SLW EQU CYREG_PRT15_SLW

; leeT
leeT__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
leeT__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
leeT__INTC_MASK EQU 0x20
leeT__INTC_NUMBER EQU 5
leeT__INTC_PRIOR_NUM EQU 7
leeT__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
leeT__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
leeT__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Reloj
Reloj__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Reloj__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Reloj__INTC_MASK EQU 0x04
Reloj__INTC_NUMBER EQU 2
Reloj__INTC_PRIOR_NUM EQU 7
Reloj__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Reloj__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Reloj__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Timer
Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x01
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x01
Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; VENT1
VENT1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
VENT1__0__MASK EQU 0x10
VENT1__0__PC EQU CYREG_PRT1_PC4
VENT1__0__PORT EQU 1
VENT1__0__SHIFT EQU 4
VENT1__AG EQU CYREG_PRT1_AG
VENT1__AMUX EQU CYREG_PRT1_AMUX
VENT1__BIE EQU CYREG_PRT1_BIE
VENT1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
VENT1__BYP EQU CYREG_PRT1_BYP
VENT1__CTL EQU CYREG_PRT1_CTL
VENT1__DM0 EQU CYREG_PRT1_DM0
VENT1__DM1 EQU CYREG_PRT1_DM1
VENT1__DM2 EQU CYREG_PRT1_DM2
VENT1__DR EQU CYREG_PRT1_DR
VENT1__INP_DIS EQU CYREG_PRT1_INP_DIS
VENT1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
VENT1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
VENT1__LCD_EN EQU CYREG_PRT1_LCD_EN
VENT1__MASK EQU 0x10
VENT1__PORT EQU 1
VENT1__PRT EQU CYREG_PRT1_PRT
VENT1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
VENT1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
VENT1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
VENT1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
VENT1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
VENT1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
VENT1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
VENT1__PS EQU CYREG_PRT1_PS
VENT1__SHIFT EQU 4
VENT1__SLW EQU CYREG_PRT1_SLW

; Timer2
Timer2_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer2_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Timer2_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer2_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer2_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer2_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer2_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer2_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Timer2_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer2_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer2_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Timer2_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Timer2_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Timer2_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Timer2_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Timer2_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Timer2_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Timer2_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer2_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Timer2_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Timer2_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Timer2_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
Timer2_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
Timer2_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Timer2_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
Timer2_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
Timer2_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer2_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Timer2_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
Timer2_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
Timer2_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Timer2_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Timer2_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Timer2_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Timer2_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer2_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Timer2_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Timer2_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Timer2_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
Timer2_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
Timer2_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Timer2_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
Timer2_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
Timer2_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer2_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Timer2_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
Timer2_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
Timer2_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer2_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer2_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Timer2_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Timer2_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Timer2_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Timer2_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer2_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Timer2_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Timer2_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Timer2_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
Timer2_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
Timer2_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Timer2_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
Timer2_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
Timer2_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer2_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Timer2_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
Timer2_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1

; UART_1
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB13_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB13_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB13_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB13_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB13_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB13_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x03
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x08
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x08

; UART_2
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_2_BUART_sRX_RxSts__3__POS EQU 3
UART_2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_2_BUART_sRX_RxSts__4__POS EQU 4
UART_2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_2_BUART_sRX_RxSts__5__POS EQU 5
UART_2_BUART_sRX_RxSts__MASK EQU 0x38
UART_2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
UART_2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
UART_2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
UART_2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
UART_2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_2_BUART_sTX_TxSts__0__POS EQU 0
UART_2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_2_BUART_sTX_TxSts__1__POS EQU 1
UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_2_BUART_sTX_TxSts__2__POS EQU 2
UART_2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_2_BUART_sTX_TxSts__3__POS EQU 3
UART_2_BUART_sTX_TxSts__MASK EQU 0x0F
UART_2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_2_IntClock__INDEX EQU 0x04
UART_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_2_IntClock__PM_ACT_MSK EQU 0x10
UART_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_2_IntClock__PM_STBY_MSK EQU 0x10

; UART_3
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
UART_3_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1
UART_3_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_3_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_3_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_3_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_3_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_3_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_3_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_3_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_3_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_3_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_3_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_3_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_3_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_3_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_3_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_3_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_3_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_3_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_3_BUART_sTX_TxSts__0__POS EQU 0
UART_3_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_3_BUART_sTX_TxSts__1__POS EQU 1
UART_3_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_3_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_3_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_3_BUART_sTX_TxSts__2__POS EQU 2
UART_3_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_3_BUART_sTX_TxSts__3__POS EQU 3
UART_3_BUART_sTX_TxSts__MASK EQU 0x0F
UART_3_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_3_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_3_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_3_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_3_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_3_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_3_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_3_IntClock__INDEX EQU 0x02
UART_3_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_3_IntClock__PM_ACT_MSK EQU 0x04
UART_3_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_3_IntClock__PM_STBY_MSK EQU 0x04

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E160069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000003F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
