{
  "module_name": "ia_css_isp_configs.c",
  "hash_id": "e49ca60fa49facc93a94c811a9e7a32d43cee64d354217710759cc26c7426e48",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/ia_css_isp_configs.c",
  "human_readable_source": "\n \n\n \n\n#define IA_CSS_INCLUDE_CONFIGURATIONS\n#include \"ia_css_pipeline.h\"\n#include \"ia_css_isp_configs.h\"\n#include \"ia_css_debug.h\"\n#include \"assert_support.h\"\n\nint ia_css_configure_iterator(const struct ia_css_binary *binary,\n\t\t\t      const struct ia_css_iterator_configuration *config_dmem)\n{\n\tunsigned int offset = 0;\n\tunsigned int size   = 0;\n\n\tia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, \"%s:\\n\", __func__);\n\n\tif (!binary->info->mem_offsets.offsets.config)\n\t\treturn 0;\n\n\tsize = binary->info->mem_offsets.offsets.config->dmem.iterator.size;\n\tif (!size)\n\t\treturn 0;\n\n\toffset = binary->info->mem_offsets.offsets.config->dmem.iterator.offset;\n\n\tia_css_iterator_config((struct sh_css_isp_iterator_isp_config *)\n\t\t\t       &binary->mem_params.params[IA_CSS_PARAM_CLASS_CONFIG][IA_CSS_ISP_DMEM].address[offset],\n\t\t\t       config_dmem, size);\n\treturn 0;\n}\n\nint ia_css_configure_copy_output(const struct ia_css_binary *binary,\n\t\t\t\t const struct ia_css_copy_output_configuration *config_dmem)\n{\n\tunsigned int offset = 0;\n\tunsigned int size   = 0;\n\n\tia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, \"%s:\\n\", __func__);\n\n\tif (!binary->info->mem_offsets.offsets.config)\n\t\treturn 0;\n\n\tsize = binary->info->mem_offsets.offsets.config->dmem.copy_output.size;\n\tif (!size)\n\t\treturn 0;\n\n\toffset = binary->info->mem_offsets.offsets.config->dmem.copy_output.offset;\n\n\tia_css_copy_output_config((struct sh_css_isp_copy_output_isp_config *)\n\t\t\t\t  &binary->mem_params.params[IA_CSS_PARAM_CLASS_CONFIG][IA_CSS_ISP_DMEM].address[offset],\n\t\t\t\t  config_dmem, size);\n\treturn 0;\n}\n\n \n\nint ia_css_configure_crop(const struct ia_css_binary *binary,\n\t\t\t  const struct ia_css_crop_configuration *config_dmem)\n{\n\tunsigned int offset = 0;\n\tunsigned int size   = 0;\n\n\tia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, \"%s:\\n\", __func__);\n\n\tif (!binary->info->mem_offsets.offsets.config)\n\t\treturn 0;\n\n\tsize = binary->info->mem_offsets.offsets.config->dmem.crop.size;\n\tif (!size)\n\t\treturn 0;\n\n\toffset = binary->info->mem_offsets.offsets.config->dmem.crop.offset;\n\n\tia_css_crop_config((struct sh_css_isp_crop_isp_config *)\n\t\t\t   &binary->mem_params.params[IA_CSS_PARAM_CLASS_CONFIG][IA_CSS_ISP_DMEM].address[offset],\n\t\t\t   config_dmem, size);\n\treturn 0;\n}\n\nint ia_css_configure_fpn(const struct ia_css_binary *binary,\n\t\t\t const struct ia_css_fpn_configuration *config_dmem)\n{\n\tunsigned int offset = 0;\n\tunsigned int size   = 0;\n\n\tia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, \"%s:\\n\", __func__);\n\n\tif (!binary->info->mem_offsets.offsets.config)\n\t\treturn 0;\n\n\tsize   = binary->info->mem_offsets.offsets.config->dmem.fpn.size;\n\tif (!size)\n\t\treturn 0;\n\n\toffset = binary->info->mem_offsets.offsets.config->dmem.fpn.offset;\n\tia_css_fpn_config((struct sh_css_isp_fpn_isp_config *)\n\t\t\t  &binary->mem_params.params[IA_CSS_PARAM_CLASS_CONFIG][IA_CSS_ISP_DMEM].address[offset],\n\t\t\t  config_dmem, size);\n\treturn 0;\n}\n\nint ia_css_configure_dvs(const struct ia_css_binary *binary,\n\t\t\t const struct ia_css_dvs_configuration *config_dmem)\n{\n\tunsigned int offset = 0;\n\tunsigned int size   = 0;\n\n\tia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, \"%s:\\n\", __func__);\n\n\tif (!binary->info->mem_offsets.offsets.config)\n\t\treturn 0;\n\n\tsize = binary->info->mem_offsets.offsets.config->dmem.dvs.size;\n\tif (!size)\n\t\treturn 0;\n\n\toffset = binary->info->mem_offsets.offsets.config->dmem.dvs.offset;\n\tia_css_dvs_config((struct sh_css_isp_dvs_isp_config *)\n\t\t\t  &binary->mem_params.params[IA_CSS_PARAM_CLASS_CONFIG][IA_CSS_ISP_DMEM].address[offset],\n\t\t\t  config_dmem, size);\n\treturn 0;\n}\n\nint ia_css_configure_qplane(const struct ia_css_binary *binary,\n\t\t\t    const struct ia_css_qplane_configuration *config_dmem)\n{\n\tunsigned int offset = 0;\n\tunsigned int size   = 0;\n\n\tia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, \"%s:\\n\", __func__);\n\n\tif (!binary->info->mem_offsets.offsets.config)\n\t\treturn 0;\n\n\tsize = binary->info->mem_offsets.offsets.config->dmem.qplane.size;\n\tif (!size)\n\t\treturn 0;\n\n\toffset = binary->info->mem_offsets.offsets.config->dmem.qplane.offset;\n\tia_css_qplane_config((struct sh_css_isp_qplane_isp_config *)\n\t\t\t     &binary->mem_params.params[IA_CSS_PARAM_CLASS_CONFIG][IA_CSS_ISP_DMEM].address[offset],\n\t\t\t     config_dmem, size);\n\n\treturn 0;\n}\n\nint ia_css_configure_output0(const struct ia_css_binary *binary,\n\t\t\t     const struct ia_css_output0_configuration *config_dmem)\n{\n\tunsigned int offset = 0;\n\tunsigned int size   = 0;\n\n\tia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, \"%s:\\n\", __func__);\n\n\tif (!binary->info->mem_offsets.offsets.config)\n\t\treturn 0;\n\n\tsize = binary->info->mem_offsets.offsets.config->dmem.output0.size;\n\tif (!size)\n\t\treturn 0;\n\n\toffset = binary->info->mem_offsets.offsets.config->dmem.output0.offset;\n\n\tia_css_output0_config((struct sh_css_isp_output_isp_config *)\n\t\t\t      &binary->mem_params.params[IA_CSS_PARAM_CLASS_CONFIG][IA_CSS_ISP_DMEM].address[offset],\n\t\t\t      config_dmem, size);\n\treturn 0;\n}\n\nint ia_css_configure_output1(const struct ia_css_binary *binary,\n\t\t\t     const struct ia_css_output1_configuration *config_dmem)\n{\n\tunsigned int offset = 0;\n\tunsigned int size   = 0;\n\n\tia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, \"%s:\\n\", __func__);\n\n\tif (!binary->info->mem_offsets.offsets.config)\n\t\treturn 0;\n\n\tsize = binary->info->mem_offsets.offsets.config->dmem.output1.size;\n\tif (!size)\n\t\treturn 0;\n\n\toffset = binary->info->mem_offsets.offsets.config->dmem.output1.offset;\n\n\tia_css_output1_config((struct sh_css_isp_output_isp_config *)\n\t\t\t      &binary->mem_params.params[IA_CSS_PARAM_CLASS_CONFIG][IA_CSS_ISP_DMEM].address[offset],\n\t\t\t      config_dmem, size);\n\treturn 0;\n}\n\nint ia_css_configure_output(const struct ia_css_binary *binary,\n\t\t\t    const struct ia_css_output_configuration *config_dmem)\n{\n\tunsigned int offset = 0;\n\tunsigned int size   = 0;\n\n\tia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, \"%s:\\n\", __func__);\n\n\tif (!binary->info->mem_offsets.offsets.config)\n\t\treturn 0;\n\n\tsize = binary->info->mem_offsets.offsets.config->dmem.output.size;\n\tif (!size)\n\t\treturn 0;\n\n\toffset = binary->info->mem_offsets.offsets.config->dmem.output.offset;\n\n\tia_css_output_config((struct sh_css_isp_output_isp_config *)\n\t\t\t     &binary->mem_params.params[IA_CSS_PARAM_CLASS_CONFIG][IA_CSS_ISP_DMEM].address[offset],\n\t\t\t\t\t     config_dmem, size);\n\treturn 0;\n}\n\nint ia_css_configure_raw(const struct ia_css_binary *binary,\n\t\t\t const struct ia_css_raw_configuration *config_dmem)\n{\n\tunsigned int offset = 0;\n\tunsigned int size   = 0;\n\n\tia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, \"%s:\\n\", __func__);\n\n\tif (!binary->info->mem_offsets.offsets.config)\n\t\treturn 0;\n\n\tsize = binary->info->mem_offsets.offsets.config->dmem.raw.size;\n\tif (!size)\n\t\treturn 0;\n\n\toffset = binary->info->mem_offsets.offsets.config->dmem.raw.offset;\n\n\tia_css_raw_config((struct sh_css_isp_raw_isp_config *)\n\t\t\t  &binary->mem_params.params[IA_CSS_PARAM_CLASS_CONFIG][IA_CSS_ISP_DMEM].address[offset],\n\t\t\t  config_dmem, size);\n\treturn 0;\n}\n\nint ia_css_configure_tnr(const struct ia_css_binary *binary,\n\t\t\t const struct ia_css_tnr_configuration *config_dmem)\n{\n\tunsigned int offset = 0;\n\tunsigned int size   = 0;\n\n\tia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, \"%s:\\n\", __func__);\n\n\tif (!binary->info->mem_offsets.offsets.config)\n\t\treturn 0;\n\n\tsize = binary->info->mem_offsets.offsets.config->dmem.tnr.size;\n\tif (!size)\n\t\treturn 0;\n\n\toffset = binary->info->mem_offsets.offsets.config->dmem.tnr.offset;\n\n\tia_css_tnr_config((struct sh_css_isp_tnr_isp_config *)\n\t\t\t  &binary->mem_params.params[IA_CSS_PARAM_CLASS_CONFIG][IA_CSS_ISP_DMEM].address[offset],\n\t\t\t  config_dmem, size);\n\treturn 0;\n}\n\nint ia_css_configure_ref(const struct ia_css_binary *binary,\n\t\t\t const struct ia_css_ref_configuration *config_dmem)\n{\n\tunsigned int offset = 0;\n\tunsigned int size   = 0;\n\n\tia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, \"%s:\\n\", __func__);\n\n\tif (!binary->info->mem_offsets.offsets.config)\n\t\treturn 0;\n\n\tsize = binary->info->mem_offsets.offsets.config->dmem.ref.size;\n\tif (!size)\n\t\treturn 0;\n\n\toffset = binary->info->mem_offsets.offsets.config->dmem.ref.offset;\n\n\tia_css_ref_config((struct sh_css_isp_ref_isp_config *)\n\t\t\t  &binary->mem_params.params[IA_CSS_PARAM_CLASS_CONFIG][IA_CSS_ISP_DMEM].address[offset],\n\t\t\t  config_dmem, size);\n\treturn 0;\n}\n\nint ia_css_configure_vf(const struct ia_css_binary *binary,\n\t\t\tconst struct ia_css_vf_configuration *config_dmem)\n{\n\tunsigned int offset = 0;\n\tunsigned int size   = 0;\n\n\tia_css_debug_dtrace(IA_CSS_DEBUG_TRACE_PRIVATE, \"%s:\\n\", __func__);\n\n\tif (!binary->info->mem_offsets.offsets.config)\n\t\treturn 0;\n\n\tsize = binary->info->mem_offsets.offsets.config->dmem.vf.size;\n\tif (!size)\n\t\treturn 0;\n\n\toffset = binary->info->mem_offsets.offsets.config->dmem.vf.offset;\n\n\tia_css_vf_config((struct sh_css_isp_vf_isp_config *)\n\t\t\t &binary->mem_params.params[IA_CSS_PARAM_CLASS_CONFIG][IA_CSS_ISP_DMEM].address[offset],\n\t\t\t config_dmem, size);\n\treturn 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}