--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0HTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0HTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    6.497(R)|      SLOW  |   -2.966(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.511(R)|      SLOW  |   -2.128(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.550(R)|      SLOW  |   -2.270(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_PCLK                |         7.566(R)|      SLOW  |         4.452(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
SPI_DAC_A_SYNC             |        11.072(R)|      SLOW  |         6.901(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        10.820(R)|      SLOW  |         6.740(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |         9.888(R)|      SLOW  |         6.233(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        11.869(F)|      SLOW  |         7.646(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |        12.264(F)|      SLOW  |         7.943(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |        12.071(F)|      SLOW  |         7.750(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |         9.570(F)|      SLOW  |         6.152(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        10.099(F)|      SLOW  |         6.489(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |         9.932(F)|      SLOW  |         6.402(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |        12.507(F)|      SLOW  |         8.072(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |        12.508(F)|      SLOW  |         8.081(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |        11.627(F)|      SLOW  |         7.556(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |        12.532(F)|      SLOW  |         8.110(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        11.045(F)|      SLOW  |         7.141(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |        12.344(F)|      SLOW  |         7.949(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |        13.235(F)|      SLOW  |         8.443(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |        11.631(F)|      SLOW  |         7.508(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |        12.343(F)|      SLOW  |         7.940(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        10.741(F)|      SLOW  |         6.891(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |        11.367(F)|      SLOW  |         7.249(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        10.698(F)|      SLOW  |         6.824(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        11.222(F)|      SLOW  |         7.167(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        11.092(F)|      SLOW  |         7.083(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |        11.373(F)|      SLOW  |         7.369(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |        11.564(F)|      SLOW  |         7.510(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |        11.696(F)|      SLOW  |         7.612(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        10.420(F)|      SLOW  |         6.737(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |         9.666(F)|      SLOW  |         6.210(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         6.814(R)|      SLOW  |         4.344(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.599(R)|      SLOW  |         5.608(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |         8.591(R)|      SLOW  |         5.414(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |         7.792(R)|      SLOW  |         4.256(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |         7.510(R)|      SLOW  |         4.255(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        11.227(R)|      SLOW  |         6.704(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        11.227(R)|      SLOW  |         6.485(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        12.716(R)|      SLOW  |         6.980(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        12.716(R)|      SLOW  |         7.304(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        11.338(R)|      SLOW  |         6.304(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        12.762(R)|      SLOW  |         7.436(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        12.762(R)|      SLOW  |         7.375(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |         7.222(R)|      SLOW  |         4.408(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         7.460(R)|      SLOW  |         4.035(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         7.498(R)|      SLOW  |         4.037(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         8.534(R)|      SLOW  |         5.352(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         8.932(R)|      SLOW  |         5.411(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.932(R)|      SLOW  |         4.862(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         7.371(R)|      SLOW  |         4.245(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        11.660(R)|      SLOW  |         7.486(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         6.884(R)|      SLOW  |         3.878(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         6.876(R)|      SLOW  |         3.878(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |         7.910(R)|      SLOW  |         4.274(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |         6.836(R)|      SLOW  |         4.188(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |         7.909(R)|      SLOW  |         4.990(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |        11.965(R)|      SLOW  |         6.644(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |         7.234(R)|      SLOW  |         4.490(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         6.065(R)|      SLOW  |         3.729(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         6.503(R)|      SLOW  |         3.433(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |         7.702(R)|      SLOW  |         4.078(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |         7.507(R)|      SLOW  |         4.486(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |         7.651(R)|      SLOW  |         4.140(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |         8.361(R)|      SLOW  |         4.413(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |         8.425(R)|      SLOW  |         4.180(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         9.520(R)|      SLOW  |         6.179(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         8.332(R)|      SLOW  |         5.445(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        12.232(R)|      SLOW  |         7.940(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    4.572|    3.195|    2.108|    4.642|
RESET          |   19.492|   19.492|   18.934|   18.934|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |    7.205|         |         |
GPIFII_PCLK_IN |    6.983|         |         |         |
RESET          |    4.461|    4.461|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |   -0.469|         |
RESET          |         |         |    2.043|    2.043|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 14 17:10:42 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 600 MB



