{
    "output_dir": "./output",
    "ports": [
        {
            "name": "a_in",
            "rw": "RO",
            "addr_offset": 0,
            "start_index": 0,
            "width": 1,
            "rst_val": 0,
            "direction": "input"
        },
        {
            "name": "b_in",
            "rw": "RO",
            "addr_offset": 0,
            "start_index": 1,
            "width": 1,
            "rst_val": 0,
            "direction": "input"
        },
        {
            "name": "rclr_in",
            "rw": "RCLR",
            "addr_offset": 0,
            "start_index": 2,
            "width": 1,
            "rst_val": 0,
            "direction": "input"
        },
        {
            "name": "c_out",
            "rw": "RW",
            "addr_offset": 0,
            "start_index": 3,
            "width": 1,
            "rst_val": 0,
            "direction": "output"
        }
    ],
    "ctrl_addr_width": 32,
    "ctrl_data_width": 32,
    "log_level": "INFO"
}